// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/26/2019 14:44:20"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module soc_system_sph_top_level (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	GPIO_0,
	GPIO_1,
	HPS_CONV_USB_N,
	HPS_DDR3_ADDR,
	HPS_DDR3_BA,
	HPS_DDR3_CAS_N,
	HPS_DDR3_CKE,
	HPS_DDR3_CK_N,
	HPS_DDR3_CK_P,
	HPS_DDR3_CS_N,
	HPS_DDR3_DM,
	HPS_DDR3_DQ,
	HPS_DDR3_DQS_N,
	HPS_DDR3_DQS_P,
	HPS_DDR3_ODT,
	HPS_DDR3_RAS_N,
	HPS_DDR3_RESET_N,
	HPS_DDR3_RZQ,
	HPS_DDR3_WE_N,
	HPS_ENET_GTX_CLK,
	HPS_ENET_INT_N,
	HPS_ENET_MDC,
	HPS_ENET_MDIO,
	HPS_ENET_RX_CLK,
	HPS_ENET_RX_DATA,
	HPS_ENET_RX_DV,
	HPS_ENET_TX_DATA,
	HPS_ENET_TX_EN,
	HPS_FLASH_DATA,
	HPS_FLASH_DCLK,
	HPS_FLASH_NCSO,
	HPS_GSENSOR_INT,
	HPS_I2C1_SCLK,
	HPS_I2C1_SDAT,
	HPS_I2C2_SCLK,
	HPS_I2C2_SDAT,
	HPS_I2C_CONTROL,
	HPS_KEY,
	HPS_LED,
	HPS_LTC_GPIO,
	HPS_SD_CLK,
	HPS_SD_CMD,
	HPS_SD_DATA,
	HPS_SPIM_CLK,
	HPS_SPIM_MISO,
	HPS_SPIM_MOSI,
	HPS_SPIM_SS,
	HPS_UART_RX,
	HPS_UART_TX,
	HPS_USB_CLKOUT,
	HPS_USB_DATA,
	HPS_USB_DIR,
	HPS_USB_NXT,
	HPS_USB_STP,
	KEY_N,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[35:0] GPIO_0;
output 	[35:0] GPIO_1;
output 	HPS_CONV_USB_N;
output 	[14:0] HPS_DDR3_ADDR;
output 	[2:0] HPS_DDR3_BA;
output 	HPS_DDR3_CAS_N;
output 	HPS_DDR3_CKE;
output 	HPS_DDR3_CK_N;
output 	HPS_DDR3_CK_P;
output 	HPS_DDR3_CS_N;
output 	[3:0] HPS_DDR3_DM;
output 	[31:0] HPS_DDR3_DQ;
output 	[3:0] HPS_DDR3_DQS_N;
output 	[3:0] HPS_DDR3_DQS_P;
output 	HPS_DDR3_ODT;
output 	HPS_DDR3_RAS_N;
output 	HPS_DDR3_RESET_N;
input 	HPS_DDR3_RZQ;
output 	HPS_DDR3_WE_N;
output 	HPS_ENET_GTX_CLK;
output 	HPS_ENET_INT_N;
output 	HPS_ENET_MDC;
output 	HPS_ENET_MDIO;
input 	HPS_ENET_RX_CLK;
input 	[3:0] HPS_ENET_RX_DATA;
input 	HPS_ENET_RX_DV;
output 	[3:0] HPS_ENET_TX_DATA;
output 	HPS_ENET_TX_EN;
output 	[3:0] HPS_FLASH_DATA;
output 	HPS_FLASH_DCLK;
output 	HPS_FLASH_NCSO;
output 	HPS_GSENSOR_INT;
output 	HPS_I2C1_SCLK;
output 	HPS_I2C1_SDAT;
output 	HPS_I2C2_SCLK;
output 	HPS_I2C2_SDAT;
output 	HPS_I2C_CONTROL;
output 	HPS_KEY;
output 	HPS_LED;
output 	HPS_LTC_GPIO;
output 	HPS_SD_CLK;
output 	HPS_SD_CMD;
output 	[3:0] HPS_SD_DATA;
output 	HPS_SPIM_CLK;
input 	HPS_SPIM_MISO;
output 	HPS_SPIM_MOSI;
output 	HPS_SPIM_SS;
input 	HPS_UART_RX;
output 	HPS_UART_TX;
input 	HPS_USB_CLKOUT;
output 	[7:0] HPS_USB_DATA;
input 	HPS_USB_DIR;
input 	HPS_USB_NXT;
output 	HPS_USB_STP;
input 	[3:0] KEY_N;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_DDR3_ADDR[0]	=>  Location: PIN_F26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[1]	=>  Location: PIN_G30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[2]	=>  Location: PIN_F28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[3]	=>  Location: PIN_F30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[4]	=>  Location: PIN_J25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[5]	=>  Location: PIN_J27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[6]	=>  Location: PIN_F29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[7]	=>  Location: PIN_E28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[8]	=>  Location: PIN_H27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[9]	=>  Location: PIN_G26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[10]	=>  Location: PIN_D29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[11]	=>  Location: PIN_C30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[12]	=>  Location: PIN_B30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[13]	=>  Location: PIN_C29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[14]	=>  Location: PIN_H25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_BA[0]	=>  Location: PIN_E29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_BA[1]	=>  Location: PIN_J24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_BA[2]	=>  Location: PIN_J23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_CAS_N	=>  Location: PIN_E27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_CKE	=>  Location: PIN_L29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_CK_N	=>  Location: PIN_L23,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_CK_P	=>  Location: PIN_M23,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_CS_N	=>  Location: PIN_H24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_DM[0]	=>  Location: PIN_K28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DM[1]	=>  Location: PIN_M28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DM[2]	=>  Location: PIN_R28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DM[3]	=>  Location: PIN_W30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_ODT	=>  Location: PIN_H28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_RAS_N	=>  Location: PIN_D30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_RESET_N	=>  Location: PIN_P30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_WE_N	=>  Location: PIN_C28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_ENET_GTX_CLK	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_ENET_MDC	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_ENET_TX_DATA[0]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_ENET_TX_DATA[1]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_ENET_TX_DATA[2]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_ENET_TX_DATA[3]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_ENET_TX_EN	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_FLASH_DCLK	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_FLASH_NCSO	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_SD_CLK	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_SPIM_CLK	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_SPIM_MISO	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_SPIM_MOSI	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_UART_TX	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_STP	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY_N[0]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_N[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_N[2]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY_N[3]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HPS_CONV_USB_N	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_ENET_INT_N	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_GSENSOR_INT	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_I2C1_SCLK	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_I2C1_SDAT	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_I2C2_SCLK	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_I2C2_SDAT	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_I2C_CONTROL	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_LTC_GPIO	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_SPIM_SS	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HPS_DDR3_DQ[0]	=>  Location: PIN_K23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[1]	=>  Location: PIN_K22,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[2]	=>  Location: PIN_H30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[3]	=>  Location: PIN_G28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[4]	=>  Location: PIN_L25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[5]	=>  Location: PIN_L24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[6]	=>  Location: PIN_J30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[7]	=>  Location: PIN_J29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[8]	=>  Location: PIN_K26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[9]	=>  Location: PIN_L26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[10]	=>  Location: PIN_K29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[11]	=>  Location: PIN_K27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[12]	=>  Location: PIN_M26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[13]	=>  Location: PIN_M27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[14]	=>  Location: PIN_L28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[15]	=>  Location: PIN_M30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[16]	=>  Location: PIN_U26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[17]	=>  Location: PIN_T26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[18]	=>  Location: PIN_N29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[19]	=>  Location: PIN_N28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[20]	=>  Location: PIN_P26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[21]	=>  Location: PIN_P27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[22]	=>  Location: PIN_N27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[23]	=>  Location: PIN_R29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[24]	=>  Location: PIN_P24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[25]	=>  Location: PIN_P25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[26]	=>  Location: PIN_T29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[27]	=>  Location: PIN_T28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[28]	=>  Location: PIN_R27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[29]	=>  Location: PIN_R26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[30]	=>  Location: PIN_V30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[31]	=>  Location: PIN_W29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQS_N[0]	=>  Location: PIN_M19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_N[1]	=>  Location: PIN_N24,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_N[2]	=>  Location: PIN_R18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_N[3]	=>  Location: PIN_R21,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_P[0]	=>  Location: PIN_N18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_P[1]	=>  Location: PIN_N25,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_P[2]	=>  Location: PIN_R19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_P[3]	=>  Location: PIN_R22,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_ENET_MDIO	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_FLASH_DATA[0]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_FLASH_DATA[1]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_FLASH_DATA[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_FLASH_DATA[3]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_KEY	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_LED	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_SD_CMD	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_SD_DATA[0]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_SD_DATA[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_SD_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_SD_DATA[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_DATA[0]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_DATA[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_DATA[2]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_DATA[3]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_DATA[4]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_DATA[5]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_DATA[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_USB_DATA[7]	=>  Location: PIN_M17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HPS_ENET_RX_DATA[0]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_ENET_RX_DATA[1]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_ENET_RX_DATA[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_ENET_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_ENET_RX_CLK	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_ENET_RX_DV	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_UART_RX	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_USB_CLKOUT	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_USB_DIR	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_USB_NXT	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HPS_DDR3_RZQ	=>  Location: PIN_D27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ;
wire \u0|hps_0|fpga_interfaces|tpiu~trace_data ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31 ;
wire \u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ;
wire \u0|hps_0|fpga_interfaces|fpga2hps~arready ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~araddr ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13 ;
wire \u0|hps_0|fpga_interfaces|interrupts~fake_dout ;
wire \u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ;
wire \u0|hps_0|hps_io|border|sdio_inst~O_SDMMC_PWR_EN ;
wire \u0|hps_0|hps_io|border|uart0_inst~UARTRTSN ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I0 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I1 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I2 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I3 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I4 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I5 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I6 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I7 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I8 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I9 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I10 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I11 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I12 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I13 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I14 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I15 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I16 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I17 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I18 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I19 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I20 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I21 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I22 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I23 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I24 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I25 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I26 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I27 ;
wire \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I28 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \HPS_SPIM_MISO~input_o ;
wire \KEY_N[0]~input_o ;
wire \KEY_N[1]~input_o ;
wire \KEY_N[2]~input_o ;
wire \KEY_N[3]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \HPS_CONV_USB_N~input_o ;
wire \HPS_ENET_INT_N~input_o ;
wire \HPS_GSENSOR_INT~input_o ;
wire \HPS_I2C1_SCLK~input_o ;
wire \HPS_I2C1_SDAT~input_o ;
wire \HPS_I2C2_SCLK~input_o ;
wire \HPS_I2C2_SDAT~input_o ;
wire \HPS_I2C_CONTROL~input_o ;
wire \HPS_LTC_GPIO~input_o ;
wire \HPS_SPIM_SS~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \HPS_DDR3_RZQ~input_o ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \HPS_ENET_RX_CLK~input_o ;
wire \HPS_ENET_RX_DV~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o ;
wire \HPS_ENET_RX_DATA[0]~input_o ;
wire \HPS_ENET_RX_DATA[1]~input_o ;
wire \HPS_ENET_RX_DATA[2]~input_o ;
wire \HPS_ENET_RX_DATA[3]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input_o ;
wire \HPS_USB_CLKOUT~input_o ;
wire \HPS_USB_DIR~input_o ;
wire \HPS_USB_NXT~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_CLK_TX ;
wire \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_GMII_MDC ;
wire \u0|hps_0|hps_io|border|emac1_inst~emac_phy_txd ;
wire \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1 ;
wire \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2 ;
wire \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3 ;
wire \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE ;
wire \u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SCLK ;
wire \u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SS_N0 ;
wire \u0|hps_0|hps_io|border|sdio_inst~sdmmc_cclk ;
wire \HPS_UART_RX~input_o ;
wire \u0|hps_0|hps_io|border|uart0_inst~uart_txd ;
wire \u0|hps_0|hps_io|border|usb1_inst~usb_ulpi_stp ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|rp_valid~combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ;
wire \u0|pio_0|data_out[23]~23_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;
wire \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout ;
wire \u0|pio_0|always0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ;
wire \u0|pio_0|data_out[22]~22_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ;
wire \u0|pio_0|data_out[21]~21_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ;
wire \u0|pio_0|data_out[20]~20_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ;
wire \u0|pio_0|data_out[19]~19_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ;
wire \u0|pio_0|data_out[18]~18_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ;
wire \u0|pio_0|data_out[17]~17_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ;
wire \u0|pio_0|data_out[16]~16_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ;
wire \u0|pio_0|data_out[15]~15_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ;
wire \u0|pio_0|data_out[14]~14_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ;
wire \u0|pio_0|data_out[13]~13_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ;
wire \u0|pio_0|data_out[12]~12_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ;
wire \u0|pio_0|data_out[11]~11_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ;
wire \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ;
wire \u0|pio_0|data_out[10]~10_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ;
wire \u0|pio_0|data_out[9]~9_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18_combout ;
wire \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9]~q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ;
wire \u0|led_pio|data_out[9]~feeder_combout ;
wire \u0|led_pio|always0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ;
wire \u0|pio_0|data_out[8]~8_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ;
wire \u0|pio_0|data_out[7]~7_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ;
wire \u0|pio_0|data_out[6]~6_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6]~q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ;
wire \u0|pio_0|data_out[5]~5_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5]~q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ;
wire \u0|pio_0|data_out[4]~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ;
wire \u0|led_pio|data_out[3]~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ;
wire \u0|pio_0|data_out[3]~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ;
wire \u0|led_pio|data_out[2]~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ;
wire \u0|pio_0|data_out[2]~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ;
wire \u0|led_pio|data_out[1]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ;
wire \u0|pio_0|data_out[1]~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ;
wire \u0|pio_0|data_out[0]~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|rp_valid~combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q ;
wire \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113]~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112]~q ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20_combout ;
wire \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ;
wire \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q ;
wire \u0|mm_interconnect_0|rsp_demux|src0_valid~combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|WideOr1~combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|m0_write~combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ;
wire \u0|led_pio|data_out[0]~0_combout ;
wire \u0|led_pio|data_out[1]~DUPLICATE_q ;
wire \u0|led_pio|data_out[8]~DUPLICATE_q ;
wire \u0|led_pio|data_out[9]~DUPLICATE_q ;
wire \u0|pio_0|data_out[0]~DUPLICATE_q ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~2 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~6 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~10 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ;
wire \sev_seg_control|WideOr6~0_combout ;
wire \sev_seg_control|sev_seg_out[0][0]~q ;
wire \sev_seg_control|WideOr5~0_combout ;
wire \sev_seg_control|sev_seg_out[0][1]~q ;
wire \sev_seg_control|WideOr4~0_combout ;
wire \sev_seg_control|sev_seg_out[0][2]~q ;
wire \sev_seg_control|WideOr3~0_combout ;
wire \sev_seg_control|sev_seg_out[0][3]~q ;
wire \sev_seg_control|WideOr2~0_combout ;
wire \sev_seg_control|sev_seg_out[0][4]~q ;
wire \sev_seg_control|WideOr1~0_combout ;
wire \sev_seg_control|sev_seg_out[0][5]~q ;
wire \sev_seg_control|WideOr0~0_combout ;
wire \sev_seg_control|sev_seg_out[0][6]~q ;
wire \u0|pio_0|data_out[6]~DUPLICATE_q ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~14 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~18 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~22 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~26 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ;
wire \sev_seg_control|WideOr13~0_combout ;
wire \sev_seg_control|sev_seg_out[1][0]~q ;
wire \sev_seg_control|WideOr12~0_combout ;
wire \sev_seg_control|sev_seg_out[1][1]~q ;
wire \sev_seg_control|WideOr11~0_combout ;
wire \sev_seg_control|sev_seg_out[1][2]~q ;
wire \sev_seg_control|WideOr10~0_combout ;
wire \sev_seg_control|sev_seg_out[1][3]~q ;
wire \sev_seg_control|WideOr9~0_combout ;
wire \sev_seg_control|sev_seg_out[1][4]~q ;
wire \sev_seg_control|WideOr8~0_combout ;
wire \sev_seg_control|sev_seg_out[1][5]~q ;
wire \sev_seg_control|WideOr7~0_combout ;
wire \sev_seg_control|sev_seg_out[1][6]~q ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~30 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~34 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~38 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~42 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ;
wire \sev_seg_control|WideOr20~0_combout ;
wire \sev_seg_control|sev_seg_out[2][0]~q ;
wire \sev_seg_control|WideOr19~0_combout ;
wire \sev_seg_control|sev_seg_out[2][1]~q ;
wire \sev_seg_control|WideOr18~0_combout ;
wire \sev_seg_control|sev_seg_out[2][2]~q ;
wire \sev_seg_control|WideOr17~0_combout ;
wire \sev_seg_control|sev_seg_out[2][3]~q ;
wire \sev_seg_control|WideOr16~0_combout ;
wire \sev_seg_control|sev_seg_out[2][4]~q ;
wire \sev_seg_control|WideOr15~0_combout ;
wire \sev_seg_control|sev_seg_out[2][5]~q ;
wire \sev_seg_control|WideOr14~0_combout ;
wire \sev_seg_control|sev_seg_out[2][6]~q ;
wire \u0|pio_0|data_out[12]~DUPLICATE_q ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~46 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~50 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~54 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~58 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ;
wire \sev_seg_control|WideOr27~0_combout ;
wire \sev_seg_control|sev_seg_out[3][0]~q ;
wire \sev_seg_control|WideOr26~0_combout ;
wire \sev_seg_control|sev_seg_out[3][1]~q ;
wire \sev_seg_control|WideOr25~0_combout ;
wire \sev_seg_control|sev_seg_out[3][2]~q ;
wire \sev_seg_control|WideOr24~0_combout ;
wire \sev_seg_control|sev_seg_out[3][3]~q ;
wire \sev_seg_control|WideOr23~0_combout ;
wire \sev_seg_control|sev_seg_out[3][4]~q ;
wire \sev_seg_control|WideOr22~0_combout ;
wire \sev_seg_control|sev_seg_out[3][5]~q ;
wire \sev_seg_control|WideOr21~0_combout ;
wire \sev_seg_control|sev_seg_out[3][6]~q ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~62 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~66 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~70 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~74 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ;
wire \sev_seg_control|WideOr34~0_combout ;
wire \sev_seg_control|sev_seg_out[4][0]~q ;
wire \sev_seg_control|WideOr33~0_combout ;
wire \sev_seg_control|sev_seg_out[4][1]~q ;
wire \sev_seg_control|WideOr32~0_combout ;
wire \sev_seg_control|sev_seg_out[4][2]~q ;
wire \sev_seg_control|WideOr31~0_combout ;
wire \sev_seg_control|sev_seg_out[4][3]~q ;
wire \sev_seg_control|WideOr30~0_combout ;
wire \sev_seg_control|sev_seg_out[4][4]~q ;
wire \sev_seg_control|WideOr29~0_combout ;
wire \sev_seg_control|sev_seg_out[4][5]~q ;
wire \sev_seg_control|WideOr28~0_combout ;
wire \sev_seg_control|sev_seg_out[4][6]~q ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~78 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~82 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~86 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~90 ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ;
wire \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ;
wire \sev_seg_control|WideOr41~0_combout ;
wire \sev_seg_control|sev_seg_out[5][0]~q ;
wire \sev_seg_control|WideOr40~0_combout ;
wire \sev_seg_control|sev_seg_out[5][1]~q ;
wire \sev_seg_control|WideOr39~0_combout ;
wire \sev_seg_control|sev_seg_out[5][2]~q ;
wire \sev_seg_control|WideOr38~0_combout ;
wire \sev_seg_control|sev_seg_out[5][3]~q ;
wire \sev_seg_control|WideOr37~0_combout ;
wire \sev_seg_control|sev_seg_out[5][4]~q ;
wire \sev_seg_control|WideOr36~0_combout ;
wire \sev_seg_control|sev_seg_out[5][5]~q ;
wire \sev_seg_control|WideOr35~0_combout ;
wire \sev_seg_control|sev_seg_out[5][6]~q ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [111:0] \u0|mm_interconnect_0|rsp_mux_001|src_data ;
wire [3:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg ;
wire [31:0] \u0|led_pio|readdata ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [39:0] \u0|hps_0|hps_io|border|intermediate ;
wire [14:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits ;
wire [6:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [6:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [6:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg ;
wire [6:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [6:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct ;
wire [20:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_BREADY ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [6:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks ;
wire [111:0] \u0|mm_interconnect_0|cmd_mux|src_data ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [6:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out ;
wire [6:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [6:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_WVALID ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_001|saved_grant ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [6:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [31:0] \u0|hps_0|fpga_interfaces|h2f_lw_WDATA ;
wire [179:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout ;
wire [63:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [11:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWID ;
wire [2:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [1:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [31:0] \u0|pio_0|readdata ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_rst_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout ;
wire [115:0] \u0|mm_interconnect_0|cmd_mux|src_payload ;
wire [11:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARID ;
wire [2:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [5:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_RREADY ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [1:0] \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel ;
wire [2:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg ;
wire [20:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg ;
wire [6:0] \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl ;
wire [0:0] \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg ;
wire [24:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_WLAST ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout ;
wire [1:0] \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|saved_grant ;
wire [1:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST ;
wire [2:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE ;
wire [20:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [20:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [20:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl ;
wire [111:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID ;
wire [31:0] \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre ;
wire [111:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset ;
wire [1:0] \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [20:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [20:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata ;
wire [0:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id ;
wire [0:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire ;
wire [7:0] \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [20:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst ;
wire [1:0] \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [7:0] \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter ;
wire [115:0] \u0|mm_interconnect_0|rsp_mux_001|src_payload ;
wire [9:0] \u0|led_pio|data_out ;
wire [111:0] \u0|mm_interconnect_0|rsp_mux|src_data ;
wire [11:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n ;
wire [23:0] \u0|pio_0|data_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [89:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n ;
wire [6:0] \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout ;
wire [115:0] \u0|mm_interconnect_0|cmd_mux_001|src_payload ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire ;
wire [111:0] \u0|mm_interconnect_0|cmd_mux_001|src_data ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [31:0] \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [20:0] \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [1:0] \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [0:0] \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;

wire [31:0] \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus ;
wire [29:0] \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ;
wire [20:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus ;
wire [1:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus ;
wire [11:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus ;
wire [2:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus ;
wire [20:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus ;
wire [1:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus ;
wire [11:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus ;
wire [2:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus ;
wire [31:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus ;
wire [3:0] \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus ;
wire [3:0] \u0|hps_0|hps_io|border|qspi_inst_QSPI_SS_N_bus ;
wire [3:0] \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus ;
wire [7:0] \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus ;
wire [7:0] \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus ;
wire [7:0] \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus ;
wire [7:0] \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus ;
wire [28:0] \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus ;
wire [28:0] \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus ;
wire [28:0] \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ;
wire [63:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ;
wire [11:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ;
wire [179:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ;
wire [89:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ;
wire [24:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ;
wire [12:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ;
wire [20:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [6:0] \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [15:0] \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;
wire [15:0] \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;

assign \u0|hps_0|fpga_interfaces|tpiu~trace_data  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [0];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [1];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [2];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [3];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [4];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [5];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [6];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [7];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [8];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [9];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [10];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [11];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [12];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [13];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [14];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [15];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [16];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [17];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [18];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [19];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [20];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [21];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [22];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [23];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [24];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [25];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [26];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [27];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [28];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [29];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [30];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [31];

assign \u0|hps_0|fpga_interfaces|hps2fpga~araddr  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [0];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [1];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [2];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [3];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [4];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [5];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [6];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [7];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [8];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [9];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [10];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [11];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [12];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [13];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [14];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [15];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [16];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [17];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [18];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [19];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [20];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [21];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [22];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [23];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [24];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [25];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [26];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [27];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [28];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [29];

assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [0];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [1];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [2];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [3];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [5] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [6] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [7] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [8] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [9] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [10] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [11] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [11];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [12] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [12];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [13] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [13];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [14] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [14];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [15] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [15];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [16] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [16];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [17] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [17];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [18] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [18];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [19] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [19];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [20] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [20];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus [1];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [5] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [6] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [7] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [8] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [9] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [10] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [11] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [11];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [3];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [2];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [4];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus [1];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [6] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [7] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [8] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [9] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [10] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [11] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [11];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [3];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [2];

assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [8] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [9] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [10] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [11] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [11];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [12] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [12];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [13] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [13];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [14] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [14];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [15] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [15];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [16] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [16];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [17] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [17];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [18] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [18];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [19] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [19];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [20] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [20];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [21] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [21];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [22] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [22];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [23] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [23];

assign \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [3];

assign \u0|hps_0|hps_io|border|emac1_inst~emac_phy_txd  = \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus [0];
assign \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1  = \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus [1];
assign \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2  = \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus [2];
assign \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3  = \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus [3];

assign \u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SS_N0  = \u0|hps_0|hps_io|border|qspi_inst_QSPI_SS_N_bus [0];

assign \u0|hps_0|hps_io|border|intermediate [3] = \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus [0];
assign \u0|hps_0|hps_io|border|intermediate [5] = \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus [1];
assign \u0|hps_0|hps_io|border|intermediate [7] = \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus [2];
assign \u0|hps_0|hps_io|border|intermediate [9] = \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus [3];

assign \u0|hps_0|hps_io|border|intermediate [13] = \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus [0];
assign \u0|hps_0|hps_io|border|intermediate [15] = \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus [1];
assign \u0|hps_0|hps_io|border|intermediate [17] = \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus [2];
assign \u0|hps_0|hps_io|border|intermediate [19] = \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus [3];

assign \u0|hps_0|hps_io|border|intermediate [12] = \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus [0];
assign \u0|hps_0|hps_io|border|intermediate [14] = \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus [1];
assign \u0|hps_0|hps_io|border|intermediate [16] = \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus [2];
assign \u0|hps_0|hps_io|border|intermediate [18] = \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus [3];

assign \u0|hps_0|hps_io|border|intermediate [20] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [0];
assign \u0|hps_0|hps_io|border|intermediate [22] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [1];
assign \u0|hps_0|hps_io|border|intermediate [24] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [2];
assign \u0|hps_0|hps_io|border|intermediate [26] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [3];
assign \u0|hps_0|hps_io|border|intermediate [28] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [4];
assign \u0|hps_0|hps_io|border|intermediate [30] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [5];
assign \u0|hps_0|hps_io|border|intermediate [32] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [6];
assign \u0|hps_0|hps_io|border|intermediate [34] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [7];

assign \u0|hps_0|hps_io|border|intermediate [21] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [0];
assign \u0|hps_0|hps_io|border|intermediate [23] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [1];
assign \u0|hps_0|hps_io|border|intermediate [25] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [2];
assign \u0|hps_0|hps_io|border|intermediate [27] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [3];
assign \u0|hps_0|hps_io|border|intermediate [29] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [4];
assign \u0|hps_0|hps_io|border|intermediate [31] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [5];
assign \u0|hps_0|hps_io|border|intermediate [33] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [6];
assign \u0|hps_0|hps_io|border|intermediate [35] = \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [7];

assign \u0|hps_0|hps_io|border|intermediate [36] = \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus [24];
assign \u0|hps_0|hps_io|border|intermediate [38] = \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus [25];

assign \u0|hps_0|hps_io|border|intermediate [37] = \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus [24];
assign \u0|hps_0|hps_io|border|intermediate [39] = \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus [25];

assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I0  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [0];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I1  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [1];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I2  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [2];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I3  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [3];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I4  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [4];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I5  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [5];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I6  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [6];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I7  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [7];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I8  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [8];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I9  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [9];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I10  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [10];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I11  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [11];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I12  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [12];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I13  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [13];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I14  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [14];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I15  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [15];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I16  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [16];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I17  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [17];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I18  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [18];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I19  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [19];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I20  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [20];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I21  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [21];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I22  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [22];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I23  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [23];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I24  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [24];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I25  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [25];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I26  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [26];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I27  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [27];
assign \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I28  = \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus [28];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk  = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk  = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [69];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [70];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [71];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [79];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [59];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [11];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [15];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [79];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [80] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [80];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [81] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [81];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [82] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [82];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [83] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [83];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [84] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [84];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [85] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [85];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [86] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [86];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [87] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [87];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [88] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [88];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [89] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [89];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [90] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [90];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [91] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [91];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [92] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [92];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [93] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [93];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [94] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [94];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [95] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [95];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [96] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [96];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [97] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [97];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [98] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [98];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [99] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [99];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [100] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [100];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [101] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [101];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [102] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [102];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [103] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [103];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [108] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [108];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [109] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [109];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [110] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [110];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [111] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [111];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [112] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [112];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [113] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [113];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [114] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [114];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [115] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [115];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [116] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [116];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [117] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [117];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [118] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [118];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [119] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [119];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [120] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [120];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [121] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [121];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [122] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [122];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [123] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [123];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [124] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [124];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [125] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [125];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [126] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [126];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [127] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [127];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [128] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [128];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [129] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [129];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [130] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [130];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [131] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [131];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [132] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [132];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [133] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [133];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [134] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [134];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [135] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [135];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [136] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [136];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [137] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [137];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [138] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [138];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [139] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [139];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [69];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [15];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [19];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [19];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [9];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [69];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [70];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [71];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [79];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [12];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus [0];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [20];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [6];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

// Location: IOOBUF_X89_Y42_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DM[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y49_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DM[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y56_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DM[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y63_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DM[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CK_N),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CK_P),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y71_N79
cyclonev_io_obuf \HPS_DDR3_ADDR[0]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[0]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[0]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y71_N96
cyclonev_io_obuf \HPS_DDR3_ADDR[1]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[1]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[1]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N39
cyclonev_io_obuf \HPS_DDR3_ADDR[2]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[2]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[2]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N56
cyclonev_io_obuf \HPS_DDR3_ADDR[3]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[3]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[3]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N5
cyclonev_io_obuf \HPS_DDR3_ADDR[4]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[4]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[4]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N22
cyclonev_io_obuf \HPS_DDR3_ADDR[5]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[5]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[5]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N39
cyclonev_io_obuf \HPS_DDR3_ADDR[6]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[6]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[6]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N56
cyclonev_io_obuf \HPS_DDR3_ADDR[7]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[7]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[7]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N5
cyclonev_io_obuf \HPS_DDR3_ADDR[8]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[8]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[8]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N22
cyclonev_io_obuf \HPS_DDR3_ADDR[9]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[9]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[9]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N39
cyclonev_io_obuf \HPS_DDR3_ADDR[10]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[10]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[10]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N56
cyclonev_io_obuf \HPS_DDR3_ADDR[11]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[11]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[11]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N39
cyclonev_io_obuf \HPS_DDR3_ADDR[12]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[12]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[12]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N56
cyclonev_io_obuf \HPS_DDR3_ADDR[13]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[13]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[13]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y80_N5
cyclonev_io_obuf \HPS_DDR3_ADDR[14]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[14]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[14]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N39
cyclonev_io_obuf \HPS_DDR3_BA[0]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_BA[0]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_BA[0]~output .bus_hold = "false";
defparam \HPS_DDR3_BA[0]~output .open_drain_output = "false";
defparam \HPS_DDR3_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N5
cyclonev_io_obuf \HPS_DDR3_BA[1]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_BA[1]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_BA[1]~output .bus_hold = "false";
defparam \HPS_DDR3_BA[1]~output .open_drain_output = "false";
defparam \HPS_DDR3_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N22
cyclonev_io_obuf \HPS_DDR3_BA[2]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_BA[2]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_BA[2]~output .bus_hold = "false";
defparam \HPS_DDR3_BA[2]~output .open_drain_output = "false";
defparam \HPS_DDR3_BA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y77_N79
cyclonev_io_obuf \HPS_DDR3_CAS_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CAS_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_CAS_N~output .bus_hold = "false";
defparam \HPS_DDR3_CAS_N~output .open_drain_output = "false";
defparam \HPS_DDR3_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N56
cyclonev_io_obuf \HPS_DDR3_CKE~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CKE),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_CKE~output .bus_hold = "false";
defparam \HPS_DDR3_CKE~output .open_drain_output = "false";
defparam \HPS_DDR3_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N5
cyclonev_io_obuf \HPS_DDR3_CS_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CS_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_CS_N~output .bus_hold = "false";
defparam \HPS_DDR3_CS_N~output .open_drain_output = "false";
defparam \HPS_DDR3_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N39
cyclonev_io_obuf \HPS_DDR3_ODT~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ODT),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ODT~output .bus_hold = "false";
defparam \HPS_DDR3_ODT~output .open_drain_output = "false";
defparam \HPS_DDR3_ODT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y77_N96
cyclonev_io_obuf \HPS_DDR3_RAS_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_RAS_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_RAS_N~output .bus_hold = "false";
defparam \HPS_DDR3_RAS_N~output .open_drain_output = "false";
defparam \HPS_DDR3_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N39
cyclonev_io_obuf \HPS_DDR3_RESET_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_RESET_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_RESET_N~output .bus_hold = "false";
defparam \HPS_DDR3_RESET_N~output .open_drain_output = "false";
defparam \HPS_DDR3_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y80_N39
cyclonev_io_obuf \HPS_DDR3_WE_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_WE_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_WE_N~output .bus_hold = "false";
defparam \HPS_DDR3_WE_N~output .open_drain_output = "false";
defparam \HPS_DDR3_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y81_N3
cyclonev_io_obuf \HPS_ENET_GTX_CLK~output (
	.i(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_CLK_TX ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_GTX_CLK),
	.obar());
// synopsys translate_off
defparam \HPS_ENET_GTX_CLK~output .bus_hold = "false";
defparam \HPS_ENET_GTX_CLK~output .open_drain_output = "false";
defparam \HPS_ENET_GTX_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y81_N12
cyclonev_io_obuf \HPS_ENET_MDC~output (
	.i(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_GMII_MDC ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_MDC),
	.obar());
// synopsys translate_off
defparam \HPS_ENET_MDC~output .bus_hold = "false";
defparam \HPS_ENET_MDC~output .open_drain_output = "false";
defparam \HPS_ENET_MDC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y81_N9
cyclonev_io_obuf \HPS_ENET_TX_DATA[0]~output (
	.i(\u0|hps_0|hps_io|border|emac1_inst~emac_phy_txd ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_TX_DATA[0]),
	.obar());
// synopsys translate_off
defparam \HPS_ENET_TX_DATA[0]~output .bus_hold = "false";
defparam \HPS_ENET_TX_DATA[0]~output .open_drain_output = "false";
defparam \HPS_ENET_TX_DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y81_N6
cyclonev_io_obuf \HPS_ENET_TX_DATA[1]~output (
	.i(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_TX_DATA[1]),
	.obar());
// synopsys translate_off
defparam \HPS_ENET_TX_DATA[1]~output .bus_hold = "false";
defparam \HPS_ENET_TX_DATA[1]~output .open_drain_output = "false";
defparam \HPS_ENET_TX_DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y81_N12
cyclonev_io_obuf \HPS_ENET_TX_DATA[2]~output (
	.i(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_TX_DATA[2]),
	.obar());
// synopsys translate_off
defparam \HPS_ENET_TX_DATA[2]~output .bus_hold = "false";
defparam \HPS_ENET_TX_DATA[2]~output .open_drain_output = "false";
defparam \HPS_ENET_TX_DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y81_N3
cyclonev_io_obuf \HPS_ENET_TX_DATA[3]~output (
	.i(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_TX_DATA[3]),
	.obar());
// synopsys translate_off
defparam \HPS_ENET_TX_DATA[3]~output .bus_hold = "false";
defparam \HPS_ENET_TX_DATA[3]~output .open_drain_output = "false";
defparam \HPS_ENET_TX_DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N9
cyclonev_io_obuf \HPS_ENET_TX_EN~output (
	.i(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_TX_EN),
	.obar());
// synopsys translate_off
defparam \HPS_ENET_TX_EN~output .bus_hold = "false";
defparam \HPS_ENET_TX_EN~output .open_drain_output = "false";
defparam \HPS_ENET_TX_EN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N3
cyclonev_io_obuf \HPS_FLASH_DCLK~output (
	.i(\u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SCLK ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_FLASH_DCLK),
	.obar());
// synopsys translate_off
defparam \HPS_FLASH_DCLK~output .bus_hold = "false";
defparam \HPS_FLASH_DCLK~output .open_drain_output = "false";
defparam \HPS_FLASH_DCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y81_N12
cyclonev_io_obuf \HPS_FLASH_NCSO~output (
	.i(\u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SS_N0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_FLASH_NCSO),
	.obar());
// synopsys translate_off
defparam \HPS_FLASH_NCSO~output .bus_hold = "false";
defparam \HPS_FLASH_NCSO~output .open_drain_output = "false";
defparam \HPS_FLASH_NCSO~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y81_N9
cyclonev_io_obuf \HPS_SD_CLK~output (
	.i(\u0|hps_0|hps_io|border|sdio_inst~sdmmc_cclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SD_CLK),
	.obar());
// synopsys translate_off
defparam \HPS_SD_CLK~output .bus_hold = "false";
defparam \HPS_SD_CLK~output .open_drain_output = "false";
defparam \HPS_SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HPS_SPIM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SPIM_CLK),
	.obar());
// synopsys translate_off
defparam \HPS_SPIM_CLK~output .bus_hold = "false";
defparam \HPS_SPIM_CLK~output .open_drain_output = "false";
defparam \HPS_SPIM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \HPS_SPIM_MOSI~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SPIM_MOSI),
	.obar());
// synopsys translate_off
defparam \HPS_SPIM_MOSI~output .bus_hold = "false";
defparam \HPS_SPIM_MOSI~output .open_drain_output = "false";
defparam \HPS_SPIM_MOSI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y81_N6
cyclonev_io_obuf \HPS_UART_TX~output (
	.i(\u0|hps_0|hps_io|border|uart0_inst~uart_txd ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_UART_TX),
	.obar());
// synopsys translate_off
defparam \HPS_UART_TX~output .bus_hold = "false";
defparam \HPS_UART_TX~output .open_drain_output = "false";
defparam \HPS_UART_TX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N12
cyclonev_io_obuf \HPS_USB_STP~output (
	.i(\u0|hps_0|hps_io|border|usb1_inst~usb_ulpi_stp ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_STP),
	.obar());
// synopsys translate_off
defparam \HPS_USB_STP~output .bus_hold = "false";
defparam \HPS_USB_STP~output .open_drain_output = "false";
defparam \HPS_USB_STP~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\u0|led_pio|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\u0|led_pio|data_out[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(!\u0|led_pio|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(!\u0|led_pio|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(\u0|led_pio|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(\u0|led_pio|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(\u0|led_pio|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(\u0|led_pio|data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\u0|led_pio|data_out[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(\u0|led_pio|data_out[9]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(\sev_seg_control|sev_seg_out[0][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(\sev_seg_control|sev_seg_out[0][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(\sev_seg_control|sev_seg_out[0][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(\sev_seg_control|sev_seg_out[0][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\sev_seg_control|sev_seg_out[0][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(\sev_seg_control|sev_seg_out[0][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(\sev_seg_control|sev_seg_out[0][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(\sev_seg_control|sev_seg_out[1][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(\sev_seg_control|sev_seg_out[1][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(\sev_seg_control|sev_seg_out[1][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(\sev_seg_control|sev_seg_out[1][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(\sev_seg_control|sev_seg_out[1][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(\sev_seg_control|sev_seg_out[1][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(\sev_seg_control|sev_seg_out[1][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(\sev_seg_control|sev_seg_out[2][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(\sev_seg_control|sev_seg_out[2][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(\sev_seg_control|sev_seg_out[2][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(\sev_seg_control|sev_seg_out[2][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(\sev_seg_control|sev_seg_out[2][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(\sev_seg_control|sev_seg_out[2][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(\sev_seg_control|sev_seg_out[2][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(\sev_seg_control|sev_seg_out[3][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(\sev_seg_control|sev_seg_out[3][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(\sev_seg_control|sev_seg_out[3][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\sev_seg_control|sev_seg_out[3][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\sev_seg_control|sev_seg_out[3][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(\sev_seg_control|sev_seg_out[3][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(\sev_seg_control|sev_seg_out[3][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(\sev_seg_control|sev_seg_out[4][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(\sev_seg_control|sev_seg_out[4][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\sev_seg_control|sev_seg_out[4][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\sev_seg_control|sev_seg_out[4][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\sev_seg_control|sev_seg_out[4][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(\sev_seg_control|sev_seg_out[4][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(\sev_seg_control|sev_seg_out[4][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\sev_seg_control|sev_seg_out[5][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(\sev_seg_control|sev_seg_out[5][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\sev_seg_control|sev_seg_out[5][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\sev_seg_control|sev_seg_out[5][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(\sev_seg_control|sev_seg_out[5][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(\sev_seg_control|sev_seg_out[5][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(\sev_seg_control|sev_seg_out[5][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N42
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N53
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N76
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HPS_CONV_USB_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_CONV_USB_N),
	.obar());
// synopsys translate_off
defparam \HPS_CONV_USB_N~output .bus_hold = "false";
defparam \HPS_CONV_USB_N~output .open_drain_output = "true";
defparam \HPS_CONV_USB_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \HPS_ENET_INT_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_INT_N),
	.obar());
// synopsys translate_off
defparam \HPS_ENET_INT_N~output .bus_hold = "false";
defparam \HPS_ENET_INT_N~output .open_drain_output = "true";
defparam \HPS_ENET_INT_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \HPS_GSENSOR_INT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_GSENSOR_INT),
	.obar());
// synopsys translate_off
defparam \HPS_GSENSOR_INT~output .bus_hold = "false";
defparam \HPS_GSENSOR_INT~output .open_drain_output = "true";
defparam \HPS_GSENSOR_INT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HPS_I2C1_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_I2C1_SCLK),
	.obar());
// synopsys translate_off
defparam \HPS_I2C1_SCLK~output .bus_hold = "false";
defparam \HPS_I2C1_SCLK~output .open_drain_output = "true";
defparam \HPS_I2C1_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HPS_I2C1_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_I2C1_SDAT),
	.obar());
// synopsys translate_off
defparam \HPS_I2C1_SDAT~output .bus_hold = "false";
defparam \HPS_I2C1_SDAT~output .open_drain_output = "true";
defparam \HPS_I2C1_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HPS_I2C2_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_I2C2_SCLK),
	.obar());
// synopsys translate_off
defparam \HPS_I2C2_SCLK~output .bus_hold = "false";
defparam \HPS_I2C2_SCLK~output .open_drain_output = "true";
defparam \HPS_I2C2_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HPS_I2C2_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_I2C2_SDAT),
	.obar());
// synopsys translate_off
defparam \HPS_I2C2_SDAT~output .bus_hold = "false";
defparam \HPS_I2C2_SDAT~output .open_drain_output = "true";
defparam \HPS_I2C2_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HPS_I2C_CONTROL~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_I2C_CONTROL),
	.obar());
// synopsys translate_off
defparam \HPS_I2C_CONTROL~output .bus_hold = "false";
defparam \HPS_I2C_CONTROL~output .open_drain_output = "true";
defparam \HPS_I2C_CONTROL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \HPS_LTC_GPIO~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_LTC_GPIO),
	.obar());
// synopsys translate_off
defparam \HPS_LTC_GPIO~output .bus_hold = "false";
defparam \HPS_LTC_GPIO~output .open_drain_output = "true";
defparam \HPS_LTC_GPIO~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HPS_SPIM_SS~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SPIM_SS),
	.obar());
// synopsys translate_off
defparam \HPS_SPIM_SS~output .bus_hold = "false";
defparam \HPS_SPIM_SS~output .open_drain_output = "true";
defparam \HPS_SPIM_SS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[4]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[5]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[6]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y63_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[7]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[8]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[9]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[10]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[11]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[12]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[13]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[14]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y56_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[15]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[16]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[17]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[18]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[19]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[20]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[21]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[22]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y49_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[23]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[24]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[25]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[26]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[27]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[28]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[29]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[30]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y42_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[31]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_N[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_N[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_N[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_N[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_P[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_P[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_P[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_P[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y81_N6
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [0]),
	.oe(\u0|hps_0|hps_io|border|intermediate [1]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_ENET_MDIO),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N12
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [2]),
	.oe(\u0|hps_0|hps_io|border|intermediate [3]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_FLASH_DATA[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y81_N3
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [4]),
	.oe(\u0|hps_0|hps_io|border|intermediate [5]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_FLASH_DATA[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y81_N9
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [6]),
	.oe(\u0|hps_0|hps_io|border|intermediate [7]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_FLASH_DATA[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y81_N6
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [8]),
	.oe(\u0|hps_0|hps_io|border|intermediate [9]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_FLASH_DATA[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N6
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [38]),
	.oe(\u0|hps_0|hps_io|border|intermediate [39]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_KEY),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N9
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [36]),
	.oe(\u0|hps_0|hps_io|border|intermediate [37]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_LED),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N3
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [10]),
	.oe(\u0|hps_0|hps_io|border|intermediate [11]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SD_CMD),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N6
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [12]),
	.oe(\u0|hps_0|hps_io|border|intermediate [13]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N12
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [14]),
	.oe(\u0|hps_0|hps_io|border|intermediate [15]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y81_N6
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [16]),
	.oe(\u0|hps_0|hps_io|border|intermediate [17]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y81_N12
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [18]),
	.oe(\u0|hps_0|hps_io|border|intermediate [19]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_SD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N9
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [20]),
	.oe(\u0|hps_0|hps_io|border|intermediate [21]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_DATA[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N6
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [22]),
	.oe(\u0|hps_0|hps_io|border|intermediate [23]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_DATA[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N12
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [24]),
	.oe(\u0|hps_0|hps_io|border|intermediate [25]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_DATA[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y81_N3
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [26]),
	.oe(\u0|hps_0|hps_io|border|intermediate [27]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_DATA[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y81_N9
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [28]),
	.oe(\u0|hps_0|hps_io|border|intermediate [29]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_DATA[4]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y81_N6
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [30]),
	.oe(\u0|hps_0|hps_io|border|intermediate [31]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_DATA[5]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y81_N12
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [32]),
	.oe(\u0|hps_0|hps_io|border|intermediate [33]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_DATA[6]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N3
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output (
	.i(\u0|hps_0|hps_io|border|intermediate [34]),
	.oe(\u0|hps_0|hps_io|border|intermediate [35]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_USB_DATA[7]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: HPSSDRAMPLL_X84_Y41_N111
cyclonev_hps_sdram_pll \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll (
	.ref_clk(gnd),
	.clk_out(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ));

// Location: DLL_X89_Y81_N3
cyclonev_dll \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.aload(vcc),
	.upndnin(gnd),
	.upndninclkena(gnd),
	.dqsupdate(),
	.upndnout(),
	.delayctrlout(\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .delayctrlout_mode = "normal";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .input_frequency = "2500 ps";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .jitter_reduction = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_intrinsic_delay = 175;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lock = 16;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lockcount = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .static_delay_ctrl = 8;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .upndnout_mode = "clock";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndnin = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndninclkena = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N4
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N6
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: HMC_X89_Y80_N111
cyclonev_hmc \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst (
	.afirdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.csrclk(gnd),
	.csrdin(gnd),
	.csren(gnd),
	.ctlcalfail(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.ctlcalsuccess(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.ctlclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.ctlresetn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.globalresetn(gnd),
	.iavstcmdresetn0(vcc),
	.iavstcmdresetn1(vcc),
	.iavstcmdresetn2(vcc),
	.iavstcmdresetn3(vcc),
	.iavstcmdresetn4(vcc),
	.iavstcmdresetn5(vcc),
	.iavstrdclk0(gnd),
	.iavstrdclk1(gnd),
	.iavstrdclk2(gnd),
	.iavstrdclk3(gnd),
	.iavstrdready0(vcc),
	.iavstrdready1(vcc),
	.iavstrdready2(vcc),
	.iavstrdready3(vcc),
	.iavstrdresetn0(vcc),
	.iavstrdresetn1(vcc),
	.iavstrdresetn2(vcc),
	.iavstrdresetn3(vcc),
	.iavstwrackready0(vcc),
	.iavstwrackready1(vcc),
	.iavstwrackready2(vcc),
	.iavstwrackready3(vcc),
	.iavstwrackready4(vcc),
	.iavstwrackready5(vcc),
	.iavstwrclk0(gnd),
	.iavstwrclk1(gnd),
	.iavstwrclk2(gnd),
	.iavstwrclk3(gnd),
	.iavstwrresetn0(vcc),
	.iavstwrresetn1(vcc),
	.iavstwrresetn2(vcc),
	.iavstwrresetn3(vcc),
	.localdeeppowerdnreq(gnd),
	.localrefreshreq(gnd),
	.localselfrfshreq(gnd),
	.mmrbe(gnd),
	.mmrburstbegin(vcc),
	.mmrclk(gnd),
	.mmrreadreq(gnd),
	.mmrresetn(vcc),
	.mmrwritereq(gnd),
	.portclk0(gnd),
	.portclk1(gnd),
	.portclk2(gnd),
	.portclk3(gnd),
	.portclk4(gnd),
	.portclk5(gnd),
	.scanenable(gnd),
	.scbe(gnd),
	.scburstbegin(gnd),
	.scclk(gnd),
	.screadreq(gnd),
	.scresetn(vcc),
	.scwritereq(gnd),
	.afirdata({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0]}),
	.afiseqbusy({gnd,gnd}),
	.afiwlat({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0]}),
	.bondingin1({gnd,gnd,gnd,gnd}),
	.bondingin2({gnd,gnd,gnd,gnd,gnd,gnd}),
	.bondingin3({gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata4({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata5({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.localdeeppowerdnchip({gnd,gnd}),
	.localrefreshchip({gnd,gnd}),
	.localselfrfshchip({gnd,gnd}),
	.mmraddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.mmrburstcount({gnd,vcc}),
	.mmrwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scburstcount({gnd,gnd}),
	.scwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.aficasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afirasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.csrdout(),
	.ctlcalreq(),
	.ctlinitreq(),
	.localdeeppowerdnack(),
	.localinitdone(),
	.localpowerdownack(),
	.localrefreshack(),
	.localselfrfshack(),
	.localstsctlempty(),
	.mmrrdatavalid(),
	.mmrwaitrequest(),
	.oammready0(),
	.oammready1(),
	.oammready2(),
	.oammready3(),
	.oammready4(),
	.oammready5(),
	.ordavstvalid0(),
	.ordavstvalid1(),
	.ordavstvalid2(),
	.ordavstvalid3(),
	.owrackavstdata0(),
	.owrackavstdata1(),
	.owrackavstdata2(),
	.owrackavstdata3(),
	.owrackavstdata4(),
	.owrackavstdata5(),
	.owrackavstvalid0(),
	.owrackavstvalid1(),
	.owrackavstvalid2(),
	.owrackavstvalid3(),
	.owrackavstvalid4(),
	.owrackavstvalid5(),
	.scrdatavalid(),
	.scwaitrequest(),
	.afiaddr(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ),
	.afiba(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ),
	.aficke(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ),
	.aficsn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ),
	.afictllongidle(),
	.afictlrefreshdone(),
	.afidm(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ),
	.afidqsburst(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ),
	.afiodt(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ),
	.afirdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ),
	.afirdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ),
	.afiwdata(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ),
	.afiwdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ),
	.bondingout1(),
	.bondingout2(),
	.bondingout3(),
	.cfgaddlat(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ),
	.cfgbankaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ),
	.cfgcaswrlat(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ),
	.cfgcoladdrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ),
	.cfgcsaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ),
	.cfgdevicewidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ),
	.cfginterfacewidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ),
	.cfgrowaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ),
	.cfgtcl(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ),
	.cfgtmrd(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ),
	.cfgtrefi(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ),
	.cfgtrfc(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ),
	.cfgtwr(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ),
	.ctlcalbytelaneseln(),
	.ctlmemclkdisable(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ),
	.dramconfig(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ),
	.mmrrdata(),
	.ordavstdata0(),
	.ordavstdata1(),
	.ordavstdata2(),
	.ordavstdata3(),
	.scrdata());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_reset = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_reset = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_debug_select_byte = 32'b00000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_static_config_valid = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_0 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_1 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_2 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_3 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_4 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_5 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cal_req = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_burst_length = "bl_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_interface_width = "dwidth_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_self_rfsh_exit_cycles = "self_rfsh_exit_cycles_512";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_starve_limit = "starve_limit_10";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_type = "ddr3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .clr_intr = "no_clr_intr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_4 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_5 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_addr_order = "chip_row_bank_col";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_enabled = "ctl_ecc_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_rmw_enabled = "ctl_ecc_rmw_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_regdimm_enabled = "regdimm_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_usr_refresh = "ctl_usr_refresh_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctrl_width = "data_width_64_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_0 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_1 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_2 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_3 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_4 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_5 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .delay_bonding = "bonding_latency_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .dfx_bypass_enable = "dfx_bypass_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .disable_merging = "merging_enabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ecc_dq_width = "ecc_dq_width_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_atpg = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_0 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_1 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_2 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_3 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_4 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_5 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_wrapback = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_interrupt = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_terminate = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_dqs_tracking = "enabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_ecc_code_overwrites = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_fast_exit_ppd = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_no_dm = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_pipelineglobal = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act_diff_bank = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_rdwr = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_period = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_four_act_to_act = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_all_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_period = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_ap_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd_diff_chip = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_bc = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_diff_chip = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_zq_cal = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_ap_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_bc = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_diff_chip = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr_diff_chip = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_dbe = "gen_dbe_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_sbe = "gen_sbe_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .inc_sync = "fifo_set_2";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .local_if_cs_width = "addr_width_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_corr_dropped_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_dbe_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_sbe_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_auto_pd_cycles = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_clk_entry_cycles = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_al = "al_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_bankaddr_width = "addr_width_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_burstlength = "mem_if_burstlength_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_coladdr_width = "addr_width_10";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_per_rank = "mem_if_cs_per_rank_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_width = "mem_if_cs_width_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dq_per_chip = "mem_if_dq_per_chip_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dqs_width = "dqs_width_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dwidth = "mem_if_dwidth_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_memtype = "ddr3_sdram";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_rowaddr_width = "addr_width_15";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_speedbin = "ddr3_1600_8_8_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tccd = "tccd_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcl = "tcl_7";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcwl = "tcwl_7";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tfaw = "tfaw_18";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tmrd = "tmrd_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tras = "tras_15";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trc = "trc_20";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trcd = "trcd_6";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trefi = 3120;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trfc = 120;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trp = "trp_6";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trrd = "trrd_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trtp = "trtp_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twr = "twr_6";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twtr = "twtr_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mmr_cfg_mem_bl = "mp_bl_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .output_regd = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .pdn_exit_cycles = "slow_exit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port0_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port1_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port2_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port3_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port4_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port5_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .power_saving_exit_cycles = 5;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_remap = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_0 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_1 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_2 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_3 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_4 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_5 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_6 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_7 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_0 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_1 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_2 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_3 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_4 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_5 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_0 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_1 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_2 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_3 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_4 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_5 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_0 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_1 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_2 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_3 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_4 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_5 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .read_odt_chip = "odt_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .reorder_data = "data_reordering";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo0_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo1_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo2_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo3_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_0 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_1 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_2 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_3 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_0 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_1 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_2 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_3 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_4 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_5 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_6 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_7 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_0 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_1 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_2 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_3 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_4 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_5 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .test_mode = "normal_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_0 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_1 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_2 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_3 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_4 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_5 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_0 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_1 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_2 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_3 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_4 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_5 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_0 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_1 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_2 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_3 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_ecc_en = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_0 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_1 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_2 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_3 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_4 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_5 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_0 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_1 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_2 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_3 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_4 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_5 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_0 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_1 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_2 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_3 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_4 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_5 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .write_odt_chip = "write_chip0_odt0_chip1";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y65_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(HPS_DDR3_DQS_P[0]),
	.ibar(HPS_DDR3_DQS_N[0]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y66_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(HPS_DDR3_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y66_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(HPS_DDR3_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y66_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(HPS_DDR3_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y65_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y65_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(HPS_DDR3_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y65_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y65_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(HPS_DDR3_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(HPS_DDR3_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(HPS_DDR3_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y63_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y63_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(HPS_DDR3_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y63_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y63_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y58_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(HPS_DDR3_DQS_P[1]),
	.ibar(HPS_DDR3_DQS_N[1]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y59_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(HPS_DDR3_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y59_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(HPS_DDR3_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y59_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(HPS_DDR3_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y58_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y58_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(HPS_DDR3_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y58_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y58_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(HPS_DDR3_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(HPS_DDR3_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(HPS_DDR3_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y56_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y56_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(HPS_DDR3_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y56_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y56_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N112
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N114
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y51_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(HPS_DDR3_DQS_P[2]),
	.ibar(HPS_DDR3_DQS_N[2]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y52_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(HPS_DDR3_DQ[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y52_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(HPS_DDR3_DQ[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y52_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(HPS_DDR3_DQ[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y51_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y51_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(HPS_DDR3_DQ[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y51_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y51_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(HPS_DDR3_DQ[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(HPS_DDR3_DQ[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(HPS_DDR3_DQ[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y49_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y49_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(HPS_DDR3_DQ[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y49_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y49_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y44_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(HPS_DDR3_DQS_P[3]),
	.ibar(HPS_DDR3_DQS_N[3]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y45_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(HPS_DDR3_DQ[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y45_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(HPS_DDR3_DQ[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y45_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(HPS_DDR3_DQ[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y44_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y44_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(HPS_DDR3_DQ[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y44_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y44_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(HPS_DDR3_DQ[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(HPS_DDR3_DQ[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(HPS_DDR3_DQ[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y42_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y42_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(HPS_DDR3_DQ[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y42_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y42_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: MEMPHY_X89_Y80_N112
cyclonev_mem_phy \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst (
	.aficasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afimemclkdisable(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0]),
	.afirasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.avlread(gnd),
	.avlresetn(gnd),
	.avlwrite(gnd),
	.globalresetn(gnd),
	.iointcasnaclr(gnd),
	.iointrasnaclr(gnd),
	.iointresetnaclr(gnd),
	.iointwenaclr(gnd),
	.plladdrcmdclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllaficlk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllavlclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]),
	.plllocked(gnd),
	.scanen(gnd),
	.softresetn(gnd),
	.afiaddr({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [18],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [16],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [15],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [14],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [0]}),
	.afiba({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [0]}),
	.aficke({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [0]}),
	.aficsn({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0]}),
	.afidm({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0]}),
	.afidqsburst({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0]}),
	.afiodt({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [0]}),
	.afirdataen({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0]}),
	.afirdataenfull({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0]}),
	.afiwdata({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0]}),
	.afiwdatavalid({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0]}),
	.avladdress({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.avlwritedata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfgaddlat({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0]}),
	.cfgbankaddrwidth({gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0]}),
	.cfgcaswrlat({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0]}),
	.cfgcoladdrwidth({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0]}),
	.cfgcsaddrwidth({gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0]}),
	.cfgdevicewidth({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0]}),
	.cfgdramconfig({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0]}),
	.cfginterfacewidth({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0]}),
	.cfgrowaddrwidth({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0]}),
	.cfgtcl({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0]}),
	.cfgtmrd({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0]}),
	.cfgtrefi({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0]}),
	.cfgtrfc({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0]}),
	.cfgtwr({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0]}),
	.ddiophydqdin({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0]}),
	.ddiophydqslogicrdatavalid({vcc,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid }),
	.iointaddraclr(16'b0000000000000000),
	.iointaddrdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointbaaclr(3'b000),
	.iointbadout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointcasndout({gnd,gnd,gnd,gnd}),
	.iointckdout({gnd,gnd,gnd,gnd}),
	.iointckeaclr(2'b00),
	.iointckedout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointckndout({gnd,gnd,gnd,gnd}),
	.iointcsnaclr(2'b00),
	.iointcsndout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdmdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iointdqsbdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsboe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicaclrfifoctrl(5'b00000),
	.iointdqslogicaclrpstamble(5'b00000),
	.iointdqslogicdqsena({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicfiforeset({gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincrdataen({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincwrptr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicoct({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicreadlatency({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointodtaclr(2'b00),
	.iointodtdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointrasndout({gnd,gnd,gnd,gnd}),
	.iointresetndout({gnd,gnd,gnd,gnd}),
	.iointwendout({gnd,gnd,gnd,gnd}),
	.aficalfail(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.aficalsuccess(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.afirdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.avlwaitrequest(),
	.ctlresetn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.iointaficalfail(),
	.iointaficalsuccess(),
	.phyddiocasnaclr(),
	.phyddiorasnaclr(),
	.phyddioresetnaclr(),
	.phyddiowenaclr(),
	.phyresetn(),
	.afirdata(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ),
	.afirlat(),
	.afiwlat(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ),
	.avlreaddata(),
	.iointafirlat(),
	.iointafiwlat(),
	.iointdqdin(),
	.iointdqslogicrdatavalid(),
	.phyddioaddraclr(),
	.phyddioaddrdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ),
	.phyddiobaaclr(),
	.phyddiobadout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ),
	.phyddiocasndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ),
	.phyddiockdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ),
	.phyddiockeaclr(),
	.phyddiockedout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ),
	.phyddiockndout(),
	.phyddiocsnaclr(),
	.phyddiocsndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ),
	.phyddiodmdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ),
	.phyddiodqdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ),
	.phyddiodqoe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ),
	.phyddiodqsbdout(),
	.phyddiodqsboe(),
	.phyddiodqsdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ),
	.phyddiodqslogicaclrfifoctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ),
	.phyddiodqslogicaclrpstamble(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ),
	.phyddiodqslogicdqsena(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ),
	.phyddiodqslogicfiforeset(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ),
	.phyddiodqslogicincrdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ),
	.phyddiodqslogicincwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ),
	.phyddiodqslogicoct(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ),
	.phyddiodqslogicreadlatency(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ),
	.phyddiodqsoe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ),
	.phyddioodtaclr(),
	.phyddioodtdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ),
	.phyddiorasndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ),
	.phyddioresetndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ),
	.phyddiowendout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_ac_ddr_disable = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_atpg_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_csr_pipelineglobalenable = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_ac_delay = "one_and_half_cycles";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_delay = "one_cycle";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_reset_delay_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_use_hphy = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_wrap_back_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_content = 1200'b100000011100000000000000000000100000011110000000000000000000010000000010000000010000110001010000000010000000010100110000010000000010010000000001000100010000000010100000000000010000010000000010110000000000000000010000001110000000010000000000010000000010000000010001001001010000000010000000010011001000010000000010100000000000100100010000000010010000000000001000010000000010110000000000000000110000011110000000000000000000111000011110000000000000000000110000011110000000000000000000010000011010000000000000000000010000011010110000000000000000010000001010000000010000000000010000010010000000000000000000011100100110000000000000000000011100100110110000000000000000011100100110000000000000001000011100100110110000000000001000111000111110000000000000000000111100111110000000000000000000111000011110000000000000000000011000000110000000000000000000011000100110000000000000000000010011010110000000000000000000010011010110110000000000000000010011010110000000000000001000010011010110110000000000001000110011011110000000000000000000010000010110000000000000001000010000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_init_file = "hps_ac_rom.hex";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_content = 2560'b1000000000000000000010000000011010000000000010000001100000000000100000100000000000001000001010000000000010000011000000000000100000111000000000001000000100000000000010000100100000000000100001010000000000001000010110000000000010000110000000000000100001000000000000000000100000000000000010000110100000000000000010001000000000001010011010000000100000000110100000000000000010010000000010000000011010000000000000001001100000000000101001101000000000001000011010000000100000000110100000000000000010110110100000001100110011101000000000001010111010000000100011001110100000000000101110001000000011101100100010000000000010100000100000001010110010001000100000000110100000000000110011100000000000001100110110000000000011100111000000000000000011000000000000100000110011100000001000001100111000000010000011001110000000100000110011100000000000001101000000000000000001101000000000000000011010000000000000000110100000000000000001101000000001100000111010000000011000010000100000000110000100001000000001100001000010000000000010100110100000000000100001101000000010000000011010000000000011001110000000000000110011011000000000001110011100000000000000001100000000000011000011001110000000110000110011100000001100001100111000000011000011001110000000000000110100000000000000000110100000000000000001101000000000000000011010000000000000000110100000000111000011101000000001110001000010000000011100010000100000000111000100001000000000001010011010000000000010000110100000001000000001101000000000000001000101011000000000000110110110001000000001101000000000000001000101101000000000000111111010000000000001111110100000001000011111101000010000001111111010000100000100001110100001000001000011101000010000010000111010000000000100010110100000000000011111101000000000000111111010000000101001111110100010000000011010000000010000001110100010000100000100001000100001000001000010001000010000010000100010000100000011110110100001000001000011101000010000010000111010000100000100001110100000001010011010000000010000001111111010000100000100001110100001000001000011101000010000010000111010000100000100000000100001000001000010001000010000010000100010000100000100001000100000000001000100000000000011000110100000000000100001101000000000001110011010000000100000000110100000000000000000000000000000001000000000000000000010100000000000000000110000000000000010000000000000000000000000000000100000000000100000001000000000001010000010000000000011000000100000001000000000001000000000001001000110000000000010000110100000000000101001101000000010000000011010000000010000001111000010001000000001101000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_init_file = "hps_inst_rom.hex";
// synopsys translate_on

// Location: DQSCONFIG_X89_Y42_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y42_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y42_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [3]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [19],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [18],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [17],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [16],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [15]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y49_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y49_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y49_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [2]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [10]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y56_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y56_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y56_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [1]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [6],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [5]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y63_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y63_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y63_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y42_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [3]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y42_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y42_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y42_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y49_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [2]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y49_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y49_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y49_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y56_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [1]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y56_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y56_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y56_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y63_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y63_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y63_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y63_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y42_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N113
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y42_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOIBUF_X89_Y80_N55
cyclonev_io_ibuf \HPS_DDR3_RZQ~input (
	.i(HPS_DDR3_RZQ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_DDR3_RZQ~input_o ));
// synopsys translate_off
defparam \HPS_DDR3_RZQ~input .bus_hold = "false";
defparam \HPS_DDR3_RZQ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: TERMINATION_X89_Y34_N3
cyclonev_termination \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 (
	.clkenusr(gnd),
	.clkusr(gnd),
	.enserusr(gnd),
	.nclrusr(gnd),
	.rzqin(\HPS_DDR3_RZQ~input_o ),
	.scanclk(gnd),
	.scanen(gnd),
	.scanin(gnd),
	.serdatafromcore(gnd),
	.serdatain(gnd),
	.otherenser(10'b0000000000),
	.clkusrdftout(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ),
	.compoutrdn(),
	.compoutrup(),
	.enserout(),
	.scanout(),
	.serdataout(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.serdatatocore());

// Location: TERMINATIONLOGIC_X89_Y42_N115
cyclonev_termination_logic \HPS_DDR3_DM[2]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: IOCONFIG_X89_Y49_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y49_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y49_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y56_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N5
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y56_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: TERMINATIONLOGIC_X89_Y69_N7
cyclonev_termination_logic \HPS_DDR3_DM[0]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: IOCONFIG_X89_Y63_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y63_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y63_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y71_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y73_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.oein(gnd),
	.dtcin(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dtc(),
	.dtcbar());

// Location: DDIOOUT_X89_Y66_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y63_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y65_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y63_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y63_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [39]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [37]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [38]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [19]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [18]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y56_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [43]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [41]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [42]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [21]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [47]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [45]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [46]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [23]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [22]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [51]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [49]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [50]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y58_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [25]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y58_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [55]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [53]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [54]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [52]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [27]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [26]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [59]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [57]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [58]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [29]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [63]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [61]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [62]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [60]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [31]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [30]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [67]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [65]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [66]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [64]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y56_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [33]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [32]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y56_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [75]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [73]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [74]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [72]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [37]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y49_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [79]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [77]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [78]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [76]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [39]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [38]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [83]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [81]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [82]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [80]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [41]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [87]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [85]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [86]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [84]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [43]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [42]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y51_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [91]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [89]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [90]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [88]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [45]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [95]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [93]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [94]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [92]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [47]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [46]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [99]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [97]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [98]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [96]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [49]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [103]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [101]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [102]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [100]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y49_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [51]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [50]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y49_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [111]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [109]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [110]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [108]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [55]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [54]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y42_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [115]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [113]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [114]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [112]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [57]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [119]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [117]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [118]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [116]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [59]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [58]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [123]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [121]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [122]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [120]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y44_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [61]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [60]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y44_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [127]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [125]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [126]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [124]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [63]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [62]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [131]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [129]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [130]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [128]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [65]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [64]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [135]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [133]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [134]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [132]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [67]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [66]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [139]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [137]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [138]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [136]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y42_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [69]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [68]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y42_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y65_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y65_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y65_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y58_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y58_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y58_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [3]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y58_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y58_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y51_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y51_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [5]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y51_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y51_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y44_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y44_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y44_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [7]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y44_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y44_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: IOIBUF_X68_Y81_N5
cyclonev_io_ibuf \HPS_ENET_RX_CLK~input (
	.i(HPS_ENET_RX_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_ENET_RX_CLK~input_o ));
// synopsys translate_off
defparam \HPS_ENET_RX_CLK~input .bus_hold = "false";
defparam \HPS_ENET_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N2
cyclonev_io_ibuf \HPS_ENET_RX_DV~input (
	.i(HPS_ENET_RX_DV),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_ENET_RX_DV~input_o ));
// synopsys translate_off
defparam \HPS_ENET_RX_DV~input .bus_hold = "false";
defparam \HPS_ENET_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y81_N5
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input (
	.i(HPS_ENET_MDIO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y81_N8
cyclonev_io_ibuf \HPS_ENET_RX_DATA[0]~input (
	.i(HPS_ENET_RX_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_ENET_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \HPS_ENET_RX_DATA[0]~input .bus_hold = "false";
defparam \HPS_ENET_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N11
cyclonev_io_ibuf \HPS_ENET_RX_DATA[1]~input (
	.i(HPS_ENET_RX_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_ENET_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \HPS_ENET_RX_DATA[1]~input .bus_hold = "false";
defparam \HPS_ENET_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N2
cyclonev_io_ibuf \HPS_ENET_RX_DATA[2]~input (
	.i(HPS_ENET_RX_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_ENET_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \HPS_ENET_RX_DATA[2]~input .bus_hold = "false";
defparam \HPS_ENET_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N8
cyclonev_io_ibuf \HPS_ENET_RX_DATA[3]~input (
	.i(HPS_ENET_RX_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_ENET_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \HPS_ENET_RX_DATA[3]~input .bus_hold = "false";
defparam \HPS_ENET_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALEMAC_X77_Y39_N111
cyclonev_hps_peripheral_emac \u0|hps_0|hps_io|border|emac1_inst (
	.emac_clk_rx(\HPS_ENET_RX_CLK~input_o ),
	.emac_phy_rxdv(\HPS_ENET_RX_DV~input_o ),
	.emac_gmii_mdo_i(\u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o ),
	.emac_phy_rxd({\HPS_ENET_RX_DATA[3]~input_o ,\HPS_ENET_RX_DATA[2]~input_o ,\HPS_ENET_RX_DATA[1]~input_o ,\HPS_ENET_RX_DATA[0]~input_o }),
	.emac_clk_tx(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_CLK_TX ),
	.emac_phy_tx_oe(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE ),
	.emac_gmii_mdo_o(\u0|hps_0|hps_io|border|intermediate [0]),
	.emac_gmii_mdo_oe(\u0|hps_0|hps_io|border|intermediate [1]),
	.emac_gmii_mdc(\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_GMII_MDC ),
	.emac_phy_txd(\u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|emac1_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N11
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input (
	.i(HPS_FLASH_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y81_N2
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input (
	.i(HPS_FLASH_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y81_N8
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input (
	.i(HPS_FLASH_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y81_N5
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input (
	.i(HPS_FLASH_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALQSPI_X87_Y58_N111
cyclonev_hps_peripheral_qspi \u0|hps_0|hps_io|border|qspi_inst (
	.qspi_mi0(\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input_o ),
	.qspi_mi1(\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input_o ),
	.qspi_mi2(\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input_o ),
	.qspi_mi3(\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input_o ),
	.qspi_sclk(\u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SCLK ),
	.qspi_mo0(\u0|hps_0|hps_io|border|intermediate [2]),
	.qspi_mo1(\u0|hps_0|hps_io|border|intermediate [4]),
	.qspi_mo2(\u0|hps_0|hps_io|border|intermediate [6]),
	.qspi_mo3(\u0|hps_0|hps_io|border|intermediate [8]),
	.qspi_mo_en_n(\u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus ),
	.qspi_ss_n(\u0|hps_0|hps_io|border|qspi_inst_QSPI_SS_N_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|qspi_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N2
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input (
	.i(HPS_SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N5
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input (
	.i(HPS_SD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N11
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input (
	.i(HPS_SD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y81_N5
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input (
	.i(HPS_SD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y81_N11
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input (
	.i(HPS_SD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALSDMMC_X87_Y39_N111
cyclonev_hps_peripheral_sdmmc \u0|hps_0|hps_io|border|sdio_inst (
	.sdmmc_fb_clk(gnd),
	.sdmmc_cmd_i(\u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o ),
	.sdmmc_data_i({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input_o }),
	.sdmmc_pwr_en(\u0|hps_0|hps_io|border|sdio_inst~O_SDMMC_PWR_EN ),
	.sdmmc_cclk(\u0|hps_0|hps_io|border|sdio_inst~sdmmc_cclk ),
	.sdmmc_cmd_o(\u0|hps_0|hps_io|border|intermediate [10]),
	.sdmmc_cmd_oe(\u0|hps_0|hps_io|border|intermediate [11]),
	.sdmmc_data_o(\u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus ),
	.sdmmc_data_oe(\u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|sdio_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N5
cyclonev_io_ibuf \HPS_USB_CLKOUT~input (
	.i(HPS_USB_CLKOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_USB_CLKOUT~input_o ));
// synopsys translate_off
defparam \HPS_USB_CLKOUT~input .bus_hold = "false";
defparam \HPS_USB_CLKOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y81_N1
cyclonev_io_ibuf \HPS_USB_DIR~input (
	.i(HPS_USB_DIR),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_USB_DIR~input_o ));
// synopsys translate_off
defparam \HPS_USB_DIR~input .bus_hold = "false";
defparam \HPS_USB_DIR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y81_N7
cyclonev_io_ibuf \HPS_USB_NXT~input (
	.i(HPS_USB_NXT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_USB_NXT~input_o ));
// synopsys translate_off
defparam \HPS_USB_NXT~input .bus_hold = "false";
defparam \HPS_USB_NXT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N8
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input (
	.i(HPS_USB_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N5
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input (
	.i(HPS_USB_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N11
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input (
	.i(HPS_USB_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y81_N2
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input (
	.i(HPS_USB_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y81_N8
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input (
	.i(HPS_USB_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y81_N5
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input (
	.i(HPS_USB_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y81_N11
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input (
	.i(HPS_USB_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N2
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input (
	.i(HPS_USB_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALUSB_X55_Y39_N111
cyclonev_hps_peripheral_usb \u0|hps_0|hps_io|border|usb1_inst (
	.usb_ulpi_clk(\HPS_USB_CLKOUT~input_o ),
	.usb_ulpi_dir(\HPS_USB_DIR~input_o ),
	.usb_ulpi_nxt(\HPS_USB_NXT~input_o ),
	.usb_ulpi_data_i({\u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input_o ,
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input_o }),
	.usb_ulpi_stp(\u0|hps_0|hps_io|border|usb1_inst~usb_ulpi_stp ),
	.usb_ulpi_data_o(\u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus ),
	.usb_ulpi_data_oe(\u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|usb1_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N8
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input (
	.i(HPS_LED),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N5
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input (
	.i(HPS_KEY),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALGPIO_X87_Y74_N111
cyclonev_hps_peripheral_gpio \u0|hps_0|hps_io|border|gpio_inst (
	.gpio0_porta_i(29'b00000000000000000000000000000),
	.gpio1_porta_i({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o ,\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.gpio2_porta_i(27'b000000000000000000000000000),
	.loanio0_o(29'b00000000000000000000000000000),
	.loanio0_oe(29'b00000000000000000000000000000),
	.loanio1_o(29'b00000000000000000000000000000),
	.loanio1_oe(29'b00000000000000000000000000000),
	.loanio2_o(29'b00000000000000000000000000000),
	.loanio2_oe(29'b00000000000000000000000000000),
	.loanio0_i(\u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus ),
	.loanio1_i(),
	.loanio2_i(),
	.gpio0_porta_o(),
	.gpio0_porta_oe(),
	.gpio1_porta_o(\u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus ),
	.gpio1_porta_oe(\u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus ),
	.gpio2_porta_o(),
	.gpio2_porta_oe());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|gpio_inst .dummy_param = 256;
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y71_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y71_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y71_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y77_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [55]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [53]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [54]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [52]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [13]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [59]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [57]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [58]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y80_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [14]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y77_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y77_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y80_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X79_Y81_N8
cyclonev_io_ibuf \HPS_UART_RX~input (
	.i(HPS_UART_RX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_UART_RX~input_o ));
// synopsys translate_off
defparam \HPS_UART_RX~input .bus_hold = "false";
defparam \HPS_UART_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALUART_X87_Y45_N111
cyclonev_hps_peripheral_uart \u0|hps_0|hps_io|border|uart0_inst (
	.uart_cts_n(gnd),
	.uart_rxd(\HPS_UART_RX~input_o ),
	.uart_rts_n(\u0|hps_0|hps_io|border|uart0_inst~UARTRTSN ),
	.uart_txd(\u0|hps_0|hps_io|border|uart0_inst~uart_txd ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|uart0_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N15
cyclonev_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: HPSINTERFACECLOCKSRESETS_X52_Y78_N111
cyclonev_hps_interface_clocks_resets \u0|hps_0|fpga_interfaces|clocks_resets (
	.f2h_cold_rst_req_n(vcc),
	.f2h_dbg_rst_req_n(vcc),
	.f2h_pending_rst_ack(vcc),
	.f2h_periph_ref_clk(gnd),
	.f2h_sdram_ref_clk(gnd),
	.f2h_warm_rst_req_n(vcc),
	.ptp_ref_clk(gnd),
	.h2f_cold_rst_n(\u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ),
	.h2f_pending_rst_req_n(),
	.h2f_rst_n(\u0|hps_0|fpga_interfaces|h2f_rst_n [0]),
	.h2f_user0_clk(),
	.h2f_user1_clk(),
	.h2f_user2_clk());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user0_clk_freq = 100;
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user1_clk_freq = 100;
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user2_clk_freq = 100;
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 (
	.inclk(\u0|hps_0|fpga_interfaces|h2f_rst_n [0]),
	.ena(vcc),
	.outclk(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .clock_type = "global clock";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .disable_mode = "low";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X43_Y44_N17
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N12
cyclonev_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y44_N14
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N27
cyclonev_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = ( \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y44_N29
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N52
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y43_N32
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N20
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N59
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N8
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N2
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload[0] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload [0] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y41_N47
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N47
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N29
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N38
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N8
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y42_N50
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N41
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y44_N56
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N59
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( 
// (\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]))) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]))) 
// ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0 .lut_mask = 64'h00000E0E0E0E0E0E;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout  ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1 .lut_mask = 64'h0000F0F03030F0F0;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N13
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout  $ 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout ) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout  & \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0 .lut_mask = 64'h0505AFAFA5A5FFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N52
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|rp_valid (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|rp_valid~combout  = ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used 
// [0]) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|rp_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|rp_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|rp_valid .lut_mask = 64'hAAA0AAA000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|rp_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout  & ( 
// (((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout )) # (\u0|mm_interconnect_0|pio_0_s1_agent|rp_valid~combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout  & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout  ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|rp_valid~combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0F0FFFFF0F0F7FFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N8
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y41_N47
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|rp_valid~combout  & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|rp_valid~combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]) # ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout  & !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|rp_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0 .lut_mask = 64'hCFCCCFCCCCCCCCCC;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N22
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ) ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]) # ((!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ) # ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q 
// ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 .lut_mask = 64'hFDFC550055005500;
defparam \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N47
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N23
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N14
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N17
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y42_N53
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99] .power_up = "low";
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
cyclonev_hps_interface_hps2fpga_light_weight \u0|hps_0|fpga_interfaces|hps2fpga_light_weight (
	.arready(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0_combout ),
	.awready(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout ),
	.bvalid(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.rlast(\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.rvalid(\u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ),
	.wready(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.bid({\u0|mm_interconnect_0|rsp_mux|src_data [99],\u0|mm_interconnect_0|rsp_mux|src_data [98],\u0|mm_interconnect_0|rsp_mux|src_data [97],\u0|mm_interconnect_0|rsp_mux|src_data [96],\u0|mm_interconnect_0|rsp_mux|src_data [95],\u0|mm_interconnect_0|rsp_mux|src_data [94],
\u0|mm_interconnect_0|rsp_mux|src_data [93],\u0|mm_interconnect_0|rsp_mux|src_data [92],\u0|mm_interconnect_0|rsp_mux|src_data [91],\u0|mm_interconnect_0|rsp_mux|src_data [90],\u0|mm_interconnect_0|rsp_mux|src_data [89],\u0|mm_interconnect_0|rsp_mux|src_data [88]}),
	.bresp({gnd,gnd}),
	.rdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout }),
	.rid({\u0|mm_interconnect_0|rsp_mux_001|src_data [99],\u0|mm_interconnect_0|rsp_mux_001|src_data [98],\u0|mm_interconnect_0|rsp_mux_001|src_data [97],\u0|mm_interconnect_0|rsp_mux_001|src_data [96],\u0|mm_interconnect_0|rsp_mux_001|src_data [95],
\u0|mm_interconnect_0|rsp_mux_001|src_data [94],\u0|mm_interconnect_0|rsp_mux_001|src_data [93],\u0|mm_interconnect_0|rsp_mux_001|src_data [92],\u0|mm_interconnect_0|rsp_mux_001|src_data [91],\u0|mm_interconnect_0|rsp_mux_001|src_data [90],
\u0|mm_interconnect_0|rsp_mux_001|src_data [89],\u0|mm_interconnect_0|rsp_mux_001|src_data [88]}),
	.rresp({gnd,gnd}),
	.arvalid(\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.awvalid(\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.bready(\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.rready(\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.wlast(\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.wvalid(\u0|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.araddr(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus ),
	.arburst(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus ),
	.arcache(),
	.arid(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus ),
	.arlen(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus ),
	.arlock(),
	.arprot(),
	.arsize(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus ),
	.awaddr(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus ),
	.awburst(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus ),
	.awcache(),
	.awid(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus ),
	.awlen(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus ),
	.awlock(),
	.awprot(),
	.awsize(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus ),
	.wdata(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus ),
	.wid(),
	.wstrb(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus ));

// Location: LABCELL_X48_Y42_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [99] = (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWID [11])))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [11])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [99]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N8
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [99] = ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99]~q  & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99]~q  & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout )) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99]~q ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[99] .lut_mask = 64'h30FF30FF30303030;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [98] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [10] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [10])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) 
// # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [10]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[98] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N26
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [98]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N32
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [98] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q  & ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q  & 
// !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q  & ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q  
// & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q  & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[98] .lut_mask = 64'h5050FFFF50505050;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [97] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [9] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [9])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # 
// ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [9] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [9]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [9]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[97] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N52
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [97]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y44_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97]~q  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97]~q 
//  & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97]~q  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17 .lut_mask = 64'h333333330000FFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N22
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [97] = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97]~q )) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[97] .lut_mask = 64'h00CC00CCAAEEAAEE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [96] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [8] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [8])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # 
// ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [8] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [8]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[96] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N49
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [96]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y44_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96]~q  & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96] ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96]~q  & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16 .lut_mask = 64'h00005555AAAAFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N20
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [96] = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96]~q )) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[96] .lut_mask = 64'h00CC00CCAAEEAAEE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [95] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [7] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [7])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # 
// ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [7] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [7]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[95] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N16
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [95]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y44_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95]~q  & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95]~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95] & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15 .lut_mask = 64'h50505F5F50505F5F;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N46
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [95] = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95]~q )) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[95] .lut_mask = 64'h00CC00CCAAEEAAEE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [94] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [6] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [6])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [6]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N55
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [94]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N29
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [94] = (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94]~q )) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94]~q ))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94]~q ))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[94] .lut_mask = 64'h0ACE0ACE0ACE0ACE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [93] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [5] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [5] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N31
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [93]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N25
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [93] = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93]~q )) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93]~q ))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[93] .lut_mask = 64'h0CAE0CAE0CAE0CAE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [92] = (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [4]))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] 
// & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [4])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [4])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [4]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[92] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N28
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [92]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N50
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [92] = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92]~q )) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92]~q ))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[92] .lut_mask = 64'h0CAE0CAE0CAE0CAE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [91] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [3] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # 
// ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [3] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[91] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [91]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [91] = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91]~q )) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[91] .lut_mask = 64'h00AA00AACCEECCEE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [90] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [2] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [2]) ) ) ) 
// # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [2] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [2] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [2] ) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[90] .lut_mask = 64'h000033330F0F3F3F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N40
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [90]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [90] = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90]~q )) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[90] .lut_mask = 64'h00AA00AACCEECCEE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [89] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) ) 
// # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[89] .lut_mask = 64'h000033330F0F3F3F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [89]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N26
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9_combout  = (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89])) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9 .lut_mask = 64'h303F303F303F303F;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N34
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [89] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q  & ( \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q  & ( !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89]~q ) ) ) ) 
// # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q  & ( !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89]~q  ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89]~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[89] .lut_mask = 64'h5555F5F50000F0F0;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [88] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [0]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) ) 
// # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[88] .lut_mask = 64'h00000F0F33333F3F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N52
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [88]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N5
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88]~q  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88]~q  
// & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88] ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88]~q  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8 .lut_mask = 64'h333333330000FFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [88] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q  & ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q  & ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  
// & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[88] .lut_mask = 64'h2222FFFF22222222;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [23] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N48
cyclonev_lcell_comb \u0|pio_0|data_out[23]~23 (
// Equation(s):
// \u0|pio_0|data_out[23]~23_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[23]~23 .extended_lut = "off";
defparam \u0|pio_0|data_out[23]~23 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|m0_write (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|m0_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|m0_write .lut_mask = 64'h0000000000AA00AA;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|m0_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N46
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout  & !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h3300330033003300;
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N47
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ((!\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~combout  $ (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0])) # 
// (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~combout  & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ((\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]) # (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1])))) 
// ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h010501050B070B07;
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] & ( (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout  & 
// !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] & ( (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2 .lut_mask = 64'h0033003333003300;
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N54
cyclonev_lcell_comb \u0|pio_0|always0~0 (
// Equation(s):
// \u0|pio_0|always0~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( (\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~combout  & 
// (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter 
// [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|always0~0 .extended_lut = "off";
defparam \u0|pio_0|always0~0 .lut_mask = 64'h4000400000000000;
defparam \u0|pio_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N49
dffeas \u0|pio_0|data_out[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[23]~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[23] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N24
cyclonev_lcell_comb \u0|pio_0|readdata[23] (
// Equation(s):
// \u0|pio_0|readdata [23] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & !\u0|pio_0|data_out [23]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[23] .extended_lut = "off";
defparam \u0|pio_0|readdata[23] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N26
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [23]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N29
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [23] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [23] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used 
// [0]) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0 .lut_mask = 64'hFFFFFFFF55505550;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23]~q  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [23]) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23]~q  & ( 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [23] & \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [23]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23]~q ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 .lut_mask = 64'h0505F5F500000000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [22])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 .lut_mask = 64'h0303030303030303;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N3
cyclonev_lcell_comb \u0|pio_0|data_out[22]~22 (
// Equation(s):
// \u0|pio_0|data_out[22]~22_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[22]~22 .extended_lut = "off";
defparam \u0|pio_0|data_out[22]~22 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N4
dffeas \u0|pio_0|data_out[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[22]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[22] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N12
cyclonev_lcell_comb \u0|pio_0|readdata[22] (
// Equation(s):
// \u0|pio_0|readdata [22] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|pio_0|data_out [22]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|pio_0|data_out [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[22] .extended_lut = "off";
defparam \u0|pio_0|readdata[22] .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|pio_0|readdata[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [22]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [22] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [22] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N20
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [22] & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) 
// ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [22] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [22] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [21])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N0
cyclonev_lcell_comb \u0|pio_0|data_out[21]~21 (
// Equation(s):
// \u0|pio_0|data_out[21]~21_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[21]~21 .extended_lut = "off";
defparam \u0|pio_0|data_out[21]~21 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N1
dffeas \u0|pio_0|data_out[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[21]~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[21] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N9
cyclonev_lcell_comb \u0|pio_0|readdata[21] (
// Equation(s):
// \u0|pio_0|readdata [21] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|pio_0|data_out [21]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[21] .extended_lut = "off";
defparam \u0|pio_0|readdata[21] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [21]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [21] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [21] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N2
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [21] & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) 
// ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [21] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [21] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 .lut_mask = 64'h0000C0C03030F0F0;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [20]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N21
cyclonev_lcell_comb \u0|pio_0|data_out[20]~20 (
// Equation(s):
// \u0|pio_0|data_out[20]~20_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [20]

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[20]~20 .extended_lut = "off";
defparam \u0|pio_0|data_out[20]~20 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|pio_0|data_out[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N22
dffeas \u0|pio_0|data_out[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[20]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[20] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N6
cyclonev_lcell_comb \u0|pio_0|readdata[20] (
// Equation(s):
// \u0|pio_0|readdata [20] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( (!\u0|pio_0|data_out [20] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out [20]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[20] .extended_lut = "off";
defparam \u0|pio_0|readdata[20] .lut_mask = 64'hCC00CC0000000000;
defparam \u0|pio_0|readdata[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N8
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [20]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [20] ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [20] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [20] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [20] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20]~q ) 
// # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [20] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 .lut_mask = 64'h0088008844CC44CC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N47
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N18
cyclonev_lcell_comb \u0|pio_0|data_out[19]~19 (
// Equation(s):
// \u0|pio_0|data_out[19]~19_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [19]

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[19]~19 .extended_lut = "off";
defparam \u0|pio_0|data_out[19]~19 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|pio_0|data_out[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N19
dffeas \u0|pio_0|data_out[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[19]~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[19] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N42
cyclonev_lcell_comb \u0|pio_0|readdata[19] (
// Equation(s):
// \u0|pio_0|readdata [19] = ( !\u0|pio_0|data_out [19] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[19] .extended_lut = "off";
defparam \u0|pio_0|readdata[19] .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|pio_0|readdata[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [19]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [19] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [19] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [19] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19]~q ) 
// # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [19] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 .lut_mask = 64'h0088008844CC44CC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [18] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N51
cyclonev_lcell_comb \u0|pio_0|data_out[18]~18 (
// Equation(s):
// \u0|pio_0|data_out[18]~18_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [18]

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[18]~18 .extended_lut = "off";
defparam \u0|pio_0|data_out[18]~18 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|pio_0|data_out[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N52
dffeas \u0|pio_0|data_out[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[18]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[18] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N6
cyclonev_lcell_comb \u0|pio_0|readdata[18] (
// Equation(s):
// \u0|pio_0|readdata [18] = ( !\u0|pio_0|data_out [18] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[18] .extended_lut = "off";
defparam \u0|pio_0|readdata[18] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N8
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [18]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [18] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [18] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [18] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18]~q ) 
// # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [18] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 .lut_mask = 64'h0088008844CC44CC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [17])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 .lut_mask = 64'h0303030303030303;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N34
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N54
cyclonev_lcell_comb \u0|pio_0|data_out[17]~17 (
// Equation(s):
// \u0|pio_0|data_out[17]~17_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [17]

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[17]~17 .extended_lut = "off";
defparam \u0|pio_0|data_out[17]~17 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|pio_0|data_out[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N55
dffeas \u0|pio_0|data_out[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[17]~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[17] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N36
cyclonev_lcell_comb \u0|pio_0|readdata[17] (
// Equation(s):
// \u0|pio_0|readdata [17] = (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & !\u0|pio_0|data_out [17]))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|pio_0|data_out [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[17] .extended_lut = "off";
defparam \u0|pio_0|readdata[17] .lut_mask = 64'h8800880088008800;
defparam \u0|pio_0|readdata[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N37
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [17]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N8
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [17] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [17] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [17]))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [17]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [16] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N32
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N57
cyclonev_lcell_comb \u0|pio_0|data_out[16]~16 (
// Equation(s):
// \u0|pio_0|data_out[16]~16_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[16]~16 .extended_lut = "off";
defparam \u0|pio_0|data_out[16]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N58
dffeas \u0|pio_0|data_out[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[16]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[16] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N30
cyclonev_lcell_comb \u0|pio_0|readdata[16] (
// Equation(s):
// \u0|pio_0|readdata [16] = ( !\u0|pio_0|data_out [16] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[16] .extended_lut = "off";
defparam \u0|pio_0|readdata[16] .lut_mask = 64'hAA00AA0000000000;
defparam \u0|pio_0|readdata[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y39_N31
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [16]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N32
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [16]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N35
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [16]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N35
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE_q ))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [15] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N35
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N54
cyclonev_lcell_comb \u0|pio_0|data_out[15]~15 (
// Equation(s):
// \u0|pio_0|data_out[15]~15_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[15]~15 .extended_lut = "off";
defparam \u0|pio_0|data_out[15]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N56
dffeas \u0|pio_0|data_out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[15]~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[15] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N48
cyclonev_lcell_comb \u0|pio_0|readdata[15] (
// Equation(s):
// \u0|pio_0|readdata [15] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ( (!\u0|pio_0|data_out [15] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out [15]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[15] .extended_lut = "off";
defparam \u0|pio_0|readdata[15] .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|pio_0|readdata[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N50
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [15]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N53
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [15] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [15] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N32
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [15]))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [15]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [14])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N32
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N27
cyclonev_lcell_comb \u0|pio_0|data_out[14]~14 (
// Equation(s):
// \u0|pio_0|data_out[14]~14_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[14]~14 .extended_lut = "off";
defparam \u0|pio_0|data_out[14]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N28
dffeas \u0|pio_0|data_out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[14]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[14] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N0
cyclonev_lcell_comb \u0|pio_0|readdata[14] (
// Equation(s):
// \u0|pio_0|readdata [14] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ( (!\u0|pio_0|data_out [14] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out [14]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[14] .extended_lut = "off";
defparam \u0|pio_0|readdata[14] .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|pio_0|readdata[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N2
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [14]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N5
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [14] ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14 .lut_mask = 64'h5555555500FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N23
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [14]))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14]~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [14])) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [14]),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 .lut_mask = 64'h0050A0F00050A0F0;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [13] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N24
cyclonev_lcell_comb \u0|pio_0|data_out[13]~13 (
// Equation(s):
// \u0|pio_0|data_out[13]~13_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [13]

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[13]~13 .extended_lut = "off";
defparam \u0|pio_0|data_out[13]~13 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|pio_0|data_out[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N26
dffeas \u0|pio_0|data_out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[13]~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[13] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N36
cyclonev_lcell_comb \u0|pio_0|readdata[13] (
// Equation(s):
// \u0|pio_0|readdata [13] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ( (!\u0|pio_0|data_out [13] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [13]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[13] .extended_lut = "off";
defparam \u0|pio_0|readdata[13] .lut_mask = 64'hF000F00000000000;
defparam \u0|pio_0|readdata[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [13]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13_combout  = (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [13])) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13]~q )))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [13]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13 .lut_mask = 64'h505F505F505F505F;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y38_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y38_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13]~q  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [13] & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13]~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [13] & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [13]),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 .lut_mask = 64'h0000CCCC44444444;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N43
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N51
cyclonev_lcell_comb \u0|pio_0|data_out[12]~12 (
// Equation(s):
// \u0|pio_0|data_out[12]~12_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[12]~12 .extended_lut = "off";
defparam \u0|pio_0|data_out[12]~12 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|pio_0|data_out[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N53
dffeas \u0|pio_0|data_out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[12]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[12] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N39
cyclonev_lcell_comb \u0|pio_0|readdata[12] (
// Equation(s):
// \u0|pio_0|readdata [12] = ( !\u0|pio_0|data_out [12] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[12] .extended_lut = "off";
defparam \u0|pio_0|readdata[12] .lut_mask = 64'h8888888800000000;
defparam \u0|pio_0|readdata[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [12]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N20
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [12] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [12] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N35
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [12]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [12]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N48
cyclonev_lcell_comb \u0|pio_0|data_out[11]~11 (
// Equation(s):
// \u0|pio_0|data_out[11]~11_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[11]~11 .extended_lut = "off";
defparam \u0|pio_0|data_out[11]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N49
dffeas \u0|pio_0|data_out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[11]~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[11] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N27
cyclonev_lcell_comb \u0|pio_0|readdata[11] (
// Equation(s):
// \u0|pio_0|readdata [11] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|pio_0|data_out [11]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[11] .extended_lut = "off";
defparam \u0|pio_0|readdata[11] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N29
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [11]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N26
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11_combout  = (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [11])) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [11]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N32
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [11]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [11]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN 
// [2])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & (((\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] 
// & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2])))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & (((\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 .lut_mask = 64'h013F0F3F00000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .lut_mask = 64'h0000000044444444;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y44_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .lut_mask = 64'h5050505000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 .lut_mask = 64'h0000000088888888;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 .lut_mask = 64'hF0F0000080008000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[73] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [73] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ) # 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout  ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [73]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[73] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[73] .lut_mask = 64'h0000CCCCF0F0FCFC;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[73] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N2
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [73]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 .lut_mask = 64'h0000000050505050;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 .lut_mask = 64'h00000000F000F000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]))) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 .lut_mask = 64'h30F030F000F000F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 .lut_mask = 64'h0000F0F0F0F0F0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 .lut_mask = 64'hF000F00000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout )))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout )))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 .lut_mask = 64'h0000FF0000000527;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]))) ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]))) ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 .lut_mask = 64'h0000D8D8000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y44_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout  ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout  & ( 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  & \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ) ) ) ) # ( 
// \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout  ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  & 
// ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .lut_mask = 64'h00DD0F0F22FF0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N21
cyclonev_lcell_comb \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y44_N23
dffeas \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y44_N20
dffeas \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N42
cyclonev_lcell_comb \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = ( \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y44_N44
dffeas \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N35
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .lut_mask = 64'h0000FF00000005AF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN 
// [2])) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0])))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 .lut_mask = 64'h020A020A000A000A;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout  & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 .lut_mask = 64'h8000800000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .lut_mask = 64'h00000000A0A0A0A0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .lut_mask = 64'h0000FF00000005AF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  & 
// ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ))))) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & 
// ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  & ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .lut_mask = 64'h0F000FFF470047FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y44_N19
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .lut_mask = 64'h0000DD8800000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .lut_mask = 64'h0000DD8800000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  
// & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) # ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout  & 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0])))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 .lut_mask = 64'hC888800000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .lut_mask = 64'h0F0F3333550F3333;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y44_N50
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .lut_mask = 64'h0000FF0000000A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ) # (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .lut_mask = 64'hE080E08000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .lut_mask = 64'h0000FF0000000A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y44_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout )) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST 
// [0] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & 
// ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .lut_mask = 64'h0F0F00FF474700FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y44_N8
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3] = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  & !\u0|mm_interconnect_0|cmd_mux_001|src_data [73]) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_data [73]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .lut_mask = 64'h2222222230303030;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3])))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & ( 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3])))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & ( 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3])))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .lut_mask = 64'h0C1D0C1D0C1D3F3F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[79] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [79] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) 
// ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[79] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[79] .lut_mask = 64'h00000F0F33333F3F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[79] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|src_data [79] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y42_N19
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[78] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [78] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE 
// [1] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[78] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[78] .lut_mask = 64'h050505050505FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[78] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y42_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|src_data [79] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [79] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1])))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|cmd_mux_001|src_data [78])))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .lut_mask = 64'h058D058D00880088;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[77] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [77] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) 
// ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[77] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[77] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[77] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|src_data [77] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y42_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & \u0|mm_interconnect_0|cmd_mux_001|src_data [77]) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .lut_mask = 64'h0055005511111111;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N31
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & !\u0|mm_interconnect_0|cmd_mux_001|src_data [77]) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .lut_mask = 64'h5500550050505050;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N34
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|src_data [78] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [78] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1])))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|cmd_mux_001|src_data [79])))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .lut_mask = 64'hD850D85088008800;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|src_data [77] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [77] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .lut_mask = 64'h000C000C003F003F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N4
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant 
// [1] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .lut_mask = 64'h00330F3F00330F3F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 .lut_mask = 64'hC000C00000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout ))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]) # ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout )))) ) 
// )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1 .lut_mask = 64'h888A888A00020002;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout ) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 .lut_mask = 64'hC000C000CF00CF00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[70] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [70] = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant 
// [1] ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [70]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[70] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[70] .lut_mask = 64'h5F5F0F0F55550000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[70] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N35
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [70]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [0] = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|cmd_mux_001|src_data [70] & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout )) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (!\u0|mm_interconnect_0|cmd_mux_001|src_data [70]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_data [70]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] .lut_mask = 64'h00FC00FC00300030;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|src_data [77] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [77] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .lut_mask = 64'h0F030F030C000C00;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N7
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  = SUM(( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( !VCC ))
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  = CARRY(( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .lut_mask = 64'h0000F0F000003333;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  
// & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  & 
// ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .lut_mask = 64'h33333F3F00550055;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N37
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  = SUM(( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  = CARRY(( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout ) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1])) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 .lut_mask = 64'h808080808C8C8C8C;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] $ (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 .lut_mask = 64'h4B4B4B4BC3C3C3C3;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 .lut_mask = 64'h00A000A0F0F0F0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]) # ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout )))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 .lut_mask = 64'hA888A88888888888;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout  $ (((\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout  ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 .lut_mask = 64'h0000AAAA0000F0C3;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[71] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [71] = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout  & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant 
// [0] ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout  & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [71]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[71] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[71] .lut_mask = 64'h5F5F55550F0F0000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[71] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [71]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1] = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  & 
// !\u0|mm_interconnect_0|cmd_mux_001|src_data [71])) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (!\u0|mm_interconnect_0|cmd_mux_001|src_data [71]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|src_data [71]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] .lut_mask = 64'h0F0C0F0C03000300;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N46
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout  & ( 
// ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .lut_mask = 64'h00CC00CC11DD11DD;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .lut_mask = 64'h000C000CFFFFFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N1
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  = SUM(( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  = CARRY(( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  = SUM(( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] ) + ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3] ) + ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  ))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .lut_mask = 64'h0000FF0000005555;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .lut_mask = 64'h3737373733333333;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N40
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N57
cyclonev_lcell_comb \u0|pio_0|data_out[10]~10 (
// Equation(s):
// \u0|pio_0|data_out[10]~10_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[10]~10 .extended_lut = "off";
defparam \u0|pio_0|data_out[10]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N58
dffeas \u0|pio_0|data_out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[10]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[10] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N12
cyclonev_lcell_comb \u0|pio_0|readdata[10] (
// Equation(s):
// \u0|pio_0|readdata [10] = ( !\u0|pio_0|data_out [10] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[10] .extended_lut = "off";
defparam \u0|pio_0|readdata[10] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [10]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [10]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N47
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [10] & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) 
// ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [10] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [10] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 64'h0000F0000F00FF00;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 .lut_mask = 64'h0C0C0C0C00000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] 
// & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1 .lut_mask = 64'h88008800CC44CC44;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] $ 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] $ 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 .lut_mask = 64'h5555000054515451;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[72] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [72] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout  ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout ) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [72]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[72] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[72] .lut_mask = 64'h0F0FAFAF0000AAAA;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[72] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N50
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [72]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2] = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  & !\u0|mm_interconnect_0|cmd_mux_001|src_data [72]) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_data [72]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .lut_mask = 64'h4444444450505050;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N22
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2])))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2])) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout )) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .lut_mask = 64'h33003355330F335F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .lut_mask = 64'h5577557755555555;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N19
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [9] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N9
cyclonev_lcell_comb \u0|pio_0|data_out[9]~9 (
// Equation(s):
// \u0|pio_0|data_out[9]~9_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[9]~9 .extended_lut = "off";
defparam \u0|pio_0|data_out[9]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N10
dffeas \u0|pio_0|data_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[9]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[9] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N0
cyclonev_lcell_comb \u0|pio_0|readdata[9] (
// Equation(s):
// \u0|pio_0|readdata [9] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|pio_0|data_out [9]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[9] .extended_lut = "off";
defparam \u0|pio_0|readdata[9] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y39_N1
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [9]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [9]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [9]))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [9]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0])) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .lut_mask = 64'h555555550F550F55;
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( 
// \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q )) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0 .lut_mask = 64'h0303030033333300;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N14
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout  & 
// ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [1]) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [1]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1 .lut_mask = 64'h00CC00CC44CC44CC;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N13
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [9] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N34
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N48
cyclonev_lcell_comb \u0|led_pio|data_out[9]~feeder (
// Equation(s):
// \u0|led_pio|data_out[9]~feeder_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[9]~feeder .extended_lut = "off";
defparam \u0|led_pio|data_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_pio|data_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N12
cyclonev_lcell_comb \u0|led_pio|always0~0 (
// Equation(s):
// \u0|led_pio|always0~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ( (\u0|mm_interconnect_0|led_pio_s1_agent|m0_write~combout  & 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|m0_write~combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|always0~0 .extended_lut = "off";
defparam \u0|led_pio|always0~0 .lut_mask = 64'h4000400000000000;
defparam \u0|led_pio|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N50
dffeas \u0|led_pio|data_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[9] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N30
cyclonev_lcell_comb \u0|led_pio|readdata[9] (
// Equation(s):
// \u0|led_pio|readdata [9] = ( \u0|led_pio|data_out [9] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[9] .extended_lut = "off";
defparam \u0|led_pio|readdata[9] .lut_mask = 64'h0000000088888888;
defparam \u0|led_pio|readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N31
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [9]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [9] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [9] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used 
// [0]) # (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0 .lut_mask = 64'hFFFFFFFF0F0A0F0A;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N17
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [9] & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9]~q ) 
// # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18_combout ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [9] & ( 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9]~q ))) # 
// (\u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19 .lut_mask = 64'h0F8F0F8F4FCF4FCF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [8])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N46
dffeas \u0|led_pio|data_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[8] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N33
cyclonev_lcell_comb \u0|led_pio|readdata[8] (
// Equation(s):
// \u0|led_pio|readdata [8] = ( \u0|led_pio|data_out [8] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[8] .extended_lut = "off";
defparam \u0|led_pio|readdata[8] .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|led_pio|readdata[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N35
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [8]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N32
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [8] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [8] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N50
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [8])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N24
cyclonev_lcell_comb \u0|pio_0|data_out[8]~8 (
// Equation(s):
// \u0|pio_0|data_out[8]~8_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[8]~8 .extended_lut = "off";
defparam \u0|pio_0|data_out[8]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \u0|pio_0|data_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[8]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[8] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N57
cyclonev_lcell_comb \u0|pio_0|readdata[8] (
// Equation(s):
// \u0|pio_0|readdata [8] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|pio_0|data_out [8]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[8] .extended_lut = "off";
defparam \u0|pio_0|readdata[8] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N58
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [8]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [8] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [8] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [8]))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [8]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8]~q ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [8])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [8]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N4
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N43
dffeas \u0|led_pio|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[7] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N54
cyclonev_lcell_comb \u0|led_pio|readdata[7] (
// Equation(s):
// \u0|led_pio|readdata [7] = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_pio|data_out [7]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(!\u0|led_pio|data_out [7]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[7] .extended_lut = "off";
defparam \u0|led_pio|readdata[7] .lut_mask = 64'h00CC00CC00000000;
defparam \u0|led_pio|readdata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N55
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [7]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N20
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N14
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N52
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N6
cyclonev_lcell_comb \u0|pio_0|data_out[7]~7 (
// Equation(s):
// \u0|pio_0|data_out[7]~7_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[7]~7 .extended_lut = "off";
defparam \u0|pio_0|data_out[7]~7 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|pio_0|data_out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N7
dffeas \u0|pio_0|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[7]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[7] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N33
cyclonev_lcell_comb \u0|pio_0|readdata[7] (
// Equation(s):
// \u0|pio_0|readdata [7] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|pio_0|data_out [7]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|pio_0|data_out [7]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[7] .extended_lut = "off";
defparam \u0|pio_0|readdata[7] .lut_mask = 64'hAA00AA0000000000;
defparam \u0|pio_0|readdata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N35
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [7]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N32
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [7]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [7]))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [7]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7]~q ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N49
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N21
cyclonev_lcell_comb \u0|pio_0|data_out[6]~6 (
// Equation(s):
// \u0|pio_0|data_out[6]~6_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[6]~6 .extended_lut = "off";
defparam \u0|pio_0|data_out[6]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \u0|pio_0|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[6] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N3
cyclonev_lcell_comb \u0|pio_0|readdata[6] (
// Equation(s):
// \u0|pio_0|readdata [6] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( (!\u0|pio_0|data_out [6] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|pio_0|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[6] .extended_lut = "off";
defparam \u0|pio_0|readdata[6] .lut_mask = 64'hAA00AA0000000000;
defparam \u0|pio_0|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N4
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [6]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N2
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [6] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [6] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [6]))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [6]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N23
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N28
dffeas \u0|led_pio|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[6] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N39
cyclonev_lcell_comb \u0|led_pio|readdata[6] (
// Equation(s):
// \u0|led_pio|readdata [6] = ( \u0|led_pio|data_out [6] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[6] .extended_lut = "off";
defparam \u0|led_pio|readdata[6] .lut_mask = 64'h0000000088888888;
defparam \u0|led_pio|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N40
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [6]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N59
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6] & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6]~q ) 
// # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6] & ( 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6]~q ))) # 
// (\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 .lut_mask = 64'h0F8F0F8F4FCF4FCF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y43_N14
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] $ (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0])) 
// # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] $ (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 .lut_mask = 64'h484848487B7B7B7B;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 .lut_mask = 64'h0000000003030303;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout  $ (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .lut_mask = 64'h55AA55AA55555555;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y43_N11
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4] ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]) # (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4 .lut_mask = 64'h11EE11EE0F0F0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  $ (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ) 
// # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .lut_mask = 64'h3399339933333333;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y43_N23
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]))) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout )) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 .lut_mask = 64'h505F505FA0AFA0AF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  $ ((((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout 
// ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .lut_mask = 64'h0F870F870F0F0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y43_N20
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6])) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .lut_mask = 64'h0303030303CF03CF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])) 
// ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .lut_mask = 64'h0000000000030003;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 .lut_mask = 64'h030303FF030303FF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]) # 
// ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout )) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 .lut_mask = 64'h50505050FF50FF50;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  = ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] $ 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2])) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] $ (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 .lut_mask = 64'h0CC00CC03FF33FF3;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N50
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N55
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]))) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .lut_mask = 64'h0537053737053705;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout  = ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] 
// $ (((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [2])))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] $ (((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .lut_mask = 64'h20D020D02FDF2FDF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] $ (((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .lut_mask = 64'hF50AF50AFF00FF00;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] $ 
// (((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8 .lut_mask = 64'h000000000F5A0F5A;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9_combout  = ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9 .lut_mask = 64'h888B888BBBBBBBBB;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N59
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4])) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .lut_mask = 64'h2200220000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N53
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]) # ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]) # 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .lut_mask = 64'h00050005FFFAFFFA;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .lut_mask = 64'h111111111111FFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .lut_mask = 64'h03CF03CFCF03CF03;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N19
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] & 
// ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  $ (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6])))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 .lut_mask = 64'h1DD11DD111DD11DD;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) ) ) # 
// ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) ) ) # 
// ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ) # 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout  & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9_combout  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .lut_mask = 64'hCCCCECCCCCCCCCCC;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y41_N25
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0 .lut_mask = 64'h3333333300000000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout  $ (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0])))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1 .lut_mask = 64'hF0F0F0F010201020;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .lut_mask = 64'h0A0A0A0A0A0F0A0F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  
// & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 64'h000F000F0F0F0F0F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N26
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000300030;
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout  = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2_combout )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0303030303030303;
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N55
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N59
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N18
cyclonev_lcell_comb \u0|pio_0|data_out[5]~5 (
// Equation(s):
// \u0|pio_0|data_out[5]~5_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[5]~5 .extended_lut = "off";
defparam \u0|pio_0|data_out[5]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|pio_0|data_out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \u0|pio_0|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[5] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N51
cyclonev_lcell_comb \u0|pio_0|readdata[5] (
// Equation(s):
// \u0|pio_0|readdata [5] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|pio_0|data_out [5]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[5] .extended_lut = "off";
defparam \u0|pio_0|readdata[5] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N53
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [5]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N50
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [5] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [5] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N8
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [5]))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [5]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N26
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .lut_mask = 64'h0000555500005555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N46
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N28
dffeas \u0|led_pio|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[5] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N36
cyclonev_lcell_comb \u0|led_pio|readdata[5] (
// Equation(s):
// \u0|led_pio|readdata [5] = (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_pio|data_out [5]))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|led_pio|data_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[5] .extended_lut = "off";
defparam \u0|led_pio|readdata[5] .lut_mask = 64'h0808080808080808;
defparam \u0|led_pio|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N37
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [5]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N56
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5] & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5]~q ) 
// # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5] & ( 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5]~q ))) # 
// (\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 .lut_mask = 64'h0F8F0F8F4FCF4FCF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N26
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N58
dffeas \u0|led_pio|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[4] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N9
cyclonev_lcell_comb \u0|led_pio|readdata[4] (
// Equation(s):
// \u0|led_pio|readdata [4] = (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_pio|data_out [4]))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|led_pio|data_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[4] .extended_lut = "off";
defparam \u0|led_pio|readdata[4] .lut_mask = 64'h0808080808080808;
defparam \u0|led_pio|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N10
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [4]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N29
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N41
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N55
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N27
cyclonev_lcell_comb \u0|pio_0|data_out[4]~4 (
// Equation(s):
// \u0|pio_0|data_out[4]~4_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[4]~4 .extended_lut = "off";
defparam \u0|pio_0|data_out[4]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N28
dffeas \u0|pio_0|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[4]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[4] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N15
cyclonev_lcell_comb \u0|pio_0|readdata[4] (
// Equation(s):
// \u0|pio_0|readdata [4] = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|pio_0|data_out [4]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[4] .extended_lut = "off";
defparam \u0|pio_0|readdata[4] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [4]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [4] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [4] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N47
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4]~q 
// ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [4]))))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [4]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4]~q ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N22
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N21
cyclonev_lcell_comb \u0|led_pio|data_out[3]~3 (
// Equation(s):
// \u0|led_pio|data_out[3]~3_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[3]~3 .extended_lut = "off";
defparam \u0|led_pio|data_out[3]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_pio|data_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N22
dffeas \u0|led_pio|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[3] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N6
cyclonev_lcell_comb \u0|led_pio|readdata[3] (
// Equation(s):
// \u0|led_pio|readdata [3] = ( !\u0|led_pio|data_out [3] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[3] .extended_lut = "off";
defparam \u0|led_pio|readdata[3] .lut_mask = 64'h8888888800000000;
defparam \u0|led_pio|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N8
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3_combout  = (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3])) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3]~q )))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N38
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N40
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N15
cyclonev_lcell_comb \u0|pio_0|data_out[3]~3 (
// Equation(s):
// \u0|pio_0|data_out[3]~3_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[3]~3 .extended_lut = "off";
defparam \u0|pio_0|data_out[3]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N17
dffeas \u0|pio_0|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[3] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N54
cyclonev_lcell_comb \u0|pio_0|readdata[3] (
// Equation(s):
// \u0|pio_0|readdata [3] = ( !\u0|pio_0|data_out [3] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[3] .extended_lut = "off";
defparam \u0|pio_0|readdata[3] .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|pio_0|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y39_N55
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N59
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [3] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3 .lut_mask = 64'h3333333300FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N11
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [3] & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) 
// ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [3] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [3] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 .lut_mask = 64'h0000A0A05050F0F0;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3]~q ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N24
cyclonev_lcell_comb \u0|led_pio|data_out[2]~2 (
// Equation(s):
// \u0|led_pio|data_out[2]~2_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[2]~2 .extended_lut = "off";
defparam \u0|led_pio|data_out[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_pio|data_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \u0|led_pio|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[2] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N15
cyclonev_lcell_comb \u0|led_pio|readdata[2] (
// Equation(s):
// \u0|led_pio|readdata [2] = ( !\u0|led_pio|data_out [2] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[2] .extended_lut = "off";
defparam \u0|led_pio|readdata[2] .lut_mask = 64'h8888888800000000;
defparam \u0|led_pio|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N16
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N59
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N47
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N37
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N12
cyclonev_lcell_comb \u0|pio_0|data_out[2]~2 (
// Equation(s):
// \u0|pio_0|data_out[2]~2_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[2]~2 .extended_lut = "off";
defparam \u0|pio_0|data_out[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N13
dffeas \u0|pio_0|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[2] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N33
cyclonev_lcell_comb \u0|pio_0|readdata[2] (
// Equation(s):
// \u0|pio_0|readdata [2] = ( !\u0|pio_0|data_out [2] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[2] .extended_lut = "off";
defparam \u0|pio_0|readdata[2] .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|pio_0|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N35
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N32
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N2
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2]) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2] & \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 .lut_mask = 64'h0505F5F500000000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2]~q ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[72] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [72] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout ) ) ) # 
// ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|saved_grant 
// [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [72]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72] .lut_mask = 64'h7575757530303030;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N38
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [72]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2] = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data [72]) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [72]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .lut_mask = 64'h4444444450505050;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N37
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( 
// \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & ( ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ) # 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ) # 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .lut_mask = 64'h0005F0F50307F3F7;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [79] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .lut_mask = 64'h000F000F333F333F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[78] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [78] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N14
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y42_N32
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [79] & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & \u0|mm_interconnect_0|cmd_mux|src_data [78])) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1])))) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [79] & ((\u0|mm_interconnect_0|cmd_mux|src_data [78])))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .lut_mask = 64'h303A303A000A000A;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[77] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [77] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .lut_mask = 64'h11111F1F11111F1F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N11
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [77] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [77] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .lut_mask = 64'h4545454540404040;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N4
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [79] & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & !\u0|mm_interconnect_0|cmd_mux|src_data [78])) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1])))) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [79] & ((!\u0|mm_interconnect_0|cmd_mux|src_data [78])))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .lut_mask = 64'hCAC0CAC00A000A00;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0])) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ((\u0|mm_interconnect_0|cmd_mux|src_data [77]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .lut_mask = 64'h00000000330F330F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N55
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout 
//  & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [77])) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .lut_mask = 64'h00000000CACACACA;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N58
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  & ( 
// ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[70] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [70] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout  & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout  & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) 
// ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [70]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70] .lut_mask = 64'h0A0A0A0AFFFF0A0A;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y42_N47
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [70]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [0] = ( \u0|mm_interconnect_0|cmd_mux|src_data [70] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [70] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] .lut_mask = 64'h0C0F0C0F0C000C00;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y41_N41
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  = SUM(( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( !VCC ))
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  = CARRY(( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout  ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  
// & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & ( ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout 
//  & \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0])) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & ( ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0])) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .lut_mask = 64'h333F0000333F5555;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y41_N7
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  = SUM(( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  = CARRY(( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[71] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [71] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ) ) ) # 
// ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|saved_grant 
// [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [71]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71] .lut_mask = 64'h7733773355005500;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N29
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [71]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1] = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [71] & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout )) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_data [71]) # 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [71]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] .lut_mask = 64'h00EE00EE00220022;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y41_N19
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .lut_mask = 64'h000F000F555F555F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1])) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ))) ) 
// ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .lut_mask = 64'h0C0C0C0C0C3F0C3F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout )) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .lut_mask = 64'h00FF00FF0CFF0CFF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y41_N4
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  = SUM(( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  = CARRY(( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout  = ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .lut_mask = 64'h5575557555755575;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N40
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N25
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N18
cyclonev_lcell_comb \u0|led_pio|data_out[1]~1 (
// Equation(s):
// \u0|led_pio|data_out[1]~1_combout  = !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[1]~1 .extended_lut = "off";
defparam \u0|led_pio|data_out[1]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|led_pio|data_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N20
dffeas \u0|led_pio|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[1] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N12
cyclonev_lcell_comb \u0|led_pio|readdata[1] (
// Equation(s):
// \u0|led_pio|readdata [1] = ( !\u0|led_pio|data_out [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[1] .extended_lut = "off";
defparam \u0|led_pio|readdata[1] .lut_mask = 64'h8888888800000000;
defparam \u0|led_pio|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N2
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1_combout  = (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1])) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1]~q )))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N44
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N10
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N21
cyclonev_lcell_comb \u0|pio_0|data_out[1]~1 (
// Equation(s):
// \u0|pio_0|data_out[1]~1_combout  = !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[1]~1 .extended_lut = "off";
defparam \u0|pio_0|data_out[1]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|pio_0|data_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N22
dffeas \u0|pio_0|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[1] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N45
cyclonev_lcell_comb \u0|pio_0|readdata[1] (
// Equation(s):
// \u0|pio_0|readdata [1] = ( !\u0|pio_0|data_out [1] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[1] .extended_lut = "off";
defparam \u0|pio_0|readdata[1] .lut_mask = 64'hF000F00000000000;
defparam \u0|pio_0|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N47
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1 .lut_mask = 64'h3333333300FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1]~q  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre 
// [1] & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1]~q  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1] & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1]~q  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 .lut_mask = 64'h0000F0F030303030;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1]~q ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout )) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 .lut_mask = 64'h8C8C8C8C04040404;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [73] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # 
// ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout  & ( ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant 
// [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [73]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73] .lut_mask = 64'h33F300F033F300F0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N8
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [73]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3] = (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3])) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ((!\u0|mm_interconnect_0|cmd_mux|src_data [73])))))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [73]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .lut_mask = 64'h4540454045404540;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N46
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3] ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3] ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .lut_mask = 64'h55555555030303FF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [77] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [77] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .lut_mask = 64'h1010101015151515;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N1
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  = SUM(( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] ) + ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3] ) + ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// ( ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout )) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .lut_mask = 64'h5757575755555555;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N43
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N33
cyclonev_lcell_comb \u0|led_pio|readdata[0] (
// Equation(s):
// \u0|led_pio|readdata [0] = (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|led_pio|data_out [0]))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(!\u0|led_pio|data_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[0] .extended_lut = "off";
defparam \u0|led_pio|readdata[0] .lut_mask = 64'h8800880088008800;
defparam \u0|led_pio|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N34
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N5
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0_combout  = (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0])) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0]~q )))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N53
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N22
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N18
cyclonev_lcell_comb \u0|pio_0|data_out[0]~0 (
// Equation(s):
// \u0|pio_0|data_out[0]~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|data_out[0]~0 .extended_lut = "off";
defparam \u0|pio_0|data_out[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pio_0|data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N20
dffeas \u0|pio_0|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[0] .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N57
cyclonev_lcell_comb \u0|pio_0|readdata[0] (
// Equation(s):
// \u0|pio_0|readdata [0] = ( !\u0|pio_0|data_out [0] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pio_0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pio_0|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pio_0|readdata[0] .extended_lut = "off";
defparam \u0|pio_0|readdata[0] .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|pio_0|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N58
dffeas \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|readdata [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0]~q  ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y38_N26
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) 
// ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0]~q  & ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0]~q ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [99] = (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWID [11])))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant 
// [1] & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [11])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[99] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N13
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [99]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y44_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99]~q  & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99]~q  & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19 .lut_mask = 64'h00005555AAAAFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N2
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [99] = (!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99]~q ))) # 
// (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99]~q )) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[99] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [98] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [10]) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10]) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [10] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// \u0|hps_0|fpga_interfaces|h2f_lw_AWID [10] ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [10]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .lut_mask = 64'h00000F0F55555F5F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N43
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [98]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N38
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [98] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[98] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [97] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [9] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [9])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [9] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [9]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [9]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N34
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [97]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y44_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97]~q  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97]~q  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97]~q  & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97]~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N41
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [97] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[97] .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [96] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [8] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [8])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [8] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [8]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N32
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [96]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N53
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [96] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[96] .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [95] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [7] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [7])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [7] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [7]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N22
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [95]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N50
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [95] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[95] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [94] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [6]) ) ) # 
// ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [6]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[94] .lut_mask = 64'h0303575703035757;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N7
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [94]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [94] = (!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94]~q ))) # 
// (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94]~q )) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[94] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [33] = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB 
// [1] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[33] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[33] .lut_mask = 64'h55555F5F55555F5F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N46
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [33]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [32] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] 
// & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[32] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[32] .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y39_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [32]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [35] = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB 
// [3] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[35] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[35] .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y39_N26
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [35]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [79] & ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [78] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y42_N49
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [34] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB 
// [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[34] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[34] .lut_mask = 64'h0303FFFF0303FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N2
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [34]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3])) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0 .lut_mask = 64'h7F7FFFFF7FFFFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( 
// \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # ((!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] & 
// ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # ((!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout )))) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] & 
// ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # ((!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] & 
// ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # ((!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1])) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .lut_mask = 64'hECECECFCECFCECEC;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  = (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 64'h000F000F000F000F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  $ 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .lut_mask = 64'h33CC33CC22EE22EE;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N47
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] $ 
// (((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .lut_mask = 64'h30CF30CF22EE22EE;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) # 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q 
//  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 .lut_mask = 64'h00B8FF740030FFFC;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .lut_mask = 64'hF000F00000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] & !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .lut_mask = 64'h3000300000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N17
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [5] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .lut_mask = 64'h0F220F22F0EEF0EE;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N31
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [6] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) # 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 .lut_mask = 64'h4474BBB80030FFFC;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout 
//  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N20
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .lut_mask = 64'hF000F000FF00FF00;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N59
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload [0] = ( \u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WLAST 
// [0] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout  & ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ))) # (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout  & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .lut_mask = 64'h00FF00FF35353535;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( 
// ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .lut_mask = 64'h444444445FFF5FFF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N7
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N19
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ) # (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout 
// ))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .lut_mask = 64'h5550555055005500;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout )) ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout )) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .lut_mask = 64'h00A000A000A022A2;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout  & 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ))) ) 
// )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .lut_mask = 64'h00400040FFFFFFFF;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N4
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & 
// ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  & !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  
// & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .lut_mask = 64'h10D010D050505050;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N47
dffeas \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ))))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3 .lut_mask = 64'h5030503055335533;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout  = (\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0] & ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # 
// (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout )))

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 .lut_mask = 64'h5550555055505550;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout  = !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .lut_mask = 64'h0003000303030303;
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( 
// \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  $ (((!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]) # 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( 
// \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  $ (((!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]) # 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ))) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( 
// !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|rsp_mux_001|src_payload [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0] & 
// (((\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload [0] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout  $ (((!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ))))) ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 .lut_mask = 64'h111E111111EE11EE;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N50
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_payload [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout  $ 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0] $ (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1])) ) ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload [0] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0] $ (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 .lut_mask = 64'h0FF00FF03CC33CC3;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N26
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N49
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout  = ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  & \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted .lut_mask = 64'h000A000A0F0F0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout  ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE_q  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ) # (!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0])))) ) 
// ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout  & ( 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ) # ((!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE_q ))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 .lut_mask = 64'h0000FFFDA800FFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N7
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] ) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 .lut_mask = 64'h0F0F0C0C0F0F0303;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N14
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & ( 
// \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 64'h0000000055550505;
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  = ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout ))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|WideOr1 .lut_mask = 64'h001100110F1F0F1F;
defparam \u0|mm_interconnect_0|cmd_mux_001|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|src_payload [0] & 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ( !\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 .lut_mask = 64'hCCCCCCCC050F050F;
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N29
dffeas \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [93] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [5])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # 
// ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [5] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [5]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[93] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N16
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [93]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N52
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [93] = (!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93]~q ))) # 
// (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93]~q )) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[93] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [92] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [4])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [4]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [4]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [4]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N58
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [92]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N23
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [92] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[92] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [91] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [3])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWID [3] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [3]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N34
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [91]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N59
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91]~q  ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91] ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11 .lut_mask = 64'h5555555500FF00FF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N20
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [91] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[91] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [90] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [2])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [2]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N20
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [90]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N35
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [90] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[90] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [89] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_AWID [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .lut_mask = 64'h000F000F333F333F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N22
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [89]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N31
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [89] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[89] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [88] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N4
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y44_N5
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y44_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88]~q  & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88]~q  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88] ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88]~q  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88]~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N11
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [88] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[88] .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y44_N2
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 .lut_mask = 64'h2222222200000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4])) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .lut_mask = 64'h0000FF00000005AF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]))) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & 
// ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) # ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout  & 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0])))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]) # 
// ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 .lut_mask = 64'hECCCC88880000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y44_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4])) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .lut_mask = 64'h0000FF00000005AF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 .lut_mask = 64'h02000200F700F700;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y44_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout  ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout  ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ) # ((\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 .lut_mask = 64'h0101ABAB5555FFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y44_N1
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout )) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'h0030002230302222;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ))) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q )) ) ) ) # ( 
// \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q )))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h0001003101013131;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # 
// (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 .lut_mask = 64'h0707070707000700;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) # 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2 .lut_mask = 64'h33003300FFCCFFCC;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y43_N8
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .lut_mask = 64'h4000000000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .lut_mask = 64'h88888888CCCCCCCC;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N25
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q )))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (((!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout )) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & 
// ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q )))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & 
// (!\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ))) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & 
// (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & !\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout )) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))))) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( 
// (((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20 .extended_lut = "on";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20 .lut_mask = 64'h05000F0F15110F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N47
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|rp_valid (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|rp_valid~combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]) # (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|rp_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|rp_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|rp_valid .lut_mask = 64'hF0A0F0A000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|rp_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout  = (\u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout  & \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]) # ((!\u0|mm_interconnect_0|led_pio_s1_agent|rp_valid~combout  & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|rp_valid~combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0 .lut_mask = 64'hAAFAAAFAAAAAAAAA;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N41
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q  & ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q ) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q ) ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]) # ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q )))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & (((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]) # 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .lut_mask = 64'hCCFC88F800F000F0;
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout  = (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WVALID [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout  & ( 
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout  & ( 
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout  & ( !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .lut_mask = 64'h0000001103030313;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q 
// )))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .lut_mask = 64'h5444544400000000;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .lut_mask = 64'h0000F4F45500F5F4;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N50
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2])) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout  & 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout  $ (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & ( 
// ((\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout  $ (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0])))) # (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3_combout 
// ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4 .lut_mask = 64'h1F2F1F2F11221122;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4_combout ) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1])))) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( ((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4_combout  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .lut_mask = 64'h5F5F1F0F4F5F0F0F;
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N43
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|local_write (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|local_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|local_write .lut_mask = 64'h0000000000FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|local_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout  & (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] $ 
// (((!\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout ) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]))))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout 
//  & \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|local_write~combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2 .lut_mask = 64'h0303030312031203;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0_combout  = (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59])) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60])))

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0 .lut_mask = 64'h1113111311131113;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0_combout )) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0 .lut_mask = 64'h00CC00CC000C000C;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout  & 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1])))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]))) # (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0])))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout  & 
// ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0])) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h05AF05AF01670167;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N16
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y41_N44
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59]~q ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N5
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q ) # ((\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q )) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q  & 
// \u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0])) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 .lut_mask = 64'h00440044BBFFBBFF;
defparam \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|comb~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ) # (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|comb~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|comb~0 .lut_mask = 64'h1133113333333333;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout  & ( \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N37
dffeas \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66]~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [3]) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66]~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66]~q  & ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6 .lut_mask = 64'h000033330C0C3F3F;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N5
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N38
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65]~q )))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & (!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65]~q 
// )))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q )) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69]~q ))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used 
// [1] & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3 .lut_mask = 64'h0055005522772277;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N28
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N59
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q )) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67]~q ))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used 
// [1] & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5 .lut_mask = 64'h0055005522772277;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N2
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N56
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q )) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68]~q ))) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used 
// [1] & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4 .lut_mask = 64'h0055005522772277;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q  & (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q  & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q  & 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1 .lut_mask = 64'h0800000000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q  & 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q  & 
// (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q )) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q  & ( 
// ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q )) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1 .lut_mask = 64'h5FFF5FFFA000A000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4] ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] $ 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q  & ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2_combout  & \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q  & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2_combout  & \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q  & 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q  & ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q  $ (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .lut_mask = 64'h00A5000F00CC00CC;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N7
dffeas \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5] ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5] $ 
// (((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1 .lut_mask = 64'h3CCC3CCCCCCCCCCC;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1_combout  & ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1_combout  & !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1_combout  & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1_combout ) # (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .lut_mask = 64'h00000000CFCFC0C0;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N41
dffeas \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0 .lut_mask = 64'hC000C00000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ))))) ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ))))) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .lut_mask = 64'h1105115044054450;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N26
dffeas \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q  & ( 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout )) ) ) ) 
// # ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (((\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout )))) # (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] 
// & (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .lut_mask = 64'h000002CE00000202;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q  ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .lut_mask = 64'h00F300F300FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]) # (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q ))) ) ) 
// # ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]) # (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .lut_mask = 64'h5040504055445544;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N19
dffeas \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & 
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q  $ 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ))) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  
// & ( (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q  $ (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .lut_mask = 64'h00A500A500CC0033;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N50
dffeas \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter 
// [3] & (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4])) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( \u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q  & (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ((!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # 
// (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( \u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1_combout ) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q  ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout  & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q  ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2 .lut_mask = 64'h3333333330303020;
defparam \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N53
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N14
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N32
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] 
// & (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2])) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65]~q )))) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65]~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N40
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N17
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] 
// & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2] $ (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg 
// [2] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] $ (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .lut_mask = 64'h31DF31DF20CE20CE;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N35
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout  = ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4])) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [3] $ ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4])))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] 
// & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 .lut_mask = 64'h333333339F903F30;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N28
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .lut_mask = 64'h5000500000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout  = ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q 
//  & (((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )))) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .lut_mask = 64'h1B0A1B0AF5E4F5E4;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N11
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] 
// & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68]~q ))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5 .lut_mask = 64'h0033003344774477;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N35
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N44
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] 
// & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66]~q ))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7 .lut_mask = 64'h0033003344774477;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N26
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N47
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] 
// & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67]~q ))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6 .lut_mask = 64'h0033003344774477;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N17
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q  ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q  $ (((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q  & 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1 .lut_mask = 64'h3CF03CF0F0F0F0F0;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N26
dffeas \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N2
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout  = ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & (((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q 
// ) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3 .lut_mask = 64'h0A00F5FF4E44E4EE;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N26
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] 
// & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69]~q ))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4 .lut_mask = 64'h003300330C3F0C3F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N11
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout  = (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q  & (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q  & !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q )))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0 .lut_mask = 64'h8000800080008000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] 
// & ( (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ))) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & (((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .lut_mask = 64'h0008050D00080008;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N37
dffeas \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N59
dffeas \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q  & ( (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q  & ( (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q  & ( (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .lut_mask = 64'h5404510104540151;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N1
dffeas \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & ( (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2 .lut_mask = 64'h0FFF0FFFF000F000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2_combout  & ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q  $ (((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ))))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2_combout  & ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q  $ (((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q )))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .lut_mask = 64'h00000000D57F802A;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N8
dffeas \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3 .lut_mask = 64'hC000C00000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3_combout  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q  & ((\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [7]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3_combout  & ( 
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q  ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .lut_mask = 64'h0F0F0F0F050F050F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout )))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ) # (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .lut_mask = 64'h4545454545004500;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N58
dffeas \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3])) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & ( 
// ((\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]) # (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4])) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1 .lut_mask = 64'h5FFF5FFFA000A000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1_combout ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  
// & ( (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .lut_mask = 64'h4444444450505050;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y40_N37
dffeas \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3])) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0 .lut_mask = 64'h8800880000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ))) 
// # (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout )))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ))) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .lut_mask = 64'h0151045451015404;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y40_N50
dffeas \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0 .lut_mask = 64'h0000000008000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N56
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used 
// [1] & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y40_N38
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q  & (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q  & !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1 .lut_mask = 64'h8000800000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113]~q  & ( \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ) # ((\u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout  & ((\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0_combout ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q )))) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113]~q  & ( !\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ) # ((\u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113]~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 64'h0000F0F50000F1F5;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N14
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113]~q  ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used 
// [1] & ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N1
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload [0] = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113]~q  & ( (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout )))) # 
// (\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout  & (((\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113]~q  & ( (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] .lut_mask = 64'h0F000F008F888F88;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y43_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y43_N4
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]) 
// # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  
// & \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & 
// ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 .lut_mask = 64'h00FF00FF00F000F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y43_N17
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ))))) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2 .lut_mask = 64'h0000550F00001103;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout  = ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux_001|src_payload [0] & !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & (\u0|mm_interconnect_0|cmd_mux_001|src_payload [0] & 
// !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout )) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & 
// ( (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & 
// !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 64'hCC00CC0005000F00;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N49
dffeas \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1] & ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout  & (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0])) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 .lut_mask = 64'h2200333322003333;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout  = !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N53
dffeas \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout  = ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]) # (\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .lut_mask = 64'h0A0F0A0F0A0A0A0A;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N25
dffeas \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N29
dffeas \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N13
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20 (
// Equation(s):
// \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20_combout  = ( !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// ((!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & 
// ((!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout )))) # (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & 
// (((\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & !\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout )) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))))) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( (((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112]~q 
// ))) ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0_combout ),
	.datag(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20 .extended_lut = "on";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20 .lut_mask = 64'h03130F0F00110F0F;
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N29
dffeas \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_001|src0_valid (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  = ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( 
// \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ) ) ) ) # ( 
// \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0] & ( 
// (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q  & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q  & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ))) ) 
// ) )

	.dataa(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_001|src0_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_001|src0_valid .lut_mask = 64'h01000F000F000F00;
defparam \u0|mm_interconnect_0|rsp_demux_001|src0_valid .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113]~q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & ( 
// (!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & 
// (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & !\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout )) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113]~q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datae(!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113]~q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 .lut_mask = 64'h0000000000553075;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1_combout  = !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]) # 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ) # ((!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & !\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0] & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout  & 
// ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 .lut_mask = 64'h00070007FFF8FFF8;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y43_N58
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout 
//  $ (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  $ (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 .lut_mask = 64'h33CC33CCCC33CC33;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y43_N55
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0] & ( ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1] & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout  & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 .lut_mask = 64'h20FF20FF00F700F7;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N22
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0_combout  = !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y43_N44
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0])))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1 .lut_mask = 64'hAF23AF238C008C00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # 
// (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) ) ) ) # 
// ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .lut_mask = 64'h0000005500030057;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout  = ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 64'h1111111155555555;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N44
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59]~q ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N31
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src0_valid (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src0_valid~combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q  & 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q  & !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q  & (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & 
// ((\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q )))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q  & (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .lut_mask = 64'h0500150055005500;
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed .lut_mask = 64'h5A0F5A0F5AF05AF0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0] & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ))) ) 
// ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0] & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 .lut_mask = 64'h00000032000000FA;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ) # ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 .lut_mask = 64'h00AA00AAF0FAF0FA;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  = ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  $ (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [2])) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  $ (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 .lut_mask = 64'h50A050A05FAF5FAF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N47
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] $ 
// (((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])))))

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0 .lut_mask = 64'h0312031203120312;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] $ (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] $ (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .lut_mask = 64'h112211221F2F1F2F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout  ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] $ (((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q 
// ) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .lut_mask = 64'h44BB44BB0F0F0F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N41
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & 
// ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] $ (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q 
//  & !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .lut_mask = 64'hA5F0A5F0F0F0F0F0;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout )) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0_combout ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 .lut_mask = 64'hFF00FF0037373737;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N56
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4])) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .lut_mask = 64'h4040404000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N19
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  
// & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  = ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  $ 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5])) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  $ (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .lut_mask = 64'h4488448877BB77BB;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] 
// & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout )) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8 .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N23
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [5] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  $ (((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]))))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9 .lut_mask = 64'h478B478B03CF03CF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout  & 
// ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) 
// ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ) # 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout  & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) ) 
// ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .lut_mask = 64'hCCCCCCCCECCCCCCC;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N31
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  = (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ))))

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .lut_mask = 64'h5501550155015501;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout ))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout )) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .lut_mask = 64'h0055005503570357;
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y41_N32
dffeas \u0|mm_interconnect_0|cmd_mux|packet_in_progress (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & (\u0|mm_interconnect_0|cmd_mux|src_payload [0] & 
// ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ) # ((\u0|mm_interconnect_0|cmd_mux|src_payload [0] & 
// ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .lut_mask = 64'hCDCFCDCF01030103;
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N5
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [32] = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N55
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [35] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .lut_mask = 64'h5555555555FF55FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N40
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout  = (!\u0|mm_interconnect_0|cmd_mux|src_data [79] & !\u0|mm_interconnect_0|cmd_mux|src_data [78])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .lut_mask = 64'hF000F000F000F000;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N25
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [33] = ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .lut_mask = 64'h5577557755775577;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N29
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [34] = ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .lut_mask = 64'h5577557755775577;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N26
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] ) ) # ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & ( (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3])) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0 .lut_mask = 64'h777FFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0003000300000000;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|local_write (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|local_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|local_write .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|local_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) 
// ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] $ (!\u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout )))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & 
// \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4 .lut_mask = 64'h0022002800220022;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4_combout  & ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N20
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout  & \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0])) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout ) # (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0 .lut_mask = 64'h44DD44DD33FF33FF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N16
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|comb~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|comb~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|comb~0 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout ) # 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1_combout ) # (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|comb~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2 .lut_mask = 64'h00000000EEEAEEEA;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0 .lut_mask = 64'h0505050505550555;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ) # (\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0 .lut_mask = 64'h0F030F0300000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout  ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout  & ( (((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ) # (\u0|mm_interconnect_0|led_pio_s1_agent|rp_valid~combout )) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1])) # (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|rp_valid~combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0000F7FFFFFFFFFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N2
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0])) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout  & 
// ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]))))) # (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout  & (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0])) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ) # 
// (\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00F300F3515D515D;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N49
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|m0_write (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|m0_write~combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|m0_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|m0_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|m0_write .lut_mask = 64'h0000000022222222;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|m0_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ((!\u0|mm_interconnect_0|led_pio_s1_agent|m0_write~combout  $ (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0])) # 
// (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_agent|m0_write~combout  & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ((\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]) # (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter 
// [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_agent|m0_write~combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'h01050105090F090F;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N49
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] $ 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000FF00FF0;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N23
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] 
// $ (!\u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout )))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0 .lut_mask = 64'hFFFF002800000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout  ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( !\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y40_N56
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .lut_mask = 64'h1515FFFF15155555;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y40_N8
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))) ) 
// )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .lut_mask = 64'h00000000EC00EC00;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .lut_mask = 64'h0000FF002222FFF2;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y40_N38
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0])) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout  & 
// ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter 
// [0])) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|local_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2 .lut_mask = 64'h000A000A0A000A00;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3] & 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1])) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & ( (\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2_combout  & 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1_combout ) # (\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3 .lut_mask = 64'h3F003F0033003300;
defparam \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( 
// ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3_combout ))) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ) # (!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3_combout )))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .lut_mask = 64'h5F4F5F4F0F4F0F4F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y41_N1
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] 
// & ( (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2])) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .lut_mask = 64'h33DD33DD22CC22CC;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout  
// & ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout  ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y43_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0] & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0] & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q )))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout )) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0 .lut_mask = 64'h00FA000A00320002;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout  
// & \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .lut_mask = 64'h00000000000F000F;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & 
// ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))) ) ) 
// # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .lut_mask = 64'h3333333301030103;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout )) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .lut_mask = 64'h00F000F010F010F0;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout  
// & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout  & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout 
//  ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout  
// & !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .lut_mask = 64'h10000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y40_N55
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout  
// & ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ) # 
// ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .lut_mask = 64'h4555455555555555;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y40_N29
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout  & ( ((\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) # (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( !\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & (\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ))))) # 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & (((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .lut_mask = 64'h72F0000077FF0000;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .lut_mask = 64'hFFFF000000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) # (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & (((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( ((!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) # (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 .lut_mask = 64'h0F8F0C8C0F8F0303;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N44
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID 
// [0])) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 64'h00C000C000CC00CC;
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( (!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( !\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload [0] & ( 
// (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ) # (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload [0] & ( (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ((!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ))) # (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout )))) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload [0] & ( (!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_payload [0] & ( (!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & 
// (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .lut_mask = 64'hC000C000C050C0F0;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y40_N13
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1] & ( \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1] & ( 
// (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .lut_mask = 64'h3000300033333333;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout  = !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout 

	.dataa(!\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y40_N16
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout  = ( \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]) # (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .lut_mask = 64'h0C0F0C0F0C0C0C0C;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N50
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N29
dffeas \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N3
cyclonev_lcell_comb \u0|led_pio|data_out[0]~0 (
// Equation(s):
// \u0|led_pio|data_out[0]~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[0]~0 .extended_lut = "off";
defparam \u0|led_pio|data_out[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_pio|data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \u0|led_pio|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[0] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \u0|led_pio|data_out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N47
dffeas \u0|led_pio|data_out[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N49
dffeas \u0|led_pio|data_out[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N19
dffeas \u0|pio_0|data_out[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N30
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  = SUM(( !\u0|pio_0|data_out[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~2  = CARRY(( !\u0|pio_0|data_out[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N33
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  = SUM(( !\u0|pio_0|data_out [1] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~2  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~6  = CARRY(( !\u0|pio_0|data_out [1] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~2  ))

	.dataa(!\u0|pio_0|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N36
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout  = SUM(( !\u0|pio_0|data_out [2] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~6  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~10  = CARRY(( !\u0|pio_0|data_out [2] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~6  ))

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N39
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  = SUM(( !\u0|pio_0|data_out [3] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~10  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~14  = CARRY(( !\u0|pio_0|data_out [3] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~10  ))

	.dataa(!\u0|pio_0|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \sev_seg_control|WideOr6~0 (
// Equation(s):
// \sev_seg_control|WideOr6~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr6~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr6~0 .lut_mask = 64'h6060606014141414;
defparam \sev_seg_control|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N49
dffeas \sev_seg_control|sev_seg_out[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[0][0] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N33
cyclonev_lcell_comb \sev_seg_control|WideOr5~0 (
// Equation(s):
// \sev_seg_control|WideOr5~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// ((\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr5~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr5~0 .lut_mask = 64'h050A050A0A5F0A5F;
defparam \sev_seg_control|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N34
dffeas \sev_seg_control|sev_seg_out[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[0][1] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N36
cyclonev_lcell_comb \sev_seg_control|WideOr4~0 (
// Equation(s):
// \sev_seg_control|WideOr4~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout  & 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout )) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr4~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr4~0 .lut_mask = 64'h0A000A0000AF00AF;
defparam \sev_seg_control|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N37
dffeas \sev_seg_control|sev_seg_out[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[0][2] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \sev_seg_control|WideOr3~0 (
// Equation(s):
// \sev_seg_control|WideOr3~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr3~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr3~0 .lut_mask = 64'h4949494921212121;
defparam \sev_seg_control|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N40
dffeas \sev_seg_control|sev_seg_out[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[0][3] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \sev_seg_control|WideOr2~0 (
// Equation(s):
// \sev_seg_control|WideOr2~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout )) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr2~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr2~0 .lut_mask = 64'h55F555F550005000;
defparam \sev_seg_control|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N19
dffeas \sev_seg_control|sev_seg_out[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[0][4] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N21
cyclonev_lcell_comb \sev_seg_control|WideOr1~0 (
// Equation(s):
// \sev_seg_control|WideOr1~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout )) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr1~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr1~0 .lut_mask = 64'h7171717104040404;
defparam \sev_seg_control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N22
dffeas \sev_seg_control|sev_seg_out[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[0][5] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \sev_seg_control|WideOr0~0 (
// Equation(s):
// \sev_seg_control|WideOr0~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout )) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout  & 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ))) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout )) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr0~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr0~0 .lut_mask = 64'hC1C1C1C120202020;
defparam \sev_seg_control|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N1
dffeas \sev_seg_control|sev_seg_out[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[0][6] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N22
dffeas \u0|pio_0|data_out[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N42
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  = SUM(( !\u0|pio_0|data_out [4] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~14  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~18  = CARRY(( !\u0|pio_0|data_out [4] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N45
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  = SUM(( !\u0|pio_0|data_out [5] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~18  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~22  = CARRY(( !\u0|pio_0|data_out [5] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~18  ))

	.dataa(!\u0|pio_0|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N48
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  = SUM(( !\u0|pio_0|data_out[6]~DUPLICATE_q  ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~22  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~26  = CARRY(( !\u0|pio_0|data_out[6]~DUPLICATE_q  ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~22  ))

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N51
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  = SUM(( !\u0|pio_0|data_out [7] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~26  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~30  = CARRY(( !\u0|pio_0|data_out [7] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~26  ))

	.dataa(!\u0|pio_0|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N0
cyclonev_lcell_comb \sev_seg_control|WideOr13~0 (
// Equation(s):
// \sev_seg_control|WideOr13~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr13~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr13~0 .lut_mask = 64'h3C3C000003030C0C;
defparam \sev_seg_control|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N1
dffeas \sev_seg_control|sev_seg_out[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[1][0] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N57
cyclonev_lcell_comb \sev_seg_control|WideOr12~0 (
// Equation(s):
// \sev_seg_control|WideOr12~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ) ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr12~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr12~0 .lut_mask = 64'h05050A0A0A0A5F5F;
defparam \sev_seg_control|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N58
dffeas \sev_seg_control|sev_seg_out[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[1][1] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N36
cyclonev_lcell_comb \sev_seg_control|WideOr11~0 (
// Equation(s):
// \sev_seg_control|WideOr11~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr11~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr11~0 .lut_mask = 64'h0000C0C030303333;
defparam \sev_seg_control|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N37
dffeas \sev_seg_control|sev_seg_out[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[1][2] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N18
cyclonev_lcell_comb \sev_seg_control|WideOr10~0 (
// Equation(s):
// \sev_seg_control|WideOr10~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ),
	.datac(gnd),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr10~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr10~0 .lut_mask = 64'h4499449922112211;
defparam \sev_seg_control|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N19
dffeas \sev_seg_control|sev_seg_out[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[1][3] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N21
cyclonev_lcell_comb \sev_seg_control|WideOr9~0 (
// Equation(s):
// \sev_seg_control|WideOr9~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout )) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// ((\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr9~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr9~0 .lut_mask = 64'h5F555F5550005000;
defparam \sev_seg_control|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N22
dffeas \sev_seg_control|sev_seg_out[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[1][4] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N51
cyclonev_lcell_comb \sev_seg_control|WideOr8~0 (
// Equation(s):
// \sev_seg_control|WideOr8~0_combout  = ( !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ) ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr8~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr8~0 .lut_mask = 64'h5050F5F505050000;
defparam \sev_seg_control|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N52
dffeas \sev_seg_control|sev_seg_out[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[1][5] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N30
cyclonev_lcell_comb \sev_seg_control|WideOr7~0 (
// Equation(s):
// \sev_seg_control|WideOr7~0_combout  = ( !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout  ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr7~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr7~0 .lut_mask = 64'hCCCC030330300000;
defparam \sev_seg_control|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N31
dffeas \sev_seg_control|sev_seg_out[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[1][6] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N54
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  = SUM(( !\u0|pio_0|data_out [8] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~30  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~34  = CARRY(( !\u0|pio_0|data_out [8] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N57
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout  = SUM(( !\u0|pio_0|data_out [9] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~34  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~38  = CARRY(( !\u0|pio_0|data_out [9] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~34  ))

	.dataa(!\u0|pio_0|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N0
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  = SUM(( !\u0|pio_0|data_out [10] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~38  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~42  = CARRY(( !\u0|pio_0|data_out [10] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N3
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  = SUM(( !\u0|pio_0|data_out [11] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~42  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~46  = CARRY(( !\u0|pio_0|data_out [11] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~42  ))

	.dataa(!\u0|pio_0|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N15
cyclonev_lcell_comb \sev_seg_control|WideOr20~0 (
// Equation(s):
// \sev_seg_control|WideOr20~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr20~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr20~0 .lut_mask = 64'h6060606012121212;
defparam \sev_seg_control|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N16
dffeas \sev_seg_control|sev_seg_out[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[2][0] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N42
cyclonev_lcell_comb \sev_seg_control|WideOr19~0 (
// Equation(s):
// \sev_seg_control|WideOr19~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & 
// ((\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ),
	.datac(gnd),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr19~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr19~0 .lut_mask = 64'h1144114444774477;
defparam \sev_seg_control|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N43
dffeas \sev_seg_control|sev_seg_out[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[2][1] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N45
cyclonev_lcell_comb \sev_seg_control|WideOr18~0 (
// Equation(s):
// \sev_seg_control|WideOr18~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout )) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr18~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr18~0 .lut_mask = 64'h0808080845454545;
defparam \sev_seg_control|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N46
dffeas \sev_seg_control|sev_seg_out[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[2][2] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N24
cyclonev_lcell_comb \sev_seg_control|WideOr17~0 (
// Equation(s):
// \sev_seg_control|WideOr17~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ),
	.datac(gnd),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr17~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr17~0 .lut_mask = 64'h6611661100990099;
defparam \sev_seg_control|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N25
dffeas \sev_seg_control|sev_seg_out[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[2][3] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N12
cyclonev_lcell_comb \sev_seg_control|WideOr16~0 (
// Equation(s):
// \sev_seg_control|WideOr16~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout )) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// ((\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ),
	.datac(gnd),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr16~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr16~0 .lut_mask = 64'h7733773322002200;
defparam \sev_seg_control|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N13
dffeas \sev_seg_control|sev_seg_out[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[2][4] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N27
cyclonev_lcell_comb \sev_seg_control|WideOr15~0 (
// Equation(s):
// \sev_seg_control|WideOr15~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout )) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// ((\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ))) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout )) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr15~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr15~0 .lut_mask = 64'h2B2B2B2B10101010;
defparam \sev_seg_control|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N28
dffeas \sev_seg_control|sev_seg_out[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[2][5] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N6
cyclonev_lcell_comb \sev_seg_control|WideOr14~0 (
// Equation(s):
// \sev_seg_control|WideOr14~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr14~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr14~0 .lut_mask = 64'h8484909084849090;
defparam \sev_seg_control|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N7
dffeas \sev_seg_control|sev_seg_out[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[2][6] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N52
dffeas \u0|pio_0|data_out[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|pio_0|data_out[12]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pio_0|data_out[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pio_0|data_out[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|pio_0|data_out[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N6
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  = SUM(( !\u0|pio_0|data_out[12]~DUPLICATE_q  ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~46  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~50  = CARRY(( !\u0|pio_0|data_out[12]~DUPLICATE_q  ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~46  ))

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N9
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  = SUM(( !\u0|pio_0|data_out [13] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~50  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~54  = CARRY(( !\u0|pio_0|data_out [13] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N12
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  = SUM(( !\u0|pio_0|data_out [14] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~54  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~58  = CARRY(( !\u0|pio_0|data_out [14] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N15
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  = SUM(( !\u0|pio_0|data_out [15] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~58  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~62  = CARRY(( !\u0|pio_0|data_out [15] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \sev_seg_control|WideOr27~0 (
// Equation(s):
// \sev_seg_control|WideOr27~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr27~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr27~0 .lut_mask = 64'h0C0C0000C0C03C3C;
defparam \sev_seg_control|WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N28
dffeas \sev_seg_control|sev_seg_out[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[3][0] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \sev_seg_control|WideOr26~0 (
// Equation(s):
// \sev_seg_control|WideOr26~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr26~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr26~0 .lut_mask = 64'h0303333330300F0F;
defparam \sev_seg_control|WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N7
dffeas \sev_seg_control|sev_seg_out[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[3][1] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N3
cyclonev_lcell_comb \sev_seg_control|WideOr25~0 (
// Equation(s):
// \sev_seg_control|WideOr25~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr25~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr25~0 .lut_mask = 64'h30300F0F00000303;
defparam \sev_seg_control|WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N4
dffeas \sev_seg_control|sev_seg_out[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[3][2] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \sev_seg_control|WideOr24~0 (
// Equation(s):
// \sev_seg_control|WideOr24~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr24~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr24~0 .lut_mask = 64'h30300C0CC0C03333;
defparam \sev_seg_control|WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N55
dffeas \sev_seg_control|sev_seg_out[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[3][3] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \sev_seg_control|WideOr23~0 (
// Equation(s):
// \sev_seg_control|WideOr23~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr23~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr23~0 .lut_mask = 64'h0C0C0000FFFFC0C0;
defparam \sev_seg_control|WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N40
dffeas \sev_seg_control|sev_seg_out[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[3][4] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \sev_seg_control|WideOr22~0 (
// Equation(s):
// \sev_seg_control|WideOr22~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout  & 
// ((\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr22~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr22~0 .lut_mask = 64'h7070707014141414;
defparam \sev_seg_control|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N19
dffeas \sev_seg_control|sev_seg_out[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[3][5] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \sev_seg_control|WideOr21~0 (
// Equation(s):
// \sev_seg_control|WideOr21~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout )) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53_sumout ),
	.datac(gnd),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr21~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr21~0 .lut_mask = 64'hCC00CC0011881188;
defparam \sev_seg_control|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N22
dffeas \sev_seg_control|sev_seg_out[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[3][6] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N18
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  = SUM(( !\u0|pio_0|data_out [16] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~62  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~66  = CARRY(( !\u0|pio_0|data_out [16] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~62  ))

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N21
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout  = SUM(( !\u0|pio_0|data_out [17] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~66  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~70  = CARRY(( !\u0|pio_0|data_out [17] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N24
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  = SUM(( !\u0|pio_0|data_out [18] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~70  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~74  = CARRY(( !\u0|pio_0|data_out [18] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N27
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  = SUM(( !\u0|pio_0|data_out [19] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~74  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~78  = CARRY(( !\u0|pio_0|data_out [19] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~74  ))

	.dataa(!\u0|pio_0|data_out [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \sev_seg_control|WideOr34~0 (
// Equation(s):
// \sev_seg_control|WideOr34~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr34~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr34~0 .lut_mask = 64'h2121212190909090;
defparam \sev_seg_control|WideOr34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N49
dffeas \sev_seg_control|sev_seg_out[4][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[4][0] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N51
cyclonev_lcell_comb \sev_seg_control|WideOr33~0 (
// Equation(s):
// \sev_seg_control|WideOr33~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ))) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout )) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ),
	.datac(gnd),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr33~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr33~0 .lut_mask = 64'h0011001166DD66DD;
defparam \sev_seg_control|WideOr33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N52
dffeas \sev_seg_control|sev_seg_out[4][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[4][1] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \sev_seg_control|WideOr32~0 (
// Equation(s):
// \sev_seg_control|WideOr32~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout )) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr32~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr32~0 .lut_mask = 64'h0808080845454545;
defparam \sev_seg_control|WideOr32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N43
dffeas \sev_seg_control|sev_seg_out[4][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[4][2] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \sev_seg_control|WideOr31~0 (
// Equation(s):
// \sev_seg_control|WideOr31~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// ((\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout )) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout )) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ),
	.datac(gnd),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr31~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr31~0 .lut_mask = 64'h2244224488338833;
defparam \sev_seg_control|WideOr31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N46
dffeas \sev_seg_control|sev_seg_out[4][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[4][3] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \sev_seg_control|WideOr30~0 (
// Equation(s):
// \sev_seg_control|WideOr30~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// ((!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ) # 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr30~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr30~0 .lut_mask = 64'h32323232A2A2A2A2;
defparam \sev_seg_control|WideOr30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N13
dffeas \sev_seg_control|sev_seg_out[4][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[4][4] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \sev_seg_control|WideOr29~0 (
// Equation(s):
// \sev_seg_control|WideOr29~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  $ 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// ((\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ) # 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ),
	.datac(gnd),
	.datad(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr29~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr29~0 .lut_mask = 64'h22AA22AA11221122;
defparam \sev_seg_control|WideOr29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N16
dffeas \sev_seg_control|sev_seg_out[4][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[4][5] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \sev_seg_control|WideOr28~0 (
// Equation(s):
// \sev_seg_control|WideOr28~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ))) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout  & 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ))) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69_sumout ),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr28~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr28~0 .lut_mask = 64'h8282909082829090;
defparam \sev_seg_control|WideOr28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N31
dffeas \sev_seg_control|sev_seg_out[4][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[4][6] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N30
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  = SUM(( !\u0|pio_0|data_out [20] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~78  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~82  = CARRY(( !\u0|pio_0|data_out [20] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~78  ))

	.dataa(gnd),
	.datab(!\u0|pio_0|data_out [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N33
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  = SUM(( !\u0|pio_0|data_out [21] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~82  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~86  = CARRY(( !\u0|pio_0|data_out [21] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N36
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  = SUM(( !\u0|pio_0|data_out [22] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~86  ))
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~90  = CARRY(( !\u0|pio_0|data_out [22] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|pio_0|data_out [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ),
	.cout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N39
cyclonev_lcell_comb \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93 (
// Equation(s):
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  = SUM(( !\u0|pio_0|data_out [23] ) + ( GND ) + ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~90  ))

	.dataa(!\u0|pio_0|data_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93 .extended_lut = "off";
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N39
cyclonev_lcell_comb \sev_seg_control|WideOr41~0 (
// Equation(s):
// \sev_seg_control|WideOr41~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr41~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr41~0 .lut_mask = 64'h50500000A5A50A0A;
defparam \sev_seg_control|WideOr41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N40
dffeas \sev_seg_control|sev_seg_out[5][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[5][0] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \sev_seg_control|WideOr40~0 (
// Equation(s):
// \sev_seg_control|WideOr40~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr40~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr40~0 .lut_mask = 64'h03030F0F0C0C3333;
defparam \sev_seg_control|WideOr40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N19
dffeas \sev_seg_control|sev_seg_out[5][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[5][1] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \sev_seg_control|WideOr39~0 (
// Equation(s):
// \sev_seg_control|WideOr39~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr39~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr39~0 .lut_mask = 64'h0303C3C300000303;
defparam \sev_seg_control|WideOr39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N49
dffeas \sev_seg_control|sev_seg_out[5][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[5][2] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N57
cyclonev_lcell_comb \sev_seg_control|WideOr38~0 (
// Equation(s):
// \sev_seg_control|WideOr38~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr38~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr38~0 .lut_mask = 64'h50500A0AA0A05555;
defparam \sev_seg_control|WideOr38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N58
dffeas \sev_seg_control|sev_seg_out[5][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[5][3] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \sev_seg_control|WideOr37~0 (
// Equation(s):
// \sev_seg_control|WideOr37~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) # 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr37~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr37~0 .lut_mask = 64'h0C0C0000FCFCCCCC;
defparam \sev_seg_control|WideOr37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N25
dffeas \sev_seg_control|sev_seg_out[5][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[5][4] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N45
cyclonev_lcell_comb \sev_seg_control|WideOr36~0 (
// Equation(s):
// \sev_seg_control|WideOr36~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) ) ) ) # ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ) ) ) )

	.dataa(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ),
	.datab(gnd),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr36~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr36~0 .lut_mask = 64'h0000A0A0A5A5F0F0;
defparam \sev_seg_control|WideOr36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N47
dffeas \sev_seg_control|sev_seg_out[5][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[5][5] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N12
cyclonev_lcell_comb \sev_seg_control|WideOr35~0 (
// Equation(s):
// \sev_seg_control|WideOr35~0_combout  = ( \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  & 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// (!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  & 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) ) # ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout  & ( 
// !\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout  $ 
// (\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93_sumout ),
	.datac(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89_sumout ),
	.datad(gnd),
	.datae(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85_sumout ),
	.dataf(!\add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sev_seg_control|WideOr35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sev_seg_control|WideOr35~0 .extended_lut = "off";
defparam \sev_seg_control|WideOr35~0 .lut_mask = 64'hC3C30000C0C00C0C;
defparam \sev_seg_control|WideOr35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N13
dffeas \sev_seg_control|sev_seg_out[5][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sev_seg_control|WideOr35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sev_seg_control|sev_seg_out[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sev_seg_control|sev_seg_out[5][6] .is_wysiwyg = "true";
defparam \sev_seg_control|sev_seg_out[5][6] .power_up = "low";
// synopsys translate_on

// Location: HPSINTERFACEDBGAPB_X52_Y80_N111
cyclonev_hps_interface_dbg_apb \u0|hps_0|fpga_interfaces|debug_apb (
	.p_slv_err(gnd),
	.p_ready(gnd),
	.p_clk(gnd),
	.p_clk_en(gnd),
	.dbg_apb_disable(gnd),
	.p_rdata(32'b00000000000000000000000000000000),
	.p_addr_31(\u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ),
	.p_write(),
	.p_sel(),
	.p_enable(),
	.p_reset_n(),
	.p_addr(),
	.p_wdata());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|debug_apb .dummy_param = 256;
// synopsys translate_on

// Location: HPSINTERFACETPIUTRACE_X52_Y39_N111
cyclonev_hps_interface_tpiu_trace \u0|hps_0|fpga_interfaces|tpiu (
	.traceclk_ctl(vcc),
	.traceclkin(gnd),
	.traceclk(),
	.trace_data(\u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus ));

// Location: HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111
cyclonev_hps_interface_boot_from_fpga \u0|hps_0|fpga_interfaces|boot_from_fpga (
	.boot_from_fpga_on_failure(gnd),
	.boot_from_fpga_ready(gnd),
	.bsel_en(gnd),
	.csel_en(gnd),
	.bsel({gnd,gnd,vcc}),
	.csel({gnd,vcc}),
	.fake_dout(\u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ));

// Location: HPSINTERFACEFPGA2HPS_X52_Y45_N111
cyclonev_hps_interface_fpga2hps \u0|hps_0|fpga_interfaces|fpga2hps (
	.arvalid(gnd),
	.awvalid(gnd),
	.bready(gnd),
	.clk(gnd),
	.rready(gnd),
	.wlast(gnd),
	.wvalid(gnd),
	.araddr(32'b00000000000000000000000000000000),
	.arburst(2'b00),
	.arcache(4'b0000),
	.arid(8'b00000000),
	.arlen(4'b0000),
	.arlock(2'b00),
	.arprot(3'b000),
	.arsize(3'b000),
	.aruser(5'b00000),
	.awaddr(32'b00000000000000000000000000000000),
	.awburst(2'b00),
	.awcache(4'b0000),
	.awid(8'b00000000),
	.awlen(4'b0000),
	.awlock(2'b00),
	.awprot(3'b000),
	.awsize(3'b000),
	.awuser(5'b00000),
	.port_size_config({vcc,vcc}),
	.wdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wid(8'b00000000),
	.wstrb(16'b0000000000000000),
	.arready(\u0|hps_0|fpga_interfaces|fpga2hps~arready ),
	.awready(),
	.bvalid(),
	.rlast(),
	.rvalid(),
	.wready(),
	.bid(),
	.bresp(),
	.rdata(),
	.rid(),
	.rresp());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|fpga2hps .data_width = 32;
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGA_X52_Y47_N111
cyclonev_hps_interface_hps2fpga \u0|hps_0|fpga_interfaces|hps2fpga (
	.arready(gnd),
	.awready(gnd),
	.bvalid(gnd),
	.clk(gnd),
	.rlast(gnd),
	.rvalid(gnd),
	.wready(gnd),
	.bid(12'b000000000000),
	.bresp(2'b00),
	.port_size_config({vcc,vcc}),
	.rdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.rid(12'b000000000000),
	.rresp(2'b00),
	.arvalid(),
	.awvalid(),
	.bready(),
	.rready(),
	.wlast(),
	.wvalid(),
	.araddr(\u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus ),
	.arburst(),
	.arcache(),
	.arid(),
	.arlen(),
	.arlock(),
	.arprot(),
	.arsize(),
	.awaddr(),
	.awburst(),
	.awcache(),
	.awid(),
	.awlen(),
	.awlock(),
	.awprot(),
	.awsize(),
	.wdata(),
	.wid(),
	.wstrb());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|hps2fpga .data_width = 32;
// synopsys translate_on

// Location: HPSINTERFACEFPGA2SDRAM_X52_Y53_N111
cyclonev_hps_interface_fpga2sdram \u0|hps_0|fpga_interfaces|f2sdram (
	.cmd_port_clk_0(gnd),
	.cmd_port_clk_1(gnd),
	.cmd_port_clk_2(gnd),
	.cmd_port_clk_3(gnd),
	.cmd_port_clk_4(gnd),
	.cmd_port_clk_5(gnd),
	.cmd_valid_0(gnd),
	.cmd_valid_1(gnd),
	.cmd_valid_2(gnd),
	.cmd_valid_3(gnd),
	.cmd_valid_4(gnd),
	.cmd_valid_5(gnd),
	.rd_clk_0(gnd),
	.rd_clk_1(gnd),
	.rd_clk_2(gnd),
	.rd_clk_3(gnd),
	.rd_ready_0(gnd),
	.rd_ready_1(gnd),
	.rd_ready_2(gnd),
	.rd_ready_3(gnd),
	.wr_clk_0(gnd),
	.wr_clk_1(gnd),
	.wr_clk_2(gnd),
	.wr_clk_3(gnd),
	.wr_valid_0(gnd),
	.wr_valid_1(gnd),
	.wr_valid_2(gnd),
	.wr_valid_3(gnd),
	.wrack_ready_0(gnd),
	.wrack_ready_1(gnd),
	.wrack_ready_2(gnd),
	.wrack_ready_3(gnd),
	.wrack_ready_4(gnd),
	.wrack_ready_5(gnd),
	.cfg_axi_mm_select({gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_rfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_type({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_wfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_port_width({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_rfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_wfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cmd_data_0(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_1(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_2(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_3(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_4(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_5(60'b000000000000000000000000000000000000000000000000000000000000),
	.wr_data_0(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_1(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_2(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_3(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.cmd_ready_0(),
	.cmd_ready_1(),
	.cmd_ready_2(),
	.cmd_ready_3(),
	.cmd_ready_4(),
	.cmd_ready_5(),
	.rd_valid_0(),
	.rd_valid_1(),
	.rd_valid_2(),
	.rd_valid_3(),
	.wr_ready_0(),
	.wr_ready_1(),
	.wr_ready_2(),
	.wr_ready_3(),
	.wrack_valid_0(),
	.wrack_valid_1(),
	.wrack_valid_2(),
	.wrack_valid_3(),
	.wrack_valid_4(),
	.wrack_valid_5(),
	.bonding_out_1(\u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ),
	.bonding_out_2(),
	.rd_data_0(),
	.rd_data_1(),
	.rd_data_2(),
	.rd_data_3(),
	.wrack_data_0(),
	.wrack_data_1(),
	.wrack_data_2(),
	.wrack_data_3(),
	.wrack_data_4(),
	.wrack_data_5());

// Location: HPSINTERFACEINTERRUPTS_X52_Y40_N111
cyclonev_hps_interface_interrupts \u0|hps_0|fpga_interfaces|interrupts (
	.irq({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.fake_dout(\u0|hps_0|fpga_interfaces|interrupts~fake_dout ),
	.h2f_can0_irq(),
	.h2f_can1_irq(),
	.h2f_clkmgr_irq(),
	.h2f_cti_irq0_n(),
	.h2f_cti_irq1_n(),
	.h2f_dma_abort_irq(),
	.h2f_dma_irq0(),
	.h2f_dma_irq1(),
	.h2f_dma_irq2(),
	.h2f_dma_irq3(),
	.h2f_dma_irq4(),
	.h2f_dma_irq5(),
	.h2f_dma_irq6(),
	.h2f_dma_irq7(),
	.h2f_emac0_irq(),
	.h2f_emac1_irq(),
	.h2f_fpga_man_irq(),
	.h2f_gpio0_irq(),
	.h2f_gpio1_irq(),
	.h2f_gpio2_irq(),
	.h2f_i2c0_irq(),
	.h2f_i2c1_irq(),
	.h2f_i2c_emac0_irq(),
	.h2f_i2c_emac1_irq(),
	.h2f_l4sp0_irq(),
	.h2f_l4sp1_irq(),
	.h2f_mpuwakeup_irq(),
	.h2f_nand_irq(),
	.h2f_osc0_irq(),
	.h2f_osc1_irq(),
	.h2f_qspi_irq(),
	.h2f_sdmmc_irq(),
	.h2f_spi0_irq(),
	.h2f_spi1_irq(),
	.h2f_spi2_irq(),
	.h2f_spi3_irq(),
	.h2f_uart0_irq(),
	.h2f_uart1_irq(),
	.h2f_usb0_irq(),
	.h2f_usb1_irq(),
	.h2f_wdog0_irq(),
	.h2f_wdog1_irq());

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \HPS_SPIM_MISO~input (
	.i(HPS_SPIM_MISO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_SPIM_MISO~input_o ));
// synopsys translate_off
defparam \HPS_SPIM_MISO~input .bus_hold = "false";
defparam \HPS_SPIM_MISO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \KEY_N[0]~input (
	.i(KEY_N[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[0]~input_o ));
// synopsys translate_off
defparam \KEY_N[0]~input .bus_hold = "false";
defparam \KEY_N[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N78
cyclonev_io_ibuf \KEY_N[1]~input (
	.i(KEY_N[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[1]~input_o ));
// synopsys translate_off
defparam \KEY_N[1]~input .bus_hold = "false";
defparam \KEY_N[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \KEY_N[2]~input (
	.i(KEY_N[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[2]~input_o ));
// synopsys translate_off
defparam \KEY_N[2]~input .bus_hold = "false";
defparam \KEY_N[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N35
cyclonev_io_ibuf \KEY_N[3]~input (
	.i(KEY_N[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_N[3]~input_o ));
// synopsys translate_off
defparam \KEY_N[3]~input .bus_hold = "false";
defparam \KEY_N[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N92
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N92
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N35
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N92
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N75
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N41
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N58
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N1
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N1
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N35
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N35
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N18
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N52
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N18
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N1
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N18
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N18
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N52
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N18
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N18
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N1
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N52
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N1
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N18
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N18
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N52
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N18
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N1
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N75
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N55
cyclonev_io_ibuf \HPS_CONV_USB_N~input (
	.i(HPS_CONV_USB_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_CONV_USB_N~input_o ));
// synopsys translate_off
defparam \HPS_CONV_USB_N~input .bus_hold = "false";
defparam \HPS_CONV_USB_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \HPS_ENET_INT_N~input (
	.i(HPS_ENET_INT_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_ENET_INT_N~input_o ));
// synopsys translate_off
defparam \HPS_ENET_INT_N~input .bus_hold = "false";
defparam \HPS_ENET_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \HPS_GSENSOR_INT~input (
	.i(HPS_GSENSOR_INT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_GSENSOR_INT~input_o ));
// synopsys translate_off
defparam \HPS_GSENSOR_INT~input .bus_hold = "false";
defparam \HPS_GSENSOR_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \HPS_I2C1_SCLK~input (
	.i(HPS_I2C1_SCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_I2C1_SCLK~input_o ));
// synopsys translate_off
defparam \HPS_I2C1_SCLK~input .bus_hold = "false";
defparam \HPS_I2C1_SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \HPS_I2C1_SDAT~input (
	.i(HPS_I2C1_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_I2C1_SDAT~input_o ));
// synopsys translate_off
defparam \HPS_I2C1_SDAT~input .bus_hold = "false";
defparam \HPS_I2C1_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \HPS_I2C2_SCLK~input (
	.i(HPS_I2C2_SCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_I2C2_SCLK~input_o ));
// synopsys translate_off
defparam \HPS_I2C2_SCLK~input .bus_hold = "false";
defparam \HPS_I2C2_SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \HPS_I2C2_SDAT~input (
	.i(HPS_I2C2_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_I2C2_SDAT~input_o ));
// synopsys translate_off
defparam \HPS_I2C2_SDAT~input .bus_hold = "false";
defparam \HPS_I2C2_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \HPS_I2C_CONTROL~input (
	.i(HPS_I2C_CONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_I2C_CONTROL~input_o ));
// synopsys translate_off
defparam \HPS_I2C_CONTROL~input .bus_hold = "false";
defparam \HPS_I2C_CONTROL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \HPS_LTC_GPIO~input (
	.i(HPS_LTC_GPIO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_LTC_GPIO~input_o ));
// synopsys translate_off
defparam \HPS_LTC_GPIO~input .bus_hold = "false";
defparam \HPS_LTC_GPIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \HPS_SPIM_SS~input (
	.i(HPS_SPIM_SS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_SPIM_SS~input_o ));
// synopsys translate_off
defparam \HPS_SPIM_SS~input .bus_hold = "false";
defparam \HPS_SPIM_SS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y73_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
