<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ID_PFR0_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_PFR0_EL1, AArch32 Processor Feature Register 0</h1><p>The ID_PFR0_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Gives top-level information about the instruction sets supported by the PE in AArch32 state.</p>

      
        <p>Must be interpreted with <a href="AArch64-id_pfr1_el1.html">ID_PFR1_EL1</a>.</p>

      
        <p>For general information about the interpretation of the ID registers, see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>AArch64 System register ID_PFR0_EL1 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-id_pfr0.html">ID_PFR0[31:0]</a>.</p><h2>Attributes</h2>
        <p>ID_PFR0_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><h3>When AArch32 is supported:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">RAS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">DIT</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">AMU</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">CSV2</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">State3</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">State2</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">State1</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">State0</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_28">RAS, bits [31:28]</h4><div class="field">
      <p>RAS Extension version. Defined values are:</p>
    <table class="valuetable"><tr><th>RAS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>No RAS Extension.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>RAS Extension implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td><p><span class="xref">FEAT_RASv1p1</span> implemented. As <span class="binarynumber">0b0001</span>, and adds support for additional ERXMISC&lt;m&gt; System registers.</p>
<p>Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a> and support for the optional RAS Timestamp Extension.</p></td></tr><tr><td class="bitfield">0b0011</td><td>
          <p><span class="xref">FEAT_RASv2</span> implemented. As <span class="binarynumber">0b0010</span>, and requires that error records accessed through System registers conform to RAS System Architecture v2.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_RAS</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_RASv1p1</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">FEAT_RASv2</span> implements the functionality identified by the value <span class="binarynumber">0b0011</span>.</p>
<p>In Armv8.0 and Armv8.1, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.2, the value <span class="binarynumber">0b0000</span> is not permitted.</p>
<p>From Armv8.4, if <span class="xref">FEAT_DoubleFault</span> is implemented or <a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is nonzero, the value <span class="binarynumber">0b0001</span> is not permitted.</p>
<div class="note"><span class="note-header">Note</span><p>When the value of this field is <span class="binarynumber">0b0001</span>, <a href="AArch64-id_pfr2_el1.html">ID_PFR2_EL1</a>.RAS_frac indicates whether <span class="xref">FEAT_RASv1p1</span> is implemented.</p></div></div><h4 id="fieldset_0-27_24">DIT, bits [27:24]</h4><div class="field">
      <p>Data Independent Timing. Defined values are:</p>
    <table class="valuetable"><tr><th>DIT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>AArch32 does not guarantee constant execution time of any instructions.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>AArch32 provides the PSTATE.DIT mechanism to guarantee constant execution time of certain instructions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_DIT</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.4, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-23_20">AMU, bits [23:20]</h4><div class="field">
      <p>Indicates support for Activity Monitors Extension. Defined values are:</p>
    <table class="valuetable"><tr><th>AMU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Activity Monitors Extension is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="xref">FEAT_AMUv1</span> is implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p><span class="xref">FEAT_AMUv1p1</span> is implemented. As <span class="binarynumber">0b0001</span> and adds support for virtualization of the activity monitor event counters.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_AMUv1</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_AMUv1p1</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>In Armv8.0, the only permitted value is <span class="binarynumber">0b0000</span>.</p>
<p>In Armv8.4, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.6, the permitted values are <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, and <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-19_16">CSV2, bits [19:16]</h4><div class="field">
      <p>Speculative use of out of context branch targets. Defined values are:</p>
    <table class="valuetable"><tr><th>CSV2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The implementation does not disclose whether <span class="xref">FEAT_CSV2</span> is implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="xref">FEAT_CSV2</span> is implemented, but <span class="xref">FEAT_CSV2_1p1</span> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p><span class="xref">FEAT_CSV2_1p1</span> is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_CSV2</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_CSV2_1p1</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>From Armv8.5, the permitted values are <span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-15_12">State3, bits [15:12]</h4><div class="field">
      <p>T32EE instruction set support. Defined values are:</p>
    <table class="valuetable"><tr><th>State3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>T32EE instruction set implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0000</span>.</p></div><h4 id="fieldset_0-11_8">State2, bits [11:8]</h4><div class="field">
      <p>Jazelle extension support. Defined values are:</p>
    <table class="valuetable"><tr><th>State2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Jazelle extension implemented, without clearing of <a href="AArch32-joscr.html">JOSCR</a>.CV on exception entry.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Jazelle extension implemented, with clearing of <a href="AArch32-joscr.html">JOSCR</a>.CV on exception entry.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-7_4">State1, bits [7:4]</h4><div class="field">
      <p>T32 instruction set support. Defined values are:</p>
    <table class="valuetable"><tr><th>State1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>T32 instruction set not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p>T32 encodings before the introduction of Thumb-2 technology implemented:</p>
<ul>
<li>All instructions are 16-bit.
</li><li>A BL or BLX is a pair of 16-bit instructions.
</li><li>32-bit instructions other than BL and BLX cannot be encoded.
</li></ul></td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>T32 encodings after the introduction of Thumb-2 technology implemented, for all 16-bit and 32-bit T32 basic instructions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0011</span>.</p></div><h4 id="fieldset_0-3_0">State0, bits [3:0]</h4><div class="field">
      <p>A32 instruction set support. Defined values are:</p>
    <table class="valuetable"><tr><th>State0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>A32 instruction set not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>A32 instruction set implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h3>Otherwise:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_1-63_0">UNKNOWN</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_1-63_0">UNKNOWN</a></td></tr></tbody></table><h4 id="fieldset_1-63_0">Bits [63:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">UNKNOWN</span>.</p>
    </div><div class="access_mechanisms"><h2>Accessing ID_PFR0_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, ID_PFR0_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_PFR0_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_PFR0_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_PFR0_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
