# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 0.001024 512 3 1370 16640 0.54192 0.616448 22.5801 3.19693 26.9865 27.0438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 0.001024 512 3 1370 16560 0.556928 0.622592 28.9924 3.18982 33.4111 33.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 0.001024 512 3 1370 16480 0.538624 0.611584 29.1521 3.12685 33.4804 33.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 0.001024 512 3 1370 16512 0.5376 0.612352 27.259 3.1447 31.6257 31.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 0.001024 512 3 1370 16600 0.566912 0.627968 26.7724 3.18166 31.1995 31.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 0.001024 512 3 1370 16352 0.5376 0.608256 27.0059 3.1311 31.3327 31.3948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 0.001024 512 3 1370 16320 0.555008 0.62464 28.437 3.15894 32.8252 32.8837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 0.001024 512 3 1370 16384 0.535552 0.607232 27.3894 3.1872 31.7735 31.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 0.001024 512 3 1370 16128 0.536576 0.612384 26.7973 3.12525 31.1219 31.1839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 0.001024 512 3 1370 16400 0.55808 0.619904 27.9039 3.1753 32.31 32.3635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 0.001024 512 3 1370 15872 0.531424 0.59904 27.0971 3.13549 31.4103 31.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1100 0.001024 512 3 1380 16576 0.536768 0.61136 22.2041 3.15034 26.5544 26.6158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 0.001024 512 3 1380 16560 0.559104 0.6216 23.6626 3.2009 28.0996 28.1563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 0.001024 512 3 1380 16512 0.538176 0.610304 23.6286 3.14339 27.9698 28.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 0.001024 512 3 1380 16464 0.557376 0.621568 23.1133 3.18173 27.5252 27.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 0.001024 512 3 1380 16512 0.539232 0.613376 22.9755 3.1471 27.3265 27.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 0.001024 512 3 1380 16560 0.55808 0.627968 28.3356 3.19901 32.7718 32.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 0.001024 512 3 1380 16480 0.536576 0.614592 28.8696 3.15779 33.2279 33.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 0.001024 512 3 1380 16512 0.538624 0.612672 28.4877 3.1935 32.8831 32.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 0.001024 512 3 1380 16400 0.569152 0.622752 28.2456 3.21402 32.7048 32.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 0.001024 512 3 1380 16352 0.5376 0.609088 29.9199 3.16342 34.2801 34.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 0.001024 512 3 1380 16320 0.559808 0.621568 29.6226 3.12013 33.9734 34.0347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 0.001024 512 3 1380 16128 0.535552 0.605792 27.538 3.15885 31.8906 31.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 0.001024 512 3 1380 16128 0.535488 0.610976 32.9728 3.1793 37.3503 37.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 0.001024 512 3 1380 16000 0.55808 0.62064 34.1214 3.1889 38.5416 38.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 0.001024 512 3 1380 15872 0.531456 0.599232 28.5589 3.14368 32.8828 32.9416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1100 0.001024 512 3 1380 16576 0.538624 0.610624 21.7794 3.19277 26.1726 26.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 0.001024 512 3 1380 16560 0.557024 0.624096 24.1855 3.23123 28.6486 28.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 0.001024 512 3 1380 16512 0.5376 0.61088 22.7275 3.19629 27.1234 27.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 0.001024 512 3 1380 16464 0.555648 0.62176 22.5548 3.22707 27.012 27.0699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 0.001024 512 3 1380 16512 0.54064 0.624224 22.7553 3.1471 27.1186 27.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 0.001024 512 3 1380 16560 0.558912 0.623616 29.0004 3.19987 33.4327 33.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 0.001024 512 3 1380 16416 0.537216 0.609728 19.8648 3.32902 24.3907 24.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 0.001024 512 3 1380 16480 0.539168 0.606176 29.4584 3.19286 33.849 33.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 0.001024 512 3 1380 16320 0.534144 0.608256 21.9062 3.13037 26.23 26.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 0.001024 512 3 1380 16512 0.535552 0.611328 27.1575 3.15814 31.5128 31.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 0.001024 512 3 1380 16128 0.5376 0.610176 18.9901 3.18259 23.3718 23.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 0.001024 512 3 1380 16400 0.568064 0.626592 26.8605 3.18147 31.2896 31.3498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 0.001024 512 3 1380 16000 0.556032 0.623232 19.2242 3.12323 23.5771 23.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 0.001024 512 3 1380 16352 0.534528 0.61104 30.0693 3.13283 34.3998 34.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 0.001024 512 3 1380 16128 0.5376 0.611328 22.2863 3.19763 26.6839 26.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 0.001024 512 3 1380 16320 0.554592 0.620288 29.6434 3.1312 33.999 34.0566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 0.001024 512 3 1380 16320 0.538368 0.613376 22.6795 3.1559 27.0395 27.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 0.001024 512 3 1380 16128 0.536544 0.607552 27.6951 3.16019 32.0491 32.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 0.001024 512 3 1380 15872 0.530432 0.601088 20.8639 3.15254 25.1978 25.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 0.001024 512 3 1380 16128 0.536512 0.60992 28.2048 3.1505 32.5528 32.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 0.001024 512 3 1380 15360 0.51904 0.587744 23.4871 3.07459 27.721 27.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 0.001024 512 3 1380 16000 0.557056 0.623392 29.3127 3.12211 33.6681 33.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 0.001024 512 3 1380 15200 0.518016 0.584704 25.1627 3.07302 29.3871 29.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 0.001024 512 3 1392 16576 0.538112 0.610592 22.143 3.192 26.5341 26.5905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 0.001024 512 3 1392 16560 0.556032 0.622944 23.0004 3.14778 27.3777 27.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 0.001024 512 3 1392 16512 0.538624 0.60928 22.1266 3.18899 26.5131 26.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 0.001024 512 3 1392 16512 0.539712 0.618496 14.94 3.19184 19.3453 19.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 0.001024 512 3 1392 16464 0.556 0.626688 25.4903 3.21741 29.9408 29.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 0.001024 512 3 1392 16352 0.536576 0.610752 15.5268 3.15357 19.8789 19.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 0.001024 512 3 1392 16512 0.540576 0.614816 23.085 3.16109 27.4516 27.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 0.001024 512 3 1392 16128 0.534432 0.60912 14.2837 3.12627 18.6039 18.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 0.001024 512 3 1392 16560 0.55808 0.62624 29.2705 3.1447 33.6498 33.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 0.001024 512 3 1392 16416 0.53856 0.611328 21.2264 3.18138 25.6067 25.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 0.001024 512 3 1392 16480 0.536576 0.60992 27.6736 3.18768 32.0586 32.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 0.001024 512 3 1392 16320 0.53616 0.608352 19.5351 3.15971 23.8906 23.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 0.001024 512 3 1392 16512 0.536576 0.610976 29.2024 3.18771 33.5882 33.6435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 0.001024 512 3 1392 16128 0.536416 0.60752 21.2706 3.1793 25.645 25.6983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 0.001024 512 3 1392 16400 0.569024 0.62944 29.8291 3.1936 34.2703 34.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 0.001024 512 3 1392 16000 0.55744 0.62544 22.4829 3.14534 26.8648 26.9281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 0.001024 512 3 1392 16352 0.536576 0.60768 27.3644 3.13174 31.695 31.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 0.001024 512 3 1392 16128 0.538272 0.611136 20.6313 3.196 25.0295 25.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 0.001024 512 3 1392 16320 0.555008 0.618496 33.9836 3.15686 38.3697 38.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 0.001024 512 3 1392 16320 0.539648 0.612384 20.4244 3.1567 24.7843 24.8474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 0.001024 512 3 1392 16128 0.535552 0.606016 32.2823 3.12458 36.5969 36.6602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 0.001024 512 3 1392 15872 0.531456 0.599968 19.5147 3.14163 23.8388 23.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 0.001024 512 3 1375 16640 0.5376 0.61408 23.9755 3.18646 28.364 28.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 0.001024 512 3 1375 16560 0.557056 0.6216 21.7348 3.14227 26.1059 26.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 0.001024 512 3 1375 16480 0.53856 0.612128 14.4626 3.13965 18.8043 18.8662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 0.001024 512 3 1375 16512 0.536576 0.616512 23.9961 3.18566 28.3855 28.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 0.001024 512 3 1375 16512 0.538336 0.612352 16.3942 3.14803 20.7484 20.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 0.001024 512 3 1375 16464 0.556416 0.623904 24.0698 3.14198 28.4446 28.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 0.001024 512 3 1375 16352 0.537632 0.60736 14.6565 3.1743 19.0277 19.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 0.001024 512 3 1375 16640 0.53984 0.611328 26.5829 3.19664 30.9818 31.0385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 0.001024 512 3 1375 16384 0.535456 0.606144 16.4114 3.18307 20.7865 20.8445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 0.001024 512 3 1375 16560 0.558048 0.626848 28.9935 3.15178 33.3797 33.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 0.001024 512 3 1375 16416 0.537184 0.608448 20.4605 3.1904 24.8461 24.9027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 0.001024 512 3 1375 16480 0.538464 0.612352 26.8544 3.12922 31.186 31.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 0.001024 512 3 1375 16320 0.536576 0.607808 19.1947 3.21123 23.6042 23.6669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 0.001024 512 3 1375 16512 0.5376 0.616032 28.7995 3.1367 33.1391 33.1991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 0.001024 512 3 1375 16128 0.5376 0.610304 21.2685 3.17734 25.6443 25.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 0.001024 512 3 1375 16400 0.56832 0.626816 28.5028 3.15997 32.9116 32.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 0.001024 512 3 1375 16000 0.556032 0.622048 21.3049 3.14058 25.675 25.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 0.001024 512 3 1375 16352 0.535584 0.61136 33.3032 3.13187 37.6358 37.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 0.001024 512 3 1375 16128 0.538272 0.61344 19.6024 3.14349 23.9483 24.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 0.001024 512 3 1375 16320 0.554784 0.618144 32.2877 3.15171 36.6644 36.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 0.001024 512 3 1375 16320 0.540288 0.606208 19.7581 3.19978 24.1555 24.2135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 0.001024 512 3 1375 16384 0.534528 0.605312 32.4663 3.1689 36.8258 36.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 0.001024 512 3 1375 15872 0.5304 0.60064 27.2091 3.1424 31.5343 31.5897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 0.001024 512 3 1376 16512 0.539488 0.610304 21.034 3.19475 25.4289 25.4853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1100 0.001024 512 3 1376 16512 0.539648 0.6136 14.131 3.20202 18.5379 18.5967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 0.001024 512 3 1376 16480 0.55776 0.6248 22.4718 3.14614 26.8505 26.9117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 0.001024 512 3 1376 16320 0.541408 0.608256 15.2245 3.17584 19.6004 19.6568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 0.001024 512 3 1376 16416 0.538624 0.608896 22.6476 3.18963 27.0357 27.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 0.001024 512 3 1376 16320 0.537184 0.613376 14.0776 3.1399 18.4188 18.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 0.001024 512 3 1376 16464 0.55664 0.62304 24.0012 3.18189 28.415 28.4723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 0.001024 512 3 1376 16352 0.537216 0.609184 15.225 3.14458 19.5663 19.6301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 0.001024 512 3 1376 16128 0.554656 0.615392 12.8744 3.1801 17.2745 17.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 0.001024 512 3 1376 16512 0.5376 0.6192 22.4897 3.1527 26.8505 26.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 0.001024 512 3 1376 16128 0.53856 0.609216 14.1128 3.18141 18.4992 18.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 0.001024 512 3 1376 16128 0.536576 0.609888 12.2529 3.14941 16.5977 16.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 0.001024 512 3 1376 16416 0.569344 0.625568 29.0558 3.1561 33.4738 33.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 0.001024 512 3 1376 16128 0.540448 0.609696 21.7156 3.19011 26.1071 26.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 0.001024 512 3 1376 15984 0.54976 0.616704 15.8726 3.13654 20.224 20.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 0.001024 512 3 1376 16320 0.538624 0.613376 27.4758 3.18048 31.8589 31.9193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 0.001024 512 3 1376 16000 0.535296 0.610272 20.5388 3.12746 24.8609 24.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 0.001024 512 3 1376 15840 0.539072 0.608032 15.1029 3.17994 19.4799 19.5379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 0.001024 512 3 1376 16320 0.539584 0.610304 31.0669 3.19629 35.4632 35.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 0.001024 512 3 1376 16128 0.53728 0.610592 18.664 3.18163 23.0443 23.0984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 0.001024 512 3 1376 15552 0.537568 0.60544 17.7468 3.14675 22.0861 22.1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 0.001024 512 3 1376 16400 0.569344 0.628544 31.9058 3.14131 36.304 36.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 0.001024 512 3 1376 16000 0.556256 0.628736 27.3397 3.11821 31.6949 31.7498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 0.001024 512 3 1376 16200 0.570208 0.626592 19.5236 3.23197 24.0038 24.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 0.001024 512 3 1376 16352 0.536256 0.60928 29.9825 3.12845 34.3071 34.3678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 0.001024 512 3 1376 16128 0.537536 0.613056 25.1914 3.14368 29.5395 29.6053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 0.001024 512 3 1376 15456 0.528064 0.600192 18.2053 3.08698 22.4706 22.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 0.001024 512 3 1376 16080 0.553952 0.618144 28.1784 3.11504 32.5224 32.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 0.001024 512 3 1376 15840 0.5376 0.611328 24.8719 3.17046 29.2429 29.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 0.001024 512 3 1376 15120 0.54752 0.6096 17.8062 3.07814 22.0951 22.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 0.001024 512 3 1376 16128 0.534528 0.606496 27.8339 3.15526 32.1831 32.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 0.001024 512 3 1376 15872 0.52976 0.601024 24.3516 3.09142 28.6254 28.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 0.001024 512 3 1376 15360 0.518144 0.590016 17.1378 3.02544 21.3196 21.3791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 0.001024 512 3 1400 16512 0.537472 0.618464 22.7172 3.19584 27.119 27.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1100 0.001024 512 3 1400 16512 0.539648 0.6144 15.3759 3.19094 19.7712 19.8267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 0.001024 512 3 1400 16480 0.555008 0.624064 26.4393 3.14192 30.8115 30.8736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 0.001024 512 3 1400 16320 0.54752 0.610496 16.3357 3.15814 20.7241 20.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 0.001024 512 3 1400 16080 0.552672 0.616448 11.7965 3.16995 16.1847 16.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 0.001024 512 3 1400 16416 0.538624 0.611296 23.2226 3.14685 27.5697 27.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 0.001024 512 3 1400 16320 0.538336 0.613632 14.9368 3.19024 19.3301 19.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 0.001024 512 3 1400 16128 0.538624 0.60928 12.7621 3.14128 17.0998 17.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 0.001024 512 3 1400 16352 0.557024 0.625824 26.1027 3.17994 30.5166 30.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 0.001024 512 3 1400 16128 0.535168 0.609184 17.2806 3.16893 21.6444 21.6999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 0.001024 512 3 1400 16128 0.557824 0.619488 12.2644 3.12128 16.6136 16.6769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 0.001024 512 3 1400 16512 0.54064 0.612192 24.2473 3.1959 28.6507 28.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 0.001024 512 3 1400 16128 0.536576 0.606144 15.9555 3.17325 20.3237 20.3858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 0.001024 512 3 1400 16128 0.536576 0.611424 11.7091 3.15942 16.0677 16.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 0.001024 512 3 1400 16416 0.557056 0.623616 33.8267 3.24112 38.2967 38.3549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 0.001024 512 3 1400 16128 0.538208 0.607264 20.0388 3.19904 24.4349 24.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 0.001024 512 3 1400 15984 0.549856 0.614208 20.0714 3.15587 24.4419 24.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 0.001024 512 3 1400 15552 0.535552 0.606208 19.0068 3.16419 23.3656 23.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 0.001024 512 3 1400 16320 0.541664 0.613376 31.8204 3.13862 36.166 36.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 0.001024 512 3 1400 16000 0.53552 0.610016 27.6241 3.14026 31.9584 32.0209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 0.001024 512 3 1400 15840 0.538656 0.611904 19.2297 3.13958 23.5712 23.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 0.001024 512 3 1400 16000 0.540416 0.614336 18.966 3.19514 23.3678 23.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 0.001024 512 3 1400 16320 0.539648 0.615168 28.8213 3.15254 33.1836 33.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 0.001024 512 3 1400 16128 0.538368 0.610112 24.5224 3.16742 28.8883 28.9506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 0.001024 512 3 1400 15552 0.536288 0.6072 17.5915 3.11421 21.8995 21.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 0.001024 512 3 1400 15360 0.519168 0.587776 16.3779 3.03507 20.5699 20.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 0.001024 512 3 1400 16400 0.56832 0.625824 28.8589 3.19475 33.2981 33.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 0.001024 512 3 1400 16000 0.55808 0.620512 25.1473 3.19424 29.5701 29.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 0.001024 512 3 1400 16200 0.56928 0.62976 18.6225 3.16493 23.0363 23.0996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 0.001024 512 3 1400 15200 0.520192 0.58528 16.7168 3.07133 20.9462 20.9996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 0.001024 512 3 1392 16448 0.539712 0.610336 22.7038 3.1887 27.093 27.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1100 0.001024 512 3 1392 16384 0.540672 0.615392 14.2434 3.33194 18.7828 18.8375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1100 0.001024 512 3 1392 16320 0.538368 0.615424 11.5063 3.16314 15.8722 15.9337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 0.001024 512 3 1392 16400 0.55808 0.623616 23.1811 3.18422 27.5991 27.6562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 0.001024 512 3 1392 16320 0.540608 0.61056 14.8746 3.2048 19.285 19.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 0.001024 512 3 1392 16080 0.575488 0.63792 12.8317 3.94781 18.0961 18.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 0.001024 512 3 1392 16416 0.538048 0.612448 25.6284 3.14698 29.9787 30.0431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 0.001024 512 3 1392 16320 0.539616 0.612352 16.7916 3.16416 21.1573 21.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 0.001024 512 3 1392 16128 0.539296 0.6104 11.842 3.15085 16.1919 16.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 0.001024 512 3 1392 16128 0.5376 0.61072 11.7043 3.1232 16.0285 16.0891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 0.001024 512 3 1392 16352 0.557856 0.62464 23.3489 3.15389 27.7364 27.7965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 0.001024 512 3 1392 16128 0.536576 0.610144 15.895 3.13443 20.2274 20.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 0.001024 512 3 1392 16128 0.55296 0.620672 16.654 3.12362 21.0021 21.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 0.001024 512 3 1392 16128 0.5376 0.610336 16.2259 3.16256 20.5885 20.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 0.001024 512 3 1392 16384 0.539552 0.613376 29.534 3.16342 33.9011 33.9579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 0.001024 512 3 1392 16128 0.535552 0.608256 14.9176 3.1776 19.2893 19.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 0.001024 512 3 1392 16128 0.540672 0.60928 15.0308 3.16794 19.4057 19.4634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 0.001024 512 3 1392 15872 0.531456 0.602112 14.7405 3.1583 19.0835 19.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 0.001024 512 3 1392 16416 0.556032 0.626976 31.2033 3.15117 35.5881 35.6499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 0.001024 512 3 1392 16128 0.538624 0.60784 26.5101 3.18384 30.8916 30.9467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 0.001024 512 3 1392 15984 0.55152 0.615136 19.2184 3.12013 23.5554 23.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 0.001024 512 3 1392 15552 0.537472 0.607104 17.6052 3.10656 21.9063 21.9672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 0.001024 512 3 1392 16320 0.538624 0.612992 28.8379 3.15309 33.201 33.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 0.001024 512 3 1392 16000 0.536576 0.615424 25.002 3.12112 29.3247 29.3847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 0.001024 512 3 1392 15840 0.539552 0.61136 18.6285 3.13549 22.9664 23.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 0.001024 512 3 1392 16000 0.540384 0.611392 17.6128 3.15299 21.9668 22.0282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 0.001024 512 3 1400 16576 0.538496 0.611488 26.4608 3.13213 30.7926 30.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1100 0.001024 512 3 1400 16512 0.542464 0.614208 16.384 3.16202 20.7518 20.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1100 0.001024 512 3 1400 16512 0.538624 0.61296 12.0565 3.14442 16.4033 16.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 0.001024 512 3 1400 16560 0.55584 0.635456 22.9545 3.1855 27.3817 27.4452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 0.001024 512 3 1400 16480 0.538656 0.609568 14.638 3.18106 19.0169 19.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 0.001024 512 3 1400 16320 0.552736 0.621568 12.5634 3.11898 16.9064 16.9658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1100 0.001024 512 3 1400 16320 0.535552 0.609856 12.0717 3.12893 16.3956 16.4588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 0.001024 512 3 1400 16512 0.538624 0.610944 25.0204 3.16589 29.3874 29.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 0.001024 512 3 1400 16512 0.538624 0.612384 16.9675 3.16064 21.3342 21.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 0.001024 512 3 1400 16416 0.5376 0.617152 12.2532 3.14646 16.6047 16.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 0.001024 512 3 1400 16128 0.549824 0.611136 11.4858 3.14928 15.8624 15.9375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 0.001024 512 3 1400 16464 0.556032 0.624 31.0505 3.13472 35.4152 35.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 0.001024 512 3 1400 16352 0.551776 0.610304 15.6139 3.12509 19.9679 20.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 0.001024 512 3 1400 16128 0.554112 0.618048 16.1515 3.14003 20.5159 20.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 0.001024 512 3 1400 16128 0.539648 0.613536 15.8036 3.16714 20.1728 20.2342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 0.001024 512 3 1400 16512 0.54272 0.616256 28.9648 3.15088 33.3271 33.3898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 0.001024 512 3 1400 16128 0.534528 0.607712 23.7584 3.12118 28.0721 28.1326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 0.001024 512 3 1400 16128 0.536512 0.611328 15.4343 3.12509 19.7579 19.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 0.001024 512 3 1400 15872 0.532384 0.602112 14.4967 3.1368 18.8197 18.8778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 0.001024 512 3 1400 16560 0.558112 0.626368 30.934 3.15059 35.3238 35.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 0.001024 512 3 1400 16416 0.537312 0.618656 26.7674 3.1457 31.1204 31.1816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 0.001024 512 3 1400 15984 0.551936 0.622592 19.2965 3.09523 23.6162 23.6783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 0.001024 512 3 1400 16128 0.5376 0.60736 17.9668 3.14464 22.3094 22.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 0.001024 512 3 1400 15840 0.544768 0.608256 15.0662 3.11709 19.3864 19.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 0.001024 512 3 1400 16480 0.5384 0.611328 28.4853 3.13549 32.822 32.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 0.001024 512 3 1400 16320 0.53552 0.611584 25.0254 3.12026 29.3427 29.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 0.001024 512 3 1400 16320 0.540608 0.612288 18.5098 3.19168 22.9043 22.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 0.001024 512 3 1400 16000 0.541696 0.6144 16.9529 3.21616 21.3789 21.4405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 0.001024 512 3 1400 15200 0.52224 0.587616 13.9508 3.0393 18.1508 18.2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 0.001024 512 3 1380 16576 0.539456 0.610528 23.0656 3.19552 27.4611 27.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 0.001024 512 3 1380 16512 0.540672 0.615072 14.6228 3.18874 19.0175 19.0753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1100 0.001024 512 3 1380 16512 0.538208 0.612352 12.8215 3.2041 17.2266 17.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1100 0.001024 512 3 1380 16128 0.536576 0.607584 12.1855 3.12944 16.5088 16.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 0.001024 512 3 1380 16560 0.556032 0.623648 24.7607 3.16442 29.1544 29.2137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 0.001024 512 3 1380 16480 0.538624 0.611328 16.7655 3.15722 21.1207 21.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 0.001024 512 3 1380 16320 0.55296 0.623424 12.1216 3.11853 16.4668 16.5287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 0.001024 512 3 1380 16320 0.536544 0.60896 11.4493 3.12803 15.7729 15.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 0.001024 512 3 1380 16512 0.5376 0.609952 30.7557 3.14778 35.0989 35.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 0.001024 512 3 1380 16512 0.538624 0.6144 15.4838 3.14771 19.8342 19.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 0.001024 512 3 1380 16416 0.539648 0.613568 15.9605 3.15392 20.3173 20.3768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 0.001024 512 3 1380 16128 0.5376 0.608256 15.3719 3.16877 19.737 19.7947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 0.001024 512 3 1380 16320 0.540416 0.609728 11.8145 3.14266 16.1593 16.2175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 0.001024 512 3 1380 16464 0.556736 0.6216 27.8852 3.18784 32.3024 32.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 0.001024 512 3 1380 16352 0.53456 0.609472 23.0666 3.12186 27.3816 27.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 0.001024 512 3 1380 16128 0.55296 0.617664 14.5629 3.16531 18.9506 19.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 0.001024 512 3 1380 16128 0.539648 0.614368 14.4036 3.19488 18.8037 18.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 0.001024 512 3 1380 15680 0.555008 0.615744 10.6834 3.1681 15.0714 15.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 0.001024 512 3 1380 16512 0.539264 0.613312 25.8097 3.19782 30.211 30.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 0.001024 512 3 1380 16128 0.535552 0.607168 21.2997 3.12691 25.6189 25.6768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 0.001024 512 3 1380 16128 0.536288 0.611456 13.9397 3.14675 18.2865 18.3451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 0.001024 512 3 1380 15872 0.53248 0.600384 13.3545 3.13651 17.6723 17.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 0.001024 512 3 1380 16000 0.540672 0.613184 11.3251 3.18618 15.7173 15.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 0.001024 512 3 1408 16512 0.538752 0.615328 22.5318 3.14634 26.8828 26.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 0.001024 512 3 1408 16512 0.541536 0.613184 14.4075 3.15926 18.7715 18.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1100 0.001024 512 3 1408 16320 0.538624 0.612704 12.339 3.14736 16.6869 16.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1100 0.001024 512 3 1408 16128 0.535552 0.610336 11.7518 3.12006 16.0716 16.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 0.001024 512 3 1408 16480 0.557056 0.622592 24.2764 3.15261 28.6612 28.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 0.001024 512 3 1408 16320 0.539232 0.611776 16.0297 3.1329 20.3657 20.4278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 0.001024 512 3 1408 16080 0.553984 0.618496 11.5183 3.11843 15.8577 15.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 0.001024 512 3 1408 16000 0.535552 0.623584 10.9361 3.12003 15.2661 15.3295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 0.001024 512 3 1408 16000 0.558016 0.625056 11.9583 3.13946 16.3326 16.3941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 0.001024 512 3 1408 16416 0.538432 0.616448 29.7262 3.1488 34.0778 34.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 0.001024 512 3 1408 16320 0.538432 0.613024 14.9264 3.14413 19.271 19.3312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 0.001024 512 3 1408 16128 0.538624 0.6136 14.805 3.13789 19.1471 19.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 0.001024 512 3 1408 16128 0.536352 0.61136 14.7945 3.1425 19.1334 19.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 0.001024 512 3 1408 15840 0.541568 0.608736 10.9237 3.14144 15.2674 15.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 0.001024 512 3 1408 16352 0.574464 0.62272 27.0353 3.19824 31.502 31.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 0.001024 512 3 1408 16128 0.536608 0.608224 21.9822 3.19693 26.3753 26.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 0.001024 512 3 1408 16128 0.551936 0.62064 14.1717 3.11328 18.5068 18.5682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 0.001024 512 3 1408 16128 0.539456 0.612896 13.8894 3.18566 18.2779 18.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 0.001024 512 3 1408 15680 0.556032 0.618688 10.3639 3.12426 14.7134 14.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 0.001024 512 3 1408 16512 0.54064 0.615712 25.7373 3.1593 30.1051 30.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 0.001024 512 3 1408 16128 0.535904 0.607232 20.7155 3.10678 25.0175 25.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 0.001024 512 3 1408 16128 0.536576 0.610304 13.556 3.12851 17.8817 17.9456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 0.001024 512 3 1408 15872 0.530432 0.601568 13.2812 3.14211 17.6092 17.6703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 0.001024 512 3 1408 16000 0.540608 0.627712 10.9947 3.14362 15.3562 15.4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 0.001024 512 3 1408 15360 0.518144 0.588704 10.078 3.03446 14.2713 14.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1100 0.001024 512 3 1408 16320 0.541696 0.613408 22.3406 3.19171 26.7368 26.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 0.001024 512 3 1408 16256 0.541696 0.6144 26.0238 3.15494 30.3853 30.4445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 0.001024 512 3 1408 16256 0.539648 0.615392 21.6185 3.18438 26.0083 26.0703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 0.001024 512 3 1408 16128 0.540544 0.614432 13.8301 3.1495 18.1832 18.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 0.001024 512 3 1408 15872 0.535552 0.608864 13.4392 3.17171 17.8048 17.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1100 0.001024 512 3 1408 16000 0.536576 0.606208 11.0127 3.17907 15.3843 15.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1100 0.001024 512 3 1408 15744 0.534656 0.611456 10.5687 3.1449 14.9074 14.9672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1100 0.001024 512 3 1408 15680 0.538624 0.615424 8.80304 3.1447 13.1523 13.2137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1100 0.001024 512 3 1408 15360 0.534432 0.603136 9.81811 3.09114 14.0978 14.1537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1100 0.001024 512 3 1380 16128 0.540672 0.61424 8.3952 3.14266 12.7451 12.8046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1100 0.001024 512 3 1408 16128 0.539616 0.610336 8.35434 3.15955 12.7137 12.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1100 0.001024 512 3 1400 15680 0.553888 0.61952 8.0103 3.11181 12.3546 12.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1100 0.001024 512 3 1392 15680 0.55664 0.620288 8.43981 3.13174 12.7982 12.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1100 0.001024 512 3 1376 16128 0.5376 0.610112 10.43 3.12525 14.7522 14.8165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1100 0.001024 512 3 1376 14400 0.51712 0.583808 14.9484 3.11888 19.2195 19.2759
