`timescale 10ns/1ns
//`include "uart_tx.v"
//`include "uart_rx.v"
//`include "uart_baud.v" 

module UART (
    input clk,
    input rst,
    input rx_in,
    output tx_out,
    output [7:0] bus_out,
    input [7:0] bus_in );

    localparam  receiver = 1'b1,
                transimitter = 1'b0;

    //ä¸­é—´è¿çº¿
    wire clk_baud;
    wire clk_baud_sample;


    //æ³¢ç‰¹æ—¶é’Ÿå®ä¾‹åŒ?
    uart_baud     uart_baud_ins (
        .clk             (clk),
        .clk_baud        (clk_baud),
        .clk_baud_sample (clk_baud_sample) );

        uart_tx        uart_tx_ins (
            .clk_baud    (clk_baud),
            .rst         (rst),
            .bus_in      (bus_in),
            .tx_out      (tx_out) );

    // æ¥æ”¶æ¨¡å—å®ä¾‹åŒ?
        uart_rx        uart_rx_ins (
            .clk_baud     (clk_baud),
            .clk_baud_sample (clk_baud_sample),
            .rst          (rst),
            .rx_in        (rx_in),
            .bus_out      (bus_out) );



endmodule