00102054 T ad77681_apply_gain
00101f98 T ad77681_apply_offset
00102970 T ad77681_clear_error_flags
00100748 T ad77681_compute_crc8
0010083c T ad77681_compute_xor
00100ee0 T ad77681_CRC_status_handling
001012c8 T ad77681_data_to_voltage
00102a14 T ad77681_error_flags_enabe
00100cb4 T ad77681_get_frame_16bit
00100c24 T ad77681_get_rx_buf_len
00102788 T ad77681_global_gpio
00102660 T ad77681_gpio_inout
00102864 T ad77681_gpio_open_drain
00102454 T ad77681_gpio_read
00102538 T ad77681_gpio_write
00101f64 T ad77681_initiate_sync
00101bd0 T ad77681_power_down
00102110 T ad77681_programmable_filter
001027cc T ad77681_scratchpad
00101b00 T ad77681_set_50HZ_rejection
00101764 T ad77681_set_AINn_buffer
001017c4 T ad77681_set_AINp_buffer
00101b48 T ad77681_set_continuos_read
00101d44 T ad77681_set_convlen
00101c50 T ad77681_set_conv_mode
00101db4 T ad77681_set_crc_sel
001018fc T ad77681_set_filter_type
0010169c T ad77681_set_mclk_div
0010163c T ad77681_set_power_mode
0010182c T ad77681_set_REFn_buffer
00101894 T ad77681_set_REFp_buffer
00101e70 T ad77681_set_status_bit
00102f64 T ad77681_setup
00101704 T ad77681_set_VCM_output
00101514 T ad77681_SINC3_ODR
00101ee0 T ad77681_soft_reset
00100d78 T ad77681_spi_read_adc_data
00100b08 T ad77681_spi_read_mask
001008e8 T ad77681_spi_reg_read
00100a58 T ad77681_spi_reg_write
00100b6c T ad77681_spi_write_mask
00102bfc T ad77681_status
00101378 T ad77681_update_sample_rate
00124034 D ADC_default_init_param
00114424 T __aeabi_idiv
00114664 W __aeabi_idiv0
00114644 T __aeabi_idivmod
00114664 W __aeabi_ldiv0
00114218 T __aeabi_uidiv
00114404 T __aeabi_uidivmod
00114668 T __aeabi_uldivmod
00112480 T align_malloc
00111a80 T alt_acp_id_map_dynamic_read_options_set
00111758 T alt_acp_id_map_dynamic_read_set
00111ad4 T alt_acp_id_map_dynamic_write_options_set
001118ec T alt_acp_id_map_dynamic_write_set
00111380 T alt_acp_id_map_fixed_read_set
0011156c T alt_acp_id_map_fixed_write_set
00111b28 T alt_acp_id_map_read_options_get
00111e88 T alt_acp_id_map_write_options_get
001110f8 T alt_addr_space_remap
001132e4 T alt_cache_l1_branch_disable
00113298 T alt_cache_l1_branch_enable
00113330 T alt_cache_l1_branch_invalidate
00113364 T alt_cache_l1_branch_is_enabled
00112d60 T alt_cache_l1_data_clean
00112df4 T alt_cache_l1_data_clean_all
00112cf0 t alt_cache_l1_data_clean_helper
00112a70 T alt_cache_l1_data_disable
00112a14 T alt_cache_l1_data_enable
00112b84 T alt_cache_l1_data_invalidate
00112bf8 T alt_cache_l1_data_invalidate_all
00112b14 t alt_cache_l1_data_invalidate_helper
00112acc T alt_cache_l1_data_is_enabled
00112f7c T alt_cache_l1_data_purge
00113010 T alt_cache_l1_data_purge_all
00112f0c t alt_cache_l1_data_purge_helper
001128cc T alt_cache_l1_disable_all
001128a0 T alt_cache_l1_enable_all
00112950 T alt_cache_l1_instruction_disable
001128f4 T alt_cache_l1_instruction_enable
001129e4 T alt_cache_l1_instruction_invalidate
0011299c T alt_cache_l1_instruction_is_enabled
00113204 T alt_cache_l1_parity_disable
00113128 T alt_cache_l1_parity_enable
00113250 T alt_cache_l1_parity_is_enabled
001133f8 T alt_cache_l1_prefetch_disable
001133ac T alt_cache_l1_prefetch_enable
00113444 T alt_cache_l1_prefetch_is_enabled
00113aa8 T alt_cache_l2_clean
00113b20 T alt_cache_l2_clean_all
001139d4 t alt_cache_l2_clean_helper
0011370c T alt_cache_l2_disable
00113f20 T alt_cache_l2_ecc_start
001136cc T alt_cache_l2_enable
0011348c T alt_cache_l2_init
00113dd0 T alt_cache_l2_int_disable
00113d74 T alt_cache_l2_int_enable
00113e54 T alt_cache_l2_int_raw_status_get
00113e78 T alt_cache_l2_int_status_clear
00113e30 T alt_cache_l2_int_status_get
001138d8 T alt_cache_l2_invalidate
00113950 T alt_cache_l2_invalidate_all
00113808 t alt_cache_l2_invalidate_helper
00113744 T alt_cache_l2_is_enabled
0011364c T alt_cache_l2_parity_disable
001135e8 T alt_cache_l2_parity_enable
00113684 T alt_cache_l2_parity_is_enabled
00113568 T alt_cache_l2_prefetch_disable
00113530 T alt_cache_l2_prefetch_enable
001135a0 T alt_cache_l2_prefetch_is_enabled
00113c78 T alt_cache_l2_purge
00113cf0 T alt_cache_l2_purge_all
00113ba4 t alt_cache_l2_purge_helper
0011378c T alt_cache_l2_sync
00113514 T alt_cache_l2_uninit
0012c0e0 d alt_cache_l2_waymask
00112644 T alt_cache_system_clean
00112574 T alt_cache_system_disable
0011254c T alt_cache_system_enable
0011259c T alt_cache_system_invalidate
001126d8 T alt_cache_system_purge
00110428 T alt_clk_clkmgr_reinit
001106cc T alt_clk_clkmgr_uninit
00107304 T alt_clk_clock_disable
00107780 T alt_clk_clock_enable
0010af0c T alt_clk_divider_get
0010bb6c T alt_clk_divider_set
00108ff8 T alt_clk_ext_clk_freq_get
00108e20 T alt_clk_ext_clk_freq_set
0010dd38 T alt_clk_freq_get
0010f93c T alt_clk_group_cfg_raw_get
0010fcd0 T alt_clk_group_cfg_raw_set
0010f878 T alt_clk_irq_disable
0010f8dc T alt_clk_irq_enable
00107c3c T alt_clk_is_enabled
001068e8 T alt_clk_is_in_safe_mode
00106704 T alt_clk_lock_status_clear
00106764 T alt_clk_lock_status_get
0010bac4 t alt_clkmgr_is_val_modulo_n
001064e0 t alt_clk_mgr_wait
001069b0 T alt_clk_pll_bypass_disable
00106d6c T alt_clk_pll_bypass_enable
001090b0 T alt_clk_pll_cfg_get
001095c4 T alt_clk_pll_cfg_set
001100a8 T alt_clk_pll_cntr_maxfreq_recalc
00106668 t alt_clk_pllcounter_write
0010ad64 T alt_clk_pll_guard_band_get
0010ae08 T alt_clk_pll_guard_band_set
001070cc T alt_clk_pll_is_bypassed
0010678c T alt_clk_pll_is_locked
001065a4 t alt_clk_pll_lock_wait
001071e8 T alt_clk_pll_source_get
00106528 T alt_clk_plls_settle_wait
00109b20 T alt_clk_pll_vco_cfg_get
0010a3f8 T alt_clk_pll_vco_cfg_set
00109c70 t alt_clk_pll_vco_chg_methods_get
0010a800 T alt_clk_pll_vco_freq_get
00106854 T alt_clk_safe_mode_clear
001081ac T alt_clk_source_get
00108934 T alt_clk_source_set
0010b608 t alt_clk_within_freq_limits
0012c000 d alt_ext_clk_paramblok
00110e80 T alt_globaltmr_autoinc_get
00110ea4 T alt_globaltmr_autoinc_mode_start
00110edc T alt_globaltmr_autoinc_mode_stop
00110df0 T alt_globaltmr_autoinc_set
00110bac T alt_globaltmr_comp_get
00110c1c T alt_globaltmr_comp_get64
00110cb4 T alt_globaltmr_comp_mode_start
00110cec T alt_globaltmr_comp_mode_stop
00110a5c T alt_globaltmr_comp_set
00110b00 T alt_globaltmr_comp_set64
00110a38 T alt_globaltmr_counter_get_hi32
00110a14 T alt_globaltmr_counter_get_low32
00110860 T alt_globaltmr_get
00110944 T alt_globaltmr_get64
001107a4 T alt_globaltmr_init
00111038 T alt_globaltmr_int_clear_pending
00110f68 T alt_globaltmr_int_disable
00110fa0 T alt_globaltmr_int_enable
0011109c T alt_globaltmr_int_if_pending_clear
00111000 T alt_globaltmr_int_is_enabled
00111064 T alt_globaltmr_int_is_pending
00110f14 T alt_globaltmr_is_autoinc_mode
00110d24 T alt_globaltmr_is_comp_mode
001106f4 T alt_globaltmr_is_running
00110f4c T alt_globaltmr_maxcounter_get
00110d5c T alt_globaltmr_prescaler_get
00110d88 T alt_globaltmr_prescaler_set
00110c80 T alt_globaltmr_remain_get
0011081c T alt_globaltmr_start
001107d8 T alt_globaltmr_stop
0011072c T alt_globaltmr_uninit
00113ec4 W alt_int_dist_pending_clear
00111260 T alt_l2_addr_filter_cfg_get
001112f0 T alt_l2_addr_filter_cfg_set
00111220 T alt_mpu_addr_space_remap_0_to_sdram
0012c040 d alt_pll_clk_paramblok
0012c0a0 d alt_pll_cntr_maxfreq
00106354 T alt_reset_cold_reset
00106320 T alt_reset_event_clear
001062fc T alt_reset_event_get
00106380 T alt_reset_warm_reset
0011c958 T __any_on
0011fd18 T __ascii_mbtowc
00120348 T __ascii_wctomb
0012cabc B __auto_semihosting
00104cdc T axi_dmac_init
00104a08 T axi_dmac_read
00104dec T axi_dmac_remove
00104a88 T axi_dmac_transfer
00104a48 T axi_dmac_write
00104e28 T axi_io_read
00104e6c T axi_io_write
00104d70 T axi_wait
0011c654 T __b2d
0011bcec T _Balloc
0011bd74 T _Bfree
001212d8 r blanks.8386
001212f8 r blanks.8400
0012111c r blanks.8406
00121180 r blanks.8421
00100484 T cache_configuration
0010046c T cache_fun
001147c0 T calloc
001147e0 T _calloc_r
0011ac50 T _cleanup
0011cf44 T cleanup_glue
0011ab14 T _cleanup_r
00105fcc T clear_irq
00104eb0 T _close
0011f78c T _close_r
0012caa0 b completed.7622
0010583c T construct_extended_mm_to_mm_descriptor
001058f4 T construct_extended_mm_to_mm_descriptor_64
001056cc T construct_extended_mm_to_st_descriptor
00105784 T construct_extended_mm_to_st_descriptor_64
0010555c T construct_extended_st_to_mm_descriptor
00105614 T construct_extended_st_to_mm_descriptor_64
001054f8 T construct_standard_mm_to_mm_descriptor
00105494 T construct_standard_mm_to_st_descriptor
00105430 T construct_standard_st_to_mm_descriptor
0011c8ec T __copybits
         w __cs3_argc
         w __cs3_argv
01100040 A __cs3_heap_end
0012ca98 D __cs3_heap_limit
0012cb08 B __cs3_heap_start
00100040 T __cs3_interrupt_vector
00100040 T __cs3_interrupt_vector_arm
0012050c T __cs3_isr_dabort
00120514 T __cs3_isr_fiq
001204fc T __cs3_isr_interrupt
00120510 T __cs3_isr_irq
00120508 T __cs3_isr_pabort
001204fc W __cs3_isr_reserved
00120504 T __cs3_isr_swi
00120500 T __cs3_isr_undef
001203c8 T __cs3_premain
fffe0000 ? __cs3_region_end_boot_rom
00000000 ? __cs3_region_end_oc_ram
01100040 T __cs3_region_end_ram
fffd0000 A __cs3_region_init_boot_rom
ffff0000 A __cs3_region_init_oc_ram
00100040 A __cs3_region_init_ram
00000000 A __cs3_region_init_size_boot_rom
00000000 A __cs3_region_init_size_oc_ram
0002ca60 A __cs3_region_init_size_ram
00000002 A __cs3_region_num
00121474 R __cs3_regions
0012149c R __cs3_regions_end
00010000 A __cs3_region_size_boot_rom
00010000 A __cs3_region_size_oc_ram
01000000 A __cs3_region_size_ram
fffd0000 ? __cs3_region_start_boot_rom
ffff0000 ? __cs3_region_start_oc_ram
00100040 T __cs3_region_start_ram
00000000 A __cs3_region_zero_size_boot_rom
00000000 A __cs3_region_zero_size_oc_ram
00000068 A __cs3_region_zero_size_ram
00100080 T __cs3_reset
00100080 T __cs3_reset_cycloneV_dk_ram
01100040 A __cs3_stack
         U __cs3_start_asm
00100084 T __cs3_start_c
00112778 t cssidr_decode_helper
00121328 R _ctype_
0011c72c T __d2b
         w __deregister_frame_info
0010011c t deregister_tm_clones
00106224 T disable_global_interrupt_mask
00106194 T disable_stop_on_early_termination
00106104 T disable_stop_on_error
00114424 T __divsi3
0011442c t .divsi3_skip_div0_test
00100184 t __do_global_dtors_aux
00121470 r __do_global_dtors_aux_fini_array_entry
00124004 D __dso_handle
00119648 T _dtoa_r
0012caa0 D _edata
0012059c r __EH_FRAME_BEGIN__
00105070 T enable_all_caches
00105268 T enable_branch_prediction
00105224 T enable_caches
001052ac T enable_early_BRESP
00105320 T enable_exclusive_caching
001061dc T enable_global_interrupt_mask
00105248 T enable_L1_D
00105300 T enable_L1_D_side_prefetch
00105258 T enable_L1_I
00105278 T enable_L2
00105310 T enable_L2_prefetch_hint
00105364 T enable_L2_speculative_linefill
00105090 T enable_MMU
00105350 T enable_SCU
0010614c T enable_stop_on_early_termination
001060bc T enable_stop_on_error
00105288 T enable_store_buffer_device_limitation
001052d0 T enable_write_full_line_zeros
0012cb08 B _end
0012cb08 B __end
0012cb00 B errno
00120518 T __errno
001214a0 R _etext
         w exit
0011f920 T fclose
0011f7c4 T _fclose_r
0011aadc T fflush
0011aa48 T _fflush_r
00121458 R _fini
00121474 R __fini_array_end
00121470 R __fini_array_start
00105150 t Finished
00112360 T fpga_dma_config_transfer
00112330 T fpga_dma_init
00112260 T fpga_dma_read_bit
001121e8 T fpga_dma_read_reg
00112420 T fpga_dma_start_transfer
00112450 T fpga_dma_transfer_done
0011229c T fpga_dma_write_bit
00112220 T fpga_dma_write_reg
0011aba0 t __fp_lock
0011ae40 T __fp_lock_all
0011abd4 t __fp_unlock
0011ae64 T __fp_unlock_all
0011fae4 T fputwc
0011f938 T __fputwc
0011fa3c T _fputwc_r
001001c8 t frame_dummy
00121454 r __frame_dummy_init_array_entry
0012059c r __FRAME_END__
00114898 T free
0011af9c T _free_r
00104ee8 T _fstat
0011fb20 T _fstat_r
00100040 T _ftext
0011b72c T _fwalk
0011b7a4 T _fwalk_reent
00120370 W __generic_gxx_active_p
0012038c W __generic_gxx_getspecific
00120378 W __generic_gxx_key_create
00120378 t __generic_gxx_key_create.localalias.2
00120384 W __generic_gxx_key_delete
001203c4 W __generic_gxx_mutex_destroy
001203a0 W __generic_gxx_mutex_init_function
001203c0 W __generic_gxx_mutex_lock
001203bc W __generic_gxx_mutex_trylock
001203b8 W __generic_gxx_mutex_unlock
00120380 W __generic_gxx_once
001203a4 W __generic_gxx_recursive_mutex_destroy
001203a4 t __generic_gxx_recursive_mutex_destroy.localalias.1
0012039c W __generic_gxx_recursive_mutex_init_function
0012039c t __generic_gxx_recursive_mutex_init_function.localalias.0
001203b4 W __generic_gxx_recursive_mutex_lock
001203b0 W __generic_gxx_recursive_mutex_trylock
001203ac W __generic_gxx_recursive_mutex_unlock
00120394 W __generic_gxx_setspecific
00113eec t get_current_cpu_num
0011fb98 t __get_current_locale
00114870 T __getreent
00121114 R _global_impure_ptr
0012c928 D __global_locale
0012ca94 d heap.5522
0011bf48 T __hi0bits
0011c038 T __i2b
0012c0f0 d impure_data
0012c0e8 D _impure_ptr
0012142c R _init
00121458 R __init_array_end
00121448 R __init_array_start
001051c0 T initialize_L2C
00115144 t __init___malloc_lock_object
0011ae88 t __init___sfp_lock
0011ae94 t __init___sinit_lock
0010517c t init_ttb_1
00105378 T invalidate_and_flush
00104f24 T _isatty
0011fb60 T _isatty_r
         w _ITM_deregisterTMCloneTable
         w _ITM_registerTMCloneTable
00124000 d __JCR_END__
00124000 d __JCR_LIST__
         w _Jv_RegisterClasses
00002c02 a L1_DEVICE_010_00
00000c0a a L1_NORMAL_000_10
00000c0e a L1_NORMAL_000_11
00001c0e a L1_NORMAL_001_11
00005c06 a L1_NORMAL_101_01
00005c0e a L1_NORMAL_101_11
00006c0a a L1_NORMAL_110_10
00006c0e a L1_NORMAL_110_11
00007c06 a L1_NORMAL_111_01
00007c0a a L1_NORMAL_111_10
00017c0e a L1_NORMAL_111_11
00128000 d L1_TTB
fffef000 a L2CC_PL310
00120524 T __libc_init_array
0011bfa0 T __lo0bits
0011b850 T localeconv
0011b824 T __localeconv_l
0011b82c T _localeconv_r
0011fc4c T __locale_ctype_ptr
0011fc44 T __locale_ctype_ptr_l
0011fc20 T __locale_mb_cur_max
001050e8 t Loop1
00105124 t Loop2
00105128 t Loop3
00104f5c T _lseek
0011fc80 T _lseek_r
0011c308 T __lshift
00100224 T main
00114880 T malloc
0012c518 D __malloc_av_
0012cac4 B __malloc_current_mallinfo
0011512c T __malloc_lock
0012caf4 b __malloc_lock_object
0012caec B __malloc_max_sbrked_mem
0012caf0 B __malloc_max_total_mem
001148b0 T _malloc_r
0012c920 D __malloc_sbrk_base
0012cac0 B __malloc_top_pad
0011aea0 T _malloc_trim_r
0012c924 D __malloc_trim_threshold
00115138 T __malloc_unlock
0011fcc4 T _mbtowc_r
0011c3f4 T __mcmp
0011c454 T __mdiff
0011b9f0 T memchr
0011ba90 T memcpy
0011bba4 T memmove
0011501c T memset
001212b0 R __mprec_bigtens
0011c8b0 T _mprec_log10
001211c0 R __mprec_tens
00121288 R __mprec_tinytens
0011bd90 T __multadd
0011c058 T __multiply
00112528 t null_printf
0012caa4 b object.7627
001211b0 r p05.7236
0012cb04 B _PathLocale
001051f4 t poll_invalidate
0011c20c T __pow5mult
00121448 R __preinit_array_end
00121444 R __preinit_array_start
00115184 T printf
00115150 T _printf_r
001152bc T puts
001151bc T _puts_r
00119470 t quorem
0011c830 T __ratio
00104f9c T _read
00105d74 T read_busy
00105c50 T read_csr_control
00105c7c T read_csr_read_descriptor_buffer_fill_level
00105d10 T read_csr_read_sequence_number
00105ce0 T read_csr_response_buffer_fill_level
00105c28 T read_csr_status
00105cac T read_csr_write_descriptor_buffer_fill_level
00105d40 T read_csr_write_sequence_number
00105db0 T read_descriptor_buffer_empty
00105dec T read_descriptor_buffer_full
00105f90 T read_irq
00105b94 T read_mm_response
0011fd64 T _read_r
00105edc T read_resetting
00105e28 T read_response_buffer_empty
00105e64 T read_response_buffer_full
00105ea0 T read_stopped
00105f54 T read_stopped_on_early_termination
00105f18 T read_stopped_on_error
0011c9d8 T _realloc_r
0011cf70 T _reclaim_reent
         w __register_frame_info
0010014c t register_tm_clones
00106088 T reset_dispatcher
0011be60 T __s2b
00119260 t __sbprintf
0011f67c t __sbprintf
00120490 T _sbrk
001152d4 T _sbrk_r
0011d118 T __sclose
0011d090 T __seofread
0011fc60 T setlocale
0011fbb8 T _setlocale_r
0011a820 T __sflush_r
0011ac08 T __sfmoreglue
0011acfc T __sfp
0012cafc b __sfp_lock
0011ae10 T __sfp_lock_acquire
0011ae1c T __sfp_lock_release
0011b27c T __sfvwrite_r
00000000 a shift
00000000 a shift
0011ac68 T __sinit
0012caf8 b __sinit_lock
0011ae28 T __sinit_lock_acquire
0011ae34 T __sinit_lock_release
00105144 t Skip
0011b908 T __smakebuf_r
00103de4 t spi_engine_compile_message
00104094 T spi_engine_init
0010461c T spi_engine_offload_init
00104734 T spi_engine_offload_transfer
001038ec t spi_engine_queue_add_cmd
0010395c t spi_engine_queue_append_cmd
00103a54 t spi_engine_queue_free
001039b0 t spi_engine_queue_get_cmd
00103880 t spi_engine_queue_new_cmd
00103634 T spi_engine_read
0010497c T spi_engine_remove
00103bc4 t spi_engine_set_cs
001036e0 T spi_engine_set_speed
00103674 T spi_engine_set_transfer_width
00103b3c t spi_engine_transfer
00103e98 t spi_engine_transfer_message
001035d4 T spi_engine_write
0010433c T spi_engine_write_and_read
00103cb4 t spi_engine_write_cmd
00103ad8 t spi_engine_write_cmd_reg
00124020 D spi_eng_init_param
00120ab8 R spi_eng_platform_ops
00103c60 t spi_gen_sleep_ns
001037f0 t spi_get_sleep_div
001037bc t spi_get_word_lenght
00103738 t spi_get_words_number
001034d4 T spi_init
00124008 D spi_msg_cmds
00103558 T spi_remove
0010358c T spi_write_and_read
00115374 T sprintf
0011530c T _sprintf_r
0011e354 T __sprint_r
0011e2ac t __sprint_r.part.0
0011d060 T __sread
0011d0ec T __sseek
0011d120 T __ssprint_r
00100110 T _start
001062b4 T start_descriptors
00106040 T start_dispatcher
0011ab20 t std.isra.0
0010626c T stop_descriptors
00105ff8 T stop_dispatcher
0011fdc8 T strcmp
00115400 T strlen
0011d2b4 T _svfiprintf_r
001154e0 T _svfprintf_r
001201c4 T __swbuf
0012009c T __swbuf_r
0011b874 T __swhatbuf_r
0011d098 T __swrite
0011932c T __swsetup_r
00124064 d _sync_id
0012caa0 D __TMC_END__
001146a8 T __udivmoddi4
00114218 T __udivsi3
00114218 t .udivsi3_skip_div0_test
0011c5ec T __ulp
0011f654 T vfiprintf
0011e370 T _vfiprintf_r
00120418 t __vfp_init
00119238 T vfprintf
00117308 T _vfprintf_r
0012026c T wcrtomb
001201e4 T _wcrtomb_r
001202fc T _wctomb_r
00104fc8 T _write
00105a4c T write_extended_descriptor
0011f748 T _write_r
001059ac T write_standard_descriptor
001212e8 r zeroes.8387
00121308 r zeroes.8401
0012112c r zeroes.8407
00121190 r zeroes.8422
