<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3092" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3092{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_3092{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_3092{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3092{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_3092{left:172px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#t6_3092{left:172px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t7_3092{left:172px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3092{left:172px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3092{left:69px;bottom:996px;letter-spacing:-0.16px;word-spacing:-1.09px;}
#ta_3092{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#tb_3092{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3092{left:69px;bottom:946px;letter-spacing:-0.18px;word-spacing:-0.83px;}
#td_3092{left:69px;bottom:929px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#te_3092{left:69px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3092{left:69px;bottom:888px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3092{left:69px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3092{left:69px;bottom:812px;letter-spacing:0.12px;}
#ti_3092{left:151px;bottom:812px;letter-spacing:0.16px;word-spacing:0.01px;}
#tj_3092{left:69px;bottom:788px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_3092{left:69px;bottom:771px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tl_3092{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3092{left:69px;bottom:738px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tn_3092{left:69px;bottom:721px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#to_3092{left:69px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_3092{left:69px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3092{left:69px;bottom:663px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#tr_3092{left:69px;bottom:646px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#ts_3092{left:69px;bottom:629px;letter-spacing:-0.16px;}
#tt_3092{left:69px;bottom:363px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3092{left:69px;bottom:346px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tv_3092{left:69px;bottom:329px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#tw_3092{left:69px;bottom:313px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tx_3092{left:69px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_3092{left:69px;bottom:279px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tz_3092{left:69px;bottom:262px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t10_3092{left:69px;bottom:246px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#t11_3092{left:69px;bottom:229px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_3092{left:69px;bottom:204px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t13_3092{left:69px;bottom:180px;letter-spacing:-0.13px;}
#t14_3092{left:95px;bottom:180px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t15_3092{left:95px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3092{left:69px;bottom:139px;letter-spacing:-0.14px;}
#t17_3092{left:95px;bottom:139px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#t18_3092{left:95px;bottom:122px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t19_3092{left:404px;bottom:122px;}
#t1a_3092{left:412px;bottom:122px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1b_3092{left:354px;bottom:407px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1c_3092{left:436px;bottom:407px;letter-spacing:0.15px;word-spacing:-0.09px;}
#t1d_3092{left:646px;bottom:549px;letter-spacing:0.13px;}
#t1e_3092{left:645px;bottom:528px;letter-spacing:0.15px;}
#t1f_3092{left:645px;bottom:508px;letter-spacing:0.22px;}
#t1g_3092{left:645px;bottom:488px;letter-spacing:0.06px;}
#t1h_3092{left:645px;bottom:467px;letter-spacing:0.1px;}
#t1i_3092{left:645px;bottom:447px;letter-spacing:0.19px;}
#t1j_3092{left:283px;bottom:549px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1k_3092{left:409px;bottom:549px;letter-spacing:0.1px;word-spacing:-0.33px;}
#t1l_3092{left:302px;bottom:570px;letter-spacing:0.06px;word-spacing:0.02px;}
#t1m_3092{left:481px;bottom:570px;letter-spacing:0.09px;}

.s1_3092{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3092{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3092{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s4_3092{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3092{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3092{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3092{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3092{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3092" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3092Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3092" style="-webkit-user-select: none;"><object width="935" height="1210" data="3092/3092.svg" type="image/svg+xml" id="pdf3092" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3092" class="t s1_3092">3-8 </span><span id="t2_3092" class="t s1_3092">Vol. 3A </span>
<span id="t3_3092" class="t s2_3092">PROTECTED-MODE MEMORY MANAGEMENT </span>
<span id="t4_3092" class="t s3_3092">Requested Privilege Level (RPL) </span>
<span id="t5_3092" class="t s4_3092">(Bits 0 and 1) — Specifies the privilege level of the selector. The privilege level can range from 0 to </span>
<span id="t6_3092" class="t s4_3092">3, with 0 being the most privileged level. See Section 5.5, “Privilege Levels,” for a description of the </span>
<span id="t7_3092" class="t s4_3092">relationship of the RPL to the CPL of the executing program (or task) and the descriptor privilege </span>
<span id="t8_3092" class="t s4_3092">level (DPL) of the descriptor the segment selector points to. </span>
<span id="t9_3092" class="t s4_3092">The first entry of the GDT is not used by the processor. A segment selector that points to this entry of the GDT (that </span>
<span id="ta_3092" class="t s4_3092">is, a segment selector with an index of 0 and the TI flag set to 0) is used as a “null segment selector.” The processor </span>
<span id="tb_3092" class="t s4_3092">does not generate an exception when a segment register (other than the CS or SS registers) is loaded with a null </span>
<span id="tc_3092" class="t s4_3092">selector. It does, however, generate an exception when a segment register holding a null selector is used to access </span>
<span id="td_3092" class="t s4_3092">memory. A null selector can be used to initialize unused segment registers. Loading the CS or SS register with a null </span>
<span id="te_3092" class="t s4_3092">segment selector causes a general-protection exception (#GP) to be generated. </span>
<span id="tf_3092" class="t s4_3092">Segment selectors are visible to application programs as part of a pointer variable, but the values of selectors are </span>
<span id="tg_3092" class="t s4_3092">usually assigned or modified by link editors or linking loaders, not application programs. </span>
<span id="th_3092" class="t s5_3092">3.4.3 </span><span id="ti_3092" class="t s5_3092">Segment Registers </span>
<span id="tj_3092" class="t s4_3092">To reduce address translation time and coding complexity, the processor provides registers for holding up to 6 </span>
<span id="tk_3092" class="t s4_3092">segment selectors (see Figure 3-7). Each of these segment registers support a specific kind of memory reference </span>
<span id="tl_3092" class="t s4_3092">(code, stack, or data). For virtually any kind of program execution to take place, at least the code-segment (CS), </span>
<span id="tm_3092" class="t s4_3092">data-segment (DS), and stack-segment (SS) registers must be loaded with valid segment selectors. The processor </span>
<span id="tn_3092" class="t s4_3092">also provides three additional data-segment registers (ES, FS, and GS), which can be used to make additional data </span>
<span id="to_3092" class="t s4_3092">segments available to the currently executing program (or task). </span>
<span id="tp_3092" class="t s4_3092">For a program to access a segment, the segment selector for the segment must have been loaded in one of the </span>
<span id="tq_3092" class="t s4_3092">segment registers. So, although a system can define thousands of segments, only 6 can be available for immediate </span>
<span id="tr_3092" class="t s4_3092">use. Other segments can be made available by loading their segment selectors into these registers during program </span>
<span id="ts_3092" class="t s4_3092">execution. </span>
<span id="tt_3092" class="t s4_3092">Every segment register has a “visible” part and a “hidden” part. (The hidden part is sometimes referred to as a </span>
<span id="tu_3092" class="t s4_3092">“descriptor cache” or a “shadow register.”) When a segment selector is loaded into the visible part of a segment </span>
<span id="tv_3092" class="t s4_3092">register, the processor also loads the hidden part of the segment register with the base address, segment limit, and </span>
<span id="tw_3092" class="t s4_3092">access control information from the segment descriptor pointed to by the segment selector. The information cached </span>
<span id="tx_3092" class="t s4_3092">in the segment register (visible and hidden) allows the processor to translate addresses without taking extra bus </span>
<span id="ty_3092" class="t s4_3092">cycles to read the base address and limit from the segment descriptor. In systems in which multiple processors </span>
<span id="tz_3092" class="t s4_3092">have access to the same descriptor tables, it is the responsibility of software to reload the segment registers when </span>
<span id="t10_3092" class="t s4_3092">the descriptor tables are modified. If this is not done, an old segment descriptor cached in a segment register might </span>
<span id="t11_3092" class="t s4_3092">be used after its memory-resident version has been modified. </span>
<span id="t12_3092" class="t s4_3092">Two kinds of load instructions are provided for loading the segment registers: </span>
<span id="t13_3092" class="t s4_3092">1. </span><span id="t14_3092" class="t s4_3092">Direct load instructions such as the MOV, POP, LDS, LES, LSS, LGS, and LFS instructions. These instructions </span>
<span id="t15_3092" class="t s4_3092">explicitly reference the segment registers. </span>
<span id="t16_3092" class="t s4_3092">2. </span><span id="t17_3092" class="t s4_3092">Implied load instructions such as the far pointer versions of the CALL, JMP, and RET instructions, the SYSENTER </span>
<span id="t18_3092" class="t s4_3092">and SYSEXIT instructions, and the IRET, INT </span><span id="t19_3092" class="t s6_3092">n</span><span id="t1a_3092" class="t s4_3092">, INTO, INT3, and INT1 instructions. These instructions change </span>
<span id="t1b_3092" class="t s7_3092">Figure 3-7. </span><span id="t1c_3092" class="t s7_3092">Segment Registers </span>
<span id="t1d_3092" class="t s8_3092">CS </span>
<span id="t1e_3092" class="t s8_3092">SS </span>
<span id="t1f_3092" class="t s8_3092">DS </span>
<span id="t1g_3092" class="t s8_3092">ES </span>
<span id="t1h_3092" class="t s8_3092">FS </span>
<span id="t1i_3092" class="t s8_3092">GS </span>
<span id="t1j_3092" class="t s8_3092">Segment Selector </span><span id="t1k_3092" class="t s8_3092">Base Address, Limit, Access Information </span>
<span id="t1l_3092" class="t s8_3092">Visible Part </span><span id="t1m_3092" class="t s8_3092">Hidden Part </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
