$date
	Fri Sep 13 11:04:18 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module c17_tb $end
$var wire 1 ! N23 $end
$var wire 1 " N22 $end
$var reg 1 # N1 $end
$var reg 1 $ N2 $end
$var reg 1 % N3 $end
$var reg 1 & N6 $end
$var reg 1 ' N7 $end
$scope module c17_ $end
$var wire 1 # N1 $end
$var wire 1 ( N10 $end
$var wire 1 ) N11 $end
$var wire 1 * N16 $end
$var wire 1 + N19 $end
$var wire 1 $ N2 $end
$var wire 1 " N22 $end
$var wire 1 ! N23 $end
$var wire 1 % N3 $end
$var wire 1 & N6 $end
$var wire 1 ' N7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1"
1!
0*
1$
0#
#30
1#
#40
0"
0!
1*
1%
0$
0#
#50
1"
0(
1#
#60
1!
0*
1(
1$
0#
#70
0(
1#
#80
0!
0"
1*
1(
1&
0%
0$
0#
#90
1#
#100
1"
1!
0*
1$
0#
#110
1#
#120
0"
0!
0)
1*
1%
0$
0#
#130
1"
0(
1#
#140
0"
1(
1$
0#
#150
1"
0(
1#
#160
1!
0"
0+
1)
1(
1'
0&
0%
0$
0#
#170
1#
#180
1"
0*
1$
0#
#190
1#
#200
0"
1*
1%
0$
0#
#210
1"
0(
1#
#220
0*
1(
1$
0#
#230
0(
1#
#240
0"
1*
1(
1&
0%
0$
0#
#250
1#
#260
1"
0*
1$
0#
#270
1#
#280
0!
1+
0"
0)
1*
1%
0$
0#
#290
1"
0(
1#
#300
0"
1(
1$
0#
#310
1"
0(
1#
#320
0"
1)
1(
0'
0&
0%
0$
0#
