{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588087352524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588087352524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 11:22:32 2020 " "Processing started: Tue Apr 28 11:22:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588087352524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588087352524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588087352524 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1588087352901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu_template.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplecpu_template.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCPU_Template-behavior " "Found design unit 1: SimpleCPU_Template-behavior" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353378 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCPU_Template " "Found entity 1: SimpleCPU_Template" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588087353378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCPU_Template " "Elaborating entity \"SimpleCPU_Template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1588087353449 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 3 8 SimpleCPU_Template.vhd(185) " "VHDL Incomplete Partial Association warning at SimpleCPU_Template.vhd(185): port or argument \"output\" has 3/8 unassociated elements" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 185 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1588087353457 "|SimpleCPU_Template"}
{ "Warning" "WSGN_SEARCH_FILE" "memory_8_by_32.vhd 2 1 " "Using design file memory_8_by_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32-behavior " "Found design unit 1: memory_8_by_32-behavior" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/memory_8_by_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353622 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32 " "Found entity 1: memory_8_by_32" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/memory_8_by_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588087353622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_8_by_32 memory_8_by_32:ramA " "Elaborating entity \"memory_8_by_32\" for hierarchy \"memory_8_by_32:ramA\"" {  } { { "SimpleCPU_Template.vhd" "ramA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353691 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588087353691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:accumA " "Elaborating entity \"reg\" for hierarchy \"reg:accumA\"" {  } { { "SimpleCPU_Template.vhd" "accumA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588087353706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluA " "Elaborating entity \"alu\" for hierarchy \"alu:aluA\"" {  } { { "SimpleCPU_Template.vhd" "aluA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353706 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhd(21) " "Inferred latch for \"output\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhd(21) " "Inferred latch for \"output\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhd(21) " "Inferred latch for \"output\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhd(21) " "Inferred latch for \"output\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhd(21) " "Inferred latch for \"output\[4\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhd(21) " "Inferred latch for \"output\[5\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhd(21) " "Inferred latch for \"output\[6\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhd(21) " "Inferred latch for \"output\[7\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353706 "|SimpleCPU_Template|alu:aluA"}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.vhd 2 1 " "Using design file programcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "programcounter.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/programcounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353729 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/programcounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588087353729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounterA " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounterA\"" {  } { { "SimpleCPU_Template.vhd" "ProgramCounterA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twotoonemux.vhd 2 1 " "Using design file twotoonemux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOneMux-behavior " "Found design unit 1: TwoToOneMux-behavior" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588087353744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux TwoToOneMux:MuxA " "Elaborating entity \"TwoToOneMux\" for hierarchy \"TwoToOneMux:MuxA\"" {  } { { "SimpleCPU_Template.vhd" "MuxA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353744 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output twotoonemux.vhd(19) " "VHDL Process Statement warning at twotoonemux.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] twotoonemux.vhd(19) " "Inferred latch for \"output\[0\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] twotoonemux.vhd(19) " "Inferred latch for \"output\[1\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] twotoonemux.vhd(19) " "Inferred latch for \"output\[2\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] twotoonemux.vhd(19) " "Inferred latch for \"output\[3\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] twotoonemux.vhd(19) " "Inferred latch for \"output\[4\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] twotoonemux.vhd(19) " "Inferred latch for \"output\[5\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] twotoonemux.vhd(19) " "Inferred latch for \"output\[6\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] twotoonemux.vhd(19) " "Inferred latch for \"output\[7\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588087353744 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.vhd 2 1 " "Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "controlunit.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/controlunit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353760 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlunit.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/controlunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087353760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588087353760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnitA " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnitA\"" {  } { { "SimpleCPU_Template.vhd" "ControlUnitA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353760 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_8_by_32:ramA\|Z_rtl_0 " "Inferred RAM node \"memory_8_by_32:ramA\|Z_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1588087353860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[0\] " "LATCH primitive \"alu:aluA\|output\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588087353876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[1\] " "LATCH primitive \"alu:aluA\|output\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588087353876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[2\] " "LATCH primitive \"alu:aluA\|output\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588087353876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[3\] " "LATCH primitive \"alu:aluA\|output\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588087353876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[4\] " "LATCH primitive \"alu:aluA\|output\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588087353876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[5\] " "LATCH primitive \"alu:aluA\|output\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588087353876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[6\] " "LATCH primitive \"alu:aluA\|output\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588087353876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[7\] " "LATCH primitive \"alu:aluA\|output\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588087353876 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_8_by_32:ramA\|Z_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_8_by_32:ramA\|Z_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SimpleCPU_Template.ram0_memory_8_by_32_5fcc3761.hdl.mif " "Parameter INIT_FILE set to db/SimpleCPU_Template.ram0_memory_8_by_32_5fcc3761.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588087353891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1588087353891 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1588087353891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_8_by_32:ramA\|altsyncram:Z_rtl_0 " "Elaborated megafunction instantiation \"memory_8_by_32:ramA\|altsyncram:Z_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_8_by_32:ramA\|altsyncram:Z_rtl_0 " "Instantiated megafunction \"memory_8_by_32:ramA\|altsyncram:Z_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SimpleCPU_Template.ram0_memory_8_by_32_5fcc3761.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SimpleCPU_Template.ram0_memory_8_by_32_5fcc3761.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588087353945 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588087353945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfo1 " "Found entity 1: altsyncram_bfo1" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/db/altsyncram_bfo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588087354007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588087354007 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[5\] GND " "Pin \"marOut\[5\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588087354261 "|SimpleCPU_Template|marOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[6\] GND " "Pin \"marOut\[6\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588087354261 "|SimpleCPU_Template|marOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[7\] GND " "Pin \"marOut\[7\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588087354261 "|SimpleCPU_Template|marOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1588087354261 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1588087354308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1588087354446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588087354446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1588087354531 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1588087354531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1588087354531 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1588087354531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1588087354531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588087354593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 11:22:34 2020 " "Processing ended: Tue Apr 28 11:22:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588087354593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588087354593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588087354593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588087354593 ""}
