TimeQuest Timing Analyzer report for dev_board
Thu May 16 17:53:27 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'sys_clk'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'sys_clk'
 17. Slow 1200mV 85C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'sys_clk'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'sys_clk'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Slow 1200mV 0C Model Metastability Summary
 51. Fast 1200mV 0C Model Setup Summary
 52. Fast 1200mV 0C Model Hold Summary
 53. Fast 1200mV 0C Model Recovery Summary
 54. Fast 1200mV 0C Model Removal Summary
 55. Fast 1200mV 0C Model Minimum Pulse Width Summary
 56. Fast 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'sys_clk'
 58. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Hold: 'sys_clk'
 60. Fast 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Fast 1200mV 0C Model Metastability Summary
 72. Multicorner Timing Analysis Summary
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Board Trace Model Assignments
 78. Input Transition Times
 79. Signal Integrity Metrics (Slow 1200mv 0c Model)
 80. Signal Integrity Metrics (Slow 1200mv 85c Model)
 81. Signal Integrity Metrics (Fast 1200mv 0c Model)
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; dev_board                                           ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 3.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processors 1-3         ; 100.0%      ;
;     Processors 4-12        ; < 0.1%      ;
;     Processors 13-20       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; dev_board.sdc ; OK     ; Thu May 16 17:53:25 2024 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+
; altera_reserved_tck                                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { altera_reserved_tck }                                 ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384  ; 65.0 MHz  ; 0.192 ; 8.653  ; 55.00      ; 10        ; 13          ; 4.5   ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 15.384  ; 65.0 MHz  ; 0.192 ; 8.653  ; 55.00      ; 10        ; 13          ; 4.5   ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[2] } ;
; sys_clk                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { sys_clk }                                             ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+-----------+-----------------+-----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                          ; Note ;
+-----------+-----------------+-----------------------------------------------------+------+
; 12.05 MHz ; 12.05 MHz       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 47.91 MHz ; 47.91 MHz       ; altera_reserved_tck                                 ;      ;
; 83.13 MHz ; 83.13 MHz       ; sys_clk                                             ;      ;
+-----------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -67.617 ; -4572.488     ;
; sys_clk                                             ; -3.383  ; -343.022      ;
; altera_reserved_tck                                 ; 39.563  ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sys_clk                                             ; 0.398 ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.421 ; 0.000         ;
; altera_reserved_tck                                 ; 0.453 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.085 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.419 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.648  ; 0.000         ;
; sys_clk                                             ; 9.661  ; 0.000         ;
; altera_reserved_tck                                 ; 49.593 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -67.617 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.462     ;
; -67.566 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.409     ;
; -67.471 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.316     ;
; -67.441 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.286     ;
; -67.434 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.279     ;
; -67.420 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.263     ;
; -67.411 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 83.252     ;
; -67.390 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.233     ;
; -67.381 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.224     ;
; -67.373 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 83.214     ;
; -67.329 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 83.170     ;
; -67.325 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.170     ;
; -67.295 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.140     ;
; -67.288 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.133     ;
; -67.274 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.117     ;
; -67.265 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 83.106     ;
; -67.261 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.106     ;
; -67.258 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.103     ;
; -67.254 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 82.586     ;
; -67.244 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.087     ;
; -67.235 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 83.076     ;
; -67.235 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.078     ;
; -67.227 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 83.068     ;
; -67.205 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.048     ;
; -67.204 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.049     ;
; -67.203 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 82.533     ;
; -67.202 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 83.045     ;
; -67.197 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 83.038     ;
; -67.183 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 83.024     ;
; -67.179 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 83.024     ;
; -67.153 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.994     ;
; -67.149 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.994     ;
; -67.142 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.987     ;
; -67.128 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.971     ;
; -67.119 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.960     ;
; -67.115 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.960     ;
; -67.112 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.957     ;
; -67.104 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 82.440     ;
; -67.098 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.941     ;
; -67.089 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.930     ;
; -67.089 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.932     ;
; -67.085 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.930     ;
; -67.081 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.922     ;
; -67.074 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 82.410     ;
; -67.071 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.916     ;
; -67.071 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 82.403     ;
; -67.059 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.902     ;
; -67.058 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.903     ;
; -67.056 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.899     ;
; -67.053 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 82.387     ;
; -67.051 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.892     ;
; -67.048 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 82.376     ;
; -67.037 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.878     ;
; -67.033 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.878     ;
; -67.028 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.873     ;
; -67.026 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.869     ;
; -67.023 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 82.357     ;
; -67.018 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 82.348     ;
; -67.010 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 82.338     ;
; -67.007 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.848     ;
; -67.003 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.848     ;
; -67.000 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.841     ;
; -66.996 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.841     ;
; -66.982 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.825     ;
; -66.973 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.814     ;
; -66.969 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.814     ;
; -66.966 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.811     ;
; -66.966 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 82.294     ;
; -66.958 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 82.294     ;
; -66.952 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.795     ;
; -66.943 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.784     ;
; -66.943 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.786     ;
; -66.939 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.784     ;
; -66.935 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.776     ;
; -66.928 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 82.264     ;
; -66.925 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.770     ;
; -66.921 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 82.257     ;
; -66.913 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.756     ;
; -66.912 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.757     ;
; -66.910 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.753     ;
; -66.907 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 82.241     ;
; -66.905 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.746     ;
; -66.898 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 82.230     ;
; -66.898 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 82.230     ;
; -66.895 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.740     ;
; -66.891 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 82.227     ;
; -66.891 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.732     ;
; -66.887 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.732     ;
; -66.882 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.727     ;
; -66.880 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.438      ; 82.723     ;
; -66.877 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 82.211     ;
; -66.868 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 82.200     ;
; -66.868 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 82.202     ;
; -66.861 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.702     ;
; -66.860 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 82.192     ;
; -66.857 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.702     ;
; -66.854 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.436      ; 82.695     ;
; -66.850 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.440      ; 82.695     ;
; -66.841 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 82.173     ;
; -66.839 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 82.169     ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                   ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                  ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -3.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.873      ;
; -3.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.873      ;
; -3.336 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.827      ;
; -3.336 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.827      ;
; -3.299 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.790      ;
; -3.299 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.790      ;
; -3.266 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.756      ;
; -3.266 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.756      ;
; -3.266 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.756      ;
; -3.266 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.756      ;
; -3.266 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.756      ;
; -3.266 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.756      ;
; -3.266 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.756      ;
; -3.219 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.710      ;
; -3.219 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.710      ;
; -3.219 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.710      ;
; -3.219 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.710      ;
; -3.219 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.710      ;
; -3.219 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.710      ;
; -3.219 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.710      ;
; -3.182 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.673      ;
; -3.182 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.673      ;
; -3.182 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.673      ;
; -3.182 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.673      ;
; -3.182 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.673      ;
; -3.182 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.673      ;
; -3.182 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.673      ;
; -3.178 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.667      ;
; -3.178 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.667      ;
; -3.168 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.112      ; 6.653      ;
; -3.155 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.112      ; 6.640      ;
; -3.153 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.643      ;
; -3.153 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.643      ;
; -3.152 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.112      ; 6.637      ;
; -3.143 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.629      ;
; -3.143 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.629      ;
; -3.132 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.112      ; 6.617      ;
; -3.121 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.607      ;
; -3.119 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.609      ;
; -3.112 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.601      ;
; -3.112 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.601      ;
; -3.112 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.601      ;
; -3.112 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.601      ;
; -3.112 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.601      ;
; -3.112 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.601      ;
; -3.112 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.116      ; 6.601      ;
; -3.108 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.594      ;
; -3.105 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.591      ;
; -3.085 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.571      ;
; -3.084 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.570      ;
; -3.084 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.570      ;
; -3.084 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.570      ;
; -3.079 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 6.040      ;
; -3.079 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 6.040      ;
; -3.071 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.557      ;
; -3.070 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.556      ;
; -3.070 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.556      ;
; -3.068 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.554      ;
; -3.062 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.552      ;
; -3.062 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.552      ;
; -3.057 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.548      ;
; -3.056 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.546      ;
; -3.056 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.546      ;
; -3.056 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.546      ;
; -3.056 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.546      ;
; -3.056 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.546      ;
; -3.056 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.546      ;
; -3.056 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.546      ;
; -3.048 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.534      ;
; -3.039 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 6.000      ;
; -3.039 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 6.000      ;
; -3.026 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 5.987      ;
; -3.026 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 5.987      ;
; -3.024 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[16] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.115      ; 6.512      ;
; -3.024 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[16] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.115      ; 6.512      ;
; -3.020 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.511      ;
; -3.020 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 5.981      ;
; -3.020 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 5.981      ;
; -3.018 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 5.979      ;
; -3.018 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 5.979      ;
; -3.017 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.503      ;
; -3.017 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.503      ;
; -3.017 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.503      ;
; -3.017 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.503      ;
; -3.017 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.503      ;
; -3.017 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.503      ;
; -3.017 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.113      ; 6.503      ;
; -3.012 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 5.973      ;
; -3.012 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.588      ; 5.973      ;
; -3.005 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.114      ; 6.492      ;
; -3.005 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.114      ; 6.492      ;
; -3.003 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.494      ;
; -3.003 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.118      ; 6.494      ;
; -2.996 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.486      ;
; -2.996 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.486      ;
; -2.996 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.486      ;
; -2.996 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.486      ;
; -2.996 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.486      ;
; -2.996 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.486      ;
; -2.996 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 2.117      ; 6.486      ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 39.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 10.510     ;
; 39.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 10.208     ;
; 39.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 10.185     ;
; 40.119 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 9.956      ;
; 40.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 9.453      ;
; 40.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 9.415      ;
; 42.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 7.545      ;
; 42.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 7.288      ;
; 42.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 7.234      ;
; 42.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 7.152      ;
; 43.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 6.940      ;
; 43.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 6.884      ;
; 43.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 6.772      ;
; 43.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 6.485      ;
; 43.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 6.440      ;
; 43.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 6.298      ;
; 44.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 5.966      ;
; 44.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.043      ; 5.709      ;
; 44.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 5.613      ;
; 45.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 4.721      ;
; 46.039 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 4.048      ;
; 46.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 3.804      ;
; 46.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 3.621      ;
; 46.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 3.615      ;
; 47.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 3.073      ;
; 47.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 2.996      ;
; 47.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 2.642      ;
; 49.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 1.028      ;
; 91.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.680      ;
; 91.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.487      ;
; 91.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.485      ;
; 91.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.378      ;
; 91.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.355      ;
; 91.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.185      ;
; 91.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.183      ;
; 91.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.162      ;
; 91.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.160      ;
; 91.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.126      ;
; 92.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.933      ;
; 92.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.931      ;
; 92.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.623      ;
; 92.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.585      ;
; 92.533 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.430      ;
; 92.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.428      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.392      ;
; 92.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.390      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.347      ;
; 92.691 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.257      ;
; 92.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.955      ;
; 93.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.932      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_64|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.936      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.936      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.936      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.936      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.936      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.936      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.936      ;
; 93.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.770      ;
; 93.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.765      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.760      ;
; 93.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.758      ;
; 93.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.755      ;
; 93.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.753      ;
; 93.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.741      ;
; 93.219 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.740      ;
; 93.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.735      ;
; 93.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.728      ;
; 93.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.708      ;
; 93.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.703      ;
; 93.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.704      ;
; 93.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.684      ;
; 93.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.680      ;
; 93.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.710      ;
; 93.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.710      ;
; 93.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.710      ;
; 93.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.710      ;
; 93.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.671      ;
; 93.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.680      ;
; 93.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.675      ;
; 93.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.678      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.139      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.139      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.151      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.147      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.155      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.155      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.149      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.162      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.156      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.157      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.165      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.159      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.168      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.168      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.169      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.171      ;
; 0.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.173      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.175      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.175      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[1]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|key0_done_flag                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|key0_done_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|test2                                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|test2                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Pulse_logic_gen:Pulse_logic_gen_u|key1_done_flag                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|key1_done_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                   ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.187      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[1]                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[0]                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.200      ;
; 0.464 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.202      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.209      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.209      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.206      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.217      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.217      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.777      ;
; 0.485 ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.219      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.222      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.510      ; 1.253      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.510      ; 1.253      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.511      ; 1.256      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.235      ;
; 0.497 ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.791      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.421 ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[0]                                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.154      ;
; 0.425 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 1.182      ;
; 0.434 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 1.191      ;
; 0.435 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.447 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.447 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.447 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.483 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.483 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.484 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.485 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.487 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.780      ;
; 0.501 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.505 ; adc_filter:adc_filter_u1|adc_data_temp[9][0]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[10][0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.800      ;
; 0.506 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; adc_filter:adc_filter_u1|adc_data_temp[13][12]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[14][12]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; adc_filter:adc_filter_u1|adc_data_temp[5][4]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[6][4]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; adc_filter:adc_filter_u1|adc_data_temp[8][9]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[9][9]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; adc_filter:adc_filter_u1|adc_data_temp[16][7]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[17][7]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.519 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1]                                                                                        ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.830      ;
; 0.524 ; adc_filter:adc_filter_u1|adc_data_temp[11][11]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[12][11]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; adc_filter:adc_filter_u1|adc_data_temp[16][11]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[17][11]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; adc_filter:adc_filter_u1|adc_data_temp[17][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[18][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; adc_filter:adc_filter_u1|adc_data_temp[12][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[13][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; adc_filter:adc_filter_u1|adc_data_temp[9][7]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[10][7]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; adc_filter:adc_filter_u2|adc_data_temp[4][0]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[5][0]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; adc_filter:adc_filter_u1|adc_data_temp[10][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[11][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; adc_filter:adc_filter_u1|adc_data_temp[14][9]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[15][9]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; adc_filter:adc_filter_u1|adc_data_temp[13][9]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[14][9]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; adc_filter:adc_filter_u1|adc_data_temp[3][8]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[4][8]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; adc_filter:adc_filter_u1|adc_data_temp[11][1]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[12][1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; adc_filter:adc_filter_u1|adc_data_temp[8][1]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[9][1]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; adc_filter:adc_filter_u2|adc_data_temp[17][8]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[18][8]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; adc_filter:adc_filter_u2|adc_data_temp[3][6]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[4][6]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; adc_filter:adc_filter_u2|adc_data_temp[5][0]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[6][0]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; adc_filter:adc_filter_u1|adc_data_temp[13][13]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[14][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.822      ;
; 0.527 ; adc_filter:adc_filter_u1|adc_data_temp[2][13]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[3][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; adc_filter:adc_filter_u1|adc_data_temp[11][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[12][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; adc_filter:adc_filter_u2|adc_data_temp[4][13]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[5][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; adc_filter:adc_filter_u2|adc_data_temp[3][13]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[4][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; adc_filter:adc_filter_u2|adc_data_temp[2][11]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[3][11]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; adc_filter:adc_filter_u2|adc_data_temp[2][6]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[3][6]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; adc_filter:adc_filter_u2|adc_data_temp[12][5]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[13][5]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; adc_filter:adc_filter_u2|adc_data_temp[18][4]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[19][4]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; adc_filter:adc_filter_u2|adc_data_temp[10][0]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[11][0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; adc_filter:adc_filter_u1|adc_data_temp[14][13]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[15][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.823      ;
; 0.528 ; adc_filter:adc_filter_u1|adc_data_temp[1][4]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[2][4]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.822      ;
; 0.528 ; adc_filter:adc_filter_u2|adc_data_temp[11][13]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[12][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; adc_filter:adc_filter_u2|adc_data_temp[14][12]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[15][12]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; adc_filter:adc_filter_u2|adc_data_temp[12][10]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[13][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; adc_filter:adc_filter_u2|adc_data_temp[4][9]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[5][9]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; adc_filter:adc_filter_u1|adc_data_temp[3][5]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[4][5]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.823      ;
; 0.529 ; adc_filter:adc_filter_u2|adc_data_temp[11][10]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[12][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.533 ; adc_filter:adc_filter_u1|sum_temp[3]                                                                                           ; adc_filter:adc_filter_u1|sum_temp1[3]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.183      ;
; 0.534 ; adc_filter:adc_filter_u1|sum_temp[7]                                                                                           ; adc_filter:adc_filter_u1|sum_temp1[7]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; adc_filter:adc_filter_u2|sum_temp[1]                                                                                           ; adc_filter:adc_filter_u2|sum_temp1[1]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.189      ;
; 0.536 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.190      ;
; 0.542 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.196      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.789      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.791      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_253|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_226|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.085 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 1.990      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.374      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.352      ;
; 95.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.316      ;
; 95.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.316      ;
; 95.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.316      ;
; 95.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.316      ;
; 95.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.316      ;
; 95.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.316      ;
; 95.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.316      ;
; 95.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.316      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_201|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_198|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.057      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.069      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.046      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.043      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.043      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.043      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.043      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.043      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.043      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.043      ;
; 95.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.043      ;
; 95.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.033      ;
; 95.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_232|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.026      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.713      ;
; 1.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.895      ;
; 1.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.895      ;
; 1.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.895      ;
; 1.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.895      ;
; 1.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.895      ;
; 1.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.895      ;
; 1.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.895      ;
; 1.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.895      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.960      ;
; 1.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.983      ;
; 1.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.983      ;
; 1.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.983      ;
; 1.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.983      ;
; 1.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.983      ;
; 1.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.051      ;
; 1.867 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.156      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.225      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.225      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.225      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.225      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.225      ;
; 1.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.224      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.239      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.239      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.239      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.239      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.239      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.239      ;
; 1.986 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.277      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.270      ;
; 1.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.304      ;
; 2.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.591      ;
; 2.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.591      ;
; 2.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.591      ;
; 2.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.591      ;
; 2.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.591      ;
; 2.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.591      ;
; 2.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.591      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 6.648 ; 6.883        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 6.648 ; 6.883        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ;
; 6.650 ; 6.885        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 6.651 ; 6.886        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 6.651 ; 6.886        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ;
; 6.653 ; 6.888        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                          ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                          ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                          ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                          ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                           ;
; 6.665 ; 6.900        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                           ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                          ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                          ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                          ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                          ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                           ;
; 6.668 ; 6.903        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                           ;
; 6.669 ; 6.904        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 6.729 ; 6.949        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]                                       ;
; 6.730 ; 6.950        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]                                      ;
; 6.730 ; 6.950        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]                                      ;
; 6.731 ; 6.951        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]                                      ;
; 6.731 ; 6.951        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]                                      ;
; 6.732 ; 6.952        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]                                       ;
; 6.732 ; 6.952        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]                                       ;
; 6.732 ; 6.952        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]                                       ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]                                       ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]                                       ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]                                       ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]                                       ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]                                       ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]                                       ;
; 6.785 ; 6.973        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][3]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[10]                                                                                   ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[7]                                                                                    ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[8]                                                                                    ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[9]                                                                                    ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[8]                                                                                        ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[9]                                                                                        ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[13][0]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[13][11]                                                                               ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[13][12]                                                                               ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[13][13]                                                                               ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[13][2]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[13][3]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[13][6]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[13][8]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][0]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][11]                                                                               ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][13]                                                                               ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][1]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][2]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][3]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][4]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][5]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][6]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[14][8]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][0]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][13]                                                                               ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][1]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][2]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][5]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][6]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][7]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][8]                                                                                ;
; 6.786 ; 6.974        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[15][9]                                                                                ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[3]                                                                                    ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[4]                                                                                    ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[5]                                                                                    ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[6]                                                                                    ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[2]                                                                                        ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[3]                                                                                        ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[6]                                                                                        ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[7]                                                                                        ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[0]                                                                                         ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[1]                                                                                         ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[2]                                                                                         ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[3]                                                                                         ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[6]                                                                                         ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[7]                                                                                         ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[0][0]                                                                                 ;
; 6.787 ; 6.975        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|adc_data_temp[0][10]                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                    ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                          ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                                                    ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_we_reg                                                                                                                                                                          ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                           ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                     ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                     ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                                                                    ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_we_reg                                                                                                                                                                          ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_address_reg0                                                                                                                                                                    ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_we_reg                                                                                                                                                                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                     ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                     ;
; 9.716 ; 9.904        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.716 ; 9.904        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                                                                                                                                                                                      ;
; 9.730 ; 9.918        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.730 ; 9.918        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[1]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.730 ; 9.918        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[2]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.730 ; 9.918        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[3]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.730 ; 9.918        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[4]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.730 ; 9.918        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[5]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.730 ; 9.918        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[6]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.730 ; 9.918        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[7]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.758 ; 9.978        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_11[5]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.758 ; 9.978        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_11[6]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.761 ; 9.949        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                                                                                                                                                                                      ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[6]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                                                                                                                                                                                                                             ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                                                                                                                                                                                             ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                                                                                                                                                                                          ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                                                                                                                                                                                                                          ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74]                                                                                                                                                                                                                                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                                                                                                                                                                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][74]                                                                                                                                                                                                                                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]                                                                                                                                                                                                                                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74]                                                                                                                                                                                                                                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][76]                                                                                                                                                                                                                                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                                                                                                                                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|adc_uart_send_flag                                                                                                                                                                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                                                                                                                                                                                        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                                                                                                                                                                                        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                                                                        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                                                                                                                                                                                        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                                                                        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                                                                        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                                                                        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                                                                                                                                                                                             ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                                                                                                                                                                                                                             ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                                                                                                                                                                                             ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[0]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[10]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[11]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[12]                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                             ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                             ;
; 49.594 ; 49.829       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                             ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                             ;
; 49.654 ; 49.874       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                         ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                         ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                 ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                 ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                 ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                           ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                           ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                           ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                           ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                        ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                       ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                        ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                        ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                        ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                        ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                        ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                        ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                            ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                            ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                            ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                            ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                   ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                       ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                          ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                            ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[2] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[2] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[0] ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[0] ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; 2.011 ; 1.996 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 2.007 ; 1.987 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 2.011 ; 1.996 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.957 ; 1.934 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.989 ; 1.955 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.945 ; 1.934 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 1.997 ; 1.978 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 1.994 ; 1.971 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.972 ; 1.950 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 1.996 ; 1.972 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.711 ; 1.704 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.697 ; 1.689 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.696 ; 1.688 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.698 ; 1.689 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.699 ; 1.691 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n           ; sys_clk             ; 4.967 ; 5.186 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; 2.027 ; 2.011 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 2.026 ; 2.006 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 2.027 ; 2.011 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.976 ; 1.953 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 2.005 ; 1.972 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.962 ; 1.951 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 2.013 ; 1.994 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 2.015 ; 1.993 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.991 ; 1.969 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 2.014 ; 1.990 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.724 ; 1.716 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.709 ; 1.701 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.712 ; 1.704 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.710 ; 1.701 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.712 ; 1.704 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.580 ; 2.719 ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; 7.488 ; 7.544 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 1.671 ; 1.804 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 1.376 ; 1.550 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 1.671 ; 1.804 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 1.645 ; 1.741 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 1.303 ; 1.455 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; 5.073 ; 4.796 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; 2.702 ; 2.973 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; -1.008 ; -0.992 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -1.303 ; -1.275 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -1.307 ; -1.284 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -1.255 ; -1.224 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -1.285 ; -1.245 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -1.243 ; -1.225 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -1.293 ; -1.266 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -1.290 ; -1.260 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -1.269 ; -1.239 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -1.293 ; -1.262 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -1.024 ; -1.008 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -1.009 ; -0.993 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -1.008 ; -0.992 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -1.011 ; -0.994 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -1.012 ; -0.996 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n           ; sys_clk             ; -1.792 ; -1.948 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; -1.023 ; -1.007 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -1.323 ; -1.295 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -1.323 ; -1.300 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -1.275 ; -1.244 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -1.302 ; -1.262 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -1.261 ; -1.242 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -1.310 ; -1.283 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -1.312 ; -1.283 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -1.289 ; -1.259 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -1.311 ; -1.280 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -1.037 ; -1.021 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -1.023 ; -1.007 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -1.026 ; -1.010 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -1.024 ; -1.007 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -1.027 ; -1.010 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.491  ; 0.397  ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; -1.453 ; -1.653 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.756  ; 0.625  ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; -0.338 ; -0.505 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.512  ; 0.326  ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.647  ; 0.510  ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.756  ; 0.625  ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; -0.024 ; -0.120 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; -2.226 ; -2.486 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.439  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.478  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.395  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.368  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.285  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 3.175  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.242 ; 13.835 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 8.575  ; 8.570  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.575  ; 8.570  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 7.167  ; 7.072  ; Rise       ; sys_clk                                             ;
;  IGBT[2]            ; sys_clk             ; 7.441  ; 7.312  ; Rise       ; sys_clk                                             ;
;  IGBT[3]            ; sys_clk             ; 7.364  ; 7.221  ; Rise       ; sys_clk                                             ;
;  IGBT[4]            ; sys_clk             ; 6.833  ; 6.762  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 7.947  ; 7.839  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.947  ; 7.839  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 7.150  ; 7.055  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 9.233  ; 9.769  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.460  ; 7.406  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 9.233  ; 9.769  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.473  ; 7.420  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.892  ; 7.817  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 8.918  ; 9.048  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 2.941  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 2.980  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 2.899  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 2.874  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 2.788  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.681  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.880 ; 11.480 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 6.597  ; 6.528  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.324  ; 8.323  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 6.916  ; 6.823  ; Rise       ; sys_clk                                             ;
;  IGBT[2]            ; sys_clk             ; 7.182  ; 7.057  ; Rise       ; sys_clk                                             ;
;  IGBT[3]            ; sys_clk             ; 7.104  ; 6.965  ; Rise       ; sys_clk                                             ;
;  IGBT[4]            ; sys_clk             ; 6.597  ; 6.528  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 6.905  ; 6.811  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.668  ; 7.562  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 6.905  ; 6.811  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 7.200  ; 7.149  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.200  ; 7.149  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 8.956  ; 9.496  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.213  ; 7.163  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.615  ; 7.545  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 8.602  ; 8.726  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 24.358 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+-----------+-----------------+-----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                          ; Note ;
+-----------+-----------------+-----------------------------------------------------+------+
; 13.19 MHz ; 13.19 MHz       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 51.24 MHz ; 51.24 MHz       ; altera_reserved_tck                                 ;      ;
; 86.96 MHz ; 86.96 MHz       ; sys_clk                                             ;      ;
+-----------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -60.416 ; -4036.704     ;
; sys_clk                                             ; -3.093  ; -343.329      ;
; altera_reserved_tck                                 ; 40.242  ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.384 ; 0.000         ;
; sys_clk                                             ; 0.384 ; 0.000         ;
; altera_reserved_tck                                 ; 0.401 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.322 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.269 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.646  ; 0.000         ;
; sys_clk                                             ; 9.619  ; 0.000         ;
; altera_reserved_tck                                 ; 49.486 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -60.416 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 76.245     ;
; -60.382 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 76.210     ;
; -60.304 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 76.127     ;
; -60.290 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 76.119     ;
; -60.256 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 76.084     ;
; -60.255 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 76.078     ;
; -60.251 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 76.080     ;
; -60.244 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 76.073     ;
; -60.237 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 76.065     ;
; -60.219 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 76.042     ;
; -60.217 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 76.045     ;
; -60.178 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 76.001     ;
; -60.164 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.993     ;
; -60.145 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 75.489     ;
; -60.139 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.962     ;
; -60.130 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.958     ;
; -60.129 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.952     ;
; -60.125 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.954     ;
; -60.118 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.947     ;
; -60.111 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.939     ;
; -60.111 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 75.454     ;
; -60.093 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.916     ;
; -60.092 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.921     ;
; -60.091 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.919     ;
; -60.090 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.913     ;
; -60.079 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.908     ;
; -60.072 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.900     ;
; -60.058 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.886     ;
; -60.054 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.877     ;
; -60.052 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.875     ;
; -60.038 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.867     ;
; -60.038 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.867     ;
; -60.033 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 75.371     ;
; -60.017 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 75.363     ;
; -60.013 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.836     ;
; -60.004 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.832     ;
; -60.003 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.826     ;
; -59.999 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.828     ;
; -59.992 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.821     ;
; -59.985 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.813     ;
; -59.984 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 75.322     ;
; -59.983 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 75.328     ;
; -59.978 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 75.324     ;
; -59.973 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 75.317     ;
; -59.967 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.790     ;
; -59.966 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 75.309     ;
; -59.966 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.795     ;
; -59.965 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.793     ;
; -59.964 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.787     ;
; -59.953 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.782     ;
; -59.948 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.777     ;
; -59.948 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 75.286     ;
; -59.946 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.774     ;
; -59.944 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 75.289     ;
; -59.932 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.760     ;
; -59.928 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.751     ;
; -59.927 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.756     ;
; -59.926 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.749     ;
; -59.912 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.741     ;
; -59.912 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.741     ;
; -59.905 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 75.245     ;
; -59.893 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.721     ;
; -59.891 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 75.237     ;
; -59.888 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.711     ;
; -59.887 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.710     ;
; -59.878 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.706     ;
; -59.877 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.700     ;
; -59.873 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.702     ;
; -59.873 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.702     ;
; -59.866 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 75.206     ;
; -59.866 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.695     ;
; -59.859 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.687     ;
; -59.857 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 75.202     ;
; -59.856 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 75.196     ;
; -59.852 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 75.198     ;
; -59.845 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 75.191     ;
; -59.841 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.664     ;
; -59.840 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.669     ;
; -59.839 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.667     ;
; -59.838 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 75.183     ;
; -59.838 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.661     ;
; -59.827 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.656     ;
; -59.822 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.651     ;
; -59.821 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 75.165     ;
; -59.820 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.648     ;
; -59.820 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 75.160     ;
; -59.818 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 75.163     ;
; -59.817 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 75.157     ;
; -59.806 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.422      ; 75.634     ;
; -59.806 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.060     ; 75.152     ;
; -59.802 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.625     ;
; -59.801 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.630     ;
; -59.800 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.417      ; 75.623     ;
; -59.799 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.061     ; 75.144     ;
; -59.790 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.619     ;
; -59.787 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 75.130     ;
; -59.786 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.615     ;
; -59.786 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.615     ;
; -59.783 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.423      ; 75.612     ;
; -59.781 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 75.121     ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                    ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                  ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -3.093 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.302      ;
; -3.093 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.302      ;
; -3.043 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.249      ;
; -3.043 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.249      ;
; -3.014 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.224      ;
; -3.014 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.224      ;
; -2.992 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.201      ;
; -2.992 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.201      ;
; -2.992 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.201      ;
; -2.992 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.201      ;
; -2.992 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.201      ;
; -2.992 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.201      ;
; -2.992 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.201      ;
; -2.982 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.188      ;
; -2.982 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.188      ;
; -2.981 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.689      ;
; -2.981 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.689      ;
; -2.976 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.186      ;
; -2.976 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.186      ;
; -2.953 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.661      ;
; -2.953 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.661      ;
; -2.941 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.649      ;
; -2.941 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.649      ;
; -2.937 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.645      ;
; -2.937 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.645      ;
; -2.921 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.129      ;
; -2.921 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.129      ;
; -2.914 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[16] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.833      ; 6.121      ;
; -2.914 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[16] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.833      ; 6.121      ;
; -2.913 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.119      ;
; -2.913 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.119      ;
; -2.913 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.119      ;
; -2.913 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.119      ;
; -2.913 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.119      ;
; -2.913 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.119      ;
; -2.913 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.119      ;
; -2.911 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.121      ;
; -2.911 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.121      ;
; -2.911 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.121      ;
; -2.911 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.121      ;
; -2.911 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.121      ;
; -2.911 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.121      ;
; -2.911 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.121      ;
; -2.903 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.611      ;
; -2.903 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.611      ;
; -2.891 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.100      ;
; -2.891 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.835      ; 6.100      ;
; -2.890 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.096      ;
; -2.887 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.595      ;
; -2.887 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.595      ;
; -2.880 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.086      ;
; -2.878 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.084      ;
; -2.878 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.586      ;
; -2.878 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.586      ;
; -2.878 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.586      ;
; -2.878 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.586      ;
; -2.878 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.586      ;
; -2.878 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.586      ;
; -2.878 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.586      ;
; -2.873 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.083      ;
; -2.873 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.083      ;
; -2.873 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.083      ;
; -2.873 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.083      ;
; -2.873 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.083      ;
; -2.873 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.083      ;
; -2.873 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.836      ; 6.083      ;
; -2.862 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.570      ;
; -2.862 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.570      ;
; -2.860 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[23] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.066      ;
; -2.860 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[23] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.066      ;
; -2.856 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.564      ;
; -2.856 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.564      ;
; -2.852 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.058      ;
; -2.852 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.058      ;
; -2.852 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.058      ;
; -2.852 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.058      ;
; -2.852 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.058      ;
; -2.852 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.058      ;
; -2.852 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.058      ;
; -2.851 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.059      ;
; -2.851 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.059      ;
; -2.851 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.059      ;
; -2.851 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.059      ;
; -2.851 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.059      ;
; -2.851 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.059      ;
; -2.851 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.834      ; 6.059      ;
; -2.850 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.558      ;
; -2.850 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.558      ;
; -2.850 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.558      ;
; -2.850 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.558      ;
; -2.850 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.558      ;
; -2.850 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.558      ;
; -2.850 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.558      ;
; -2.849 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.833      ; 6.056      ;
; -2.849 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.833      ; 6.056      ;
; -2.848 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.833      ; 6.055      ;
; -2.847 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.832      ; 6.053      ;
; -2.838 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.833      ; 6.045      ;
; -2.838 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.546      ;
; -2.838 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.334      ; 5.546      ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 9.927      ;
; 40.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 9.763      ;
; 40.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 9.744      ;
; 40.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 9.511      ;
; 41.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 9.047      ;
; 41.162 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 9.017      ;
; 43.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 6.965      ;
; 43.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 6.924      ;
; 43.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 6.896      ;
; 43.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 6.638      ;
; 43.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.555      ;
; 43.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 6.468      ;
; 43.771 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 6.409      ;
; 43.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 6.182      ;
; 44.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.090      ;
; 44.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 6.012      ;
; 44.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.684      ;
; 44.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 5.410      ;
; 44.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 5.316      ;
; 45.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 4.492      ;
; 46.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.814      ;
; 46.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.594      ;
; 46.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.393      ;
; 46.793 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.378      ;
; 47.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.876      ;
; 47.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.736      ;
; 47.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.490      ;
; 49.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 0.938      ;
; 91.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 8.204      ;
; 91.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 8.040      ;
; 91.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 8.024      ;
; 91.937 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 8.022      ;
; 91.938 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 8.021      ;
; 92.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.860      ;
; 92.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.858      ;
; 92.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.841      ;
; 92.120 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.839      ;
; 92.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.788      ;
; 92.350 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.608      ;
; 92.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.606      ;
; 92.646 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.324      ;
; 92.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.294      ;
; 92.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.144      ;
; 92.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.142      ;
; 92.855 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.114      ;
; 92.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.112      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 92.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.061      ;
; 93.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.824      ;
; 93.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.660      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_64|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.661      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.661      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.661      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.661      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.661      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.661      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.661      ;
; 93.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.641      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.454      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.454      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.454      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.454      ;
; 93.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.408      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 6.421      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.389      ;
; 93.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.388      ;
; 93.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.388      ;
; 93.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.388      ;
; 93.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.388      ;
; 93.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.388      ;
; 93.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_84|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.388      ;
; 93.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_84|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.388      ;
; 93.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.389      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.384 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.399 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.399 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.399 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.400 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.077      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[0]                                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.056      ;
; 0.408 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.085      ;
; 0.446 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.715      ;
; 0.448 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.450 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.719      ;
; 0.454 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.738      ;
; 0.455 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.739      ;
; 0.466 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.735      ;
; 0.467 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.736      ;
; 0.468 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; adc_filter:adc_filter_u1|adc_data_temp[9][0]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[10][0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.744      ;
; 0.476 ; adc_filter:adc_filter_u1|adc_data_temp[13][12]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[14][12]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; adc_filter:adc_filter_u1|adc_data_temp[5][4]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[6][4]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.479 ; adc_filter:adc_filter_u1|adc_data_temp[8][9]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[9][9]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; adc_filter:adc_filter_u1|adc_data_temp[16][7]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[17][7]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.748      ;
; 0.486 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1]                                                                                        ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.771      ;
; 0.489 ; adc_filter:adc_filter_u1|adc_data_temp[16][11]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[17][11]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.758      ;
; 0.490 ; adc_filter:adc_filter_u1|adc_data_temp[11][11]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[12][11]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; adc_filter:adc_filter_u1|adc_data_temp[17][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[18][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; adc_filter:adc_filter_u1|adc_data_temp[12][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[13][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; adc_filter:adc_filter_u1|adc_data_temp[10][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[11][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; adc_filter:adc_filter_u1|adc_data_temp[9][7]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[10][7]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; adc_filter:adc_filter_u1|adc_data_temp[13][9]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[14][9]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; adc_filter:adc_filter_u1|adc_data_temp[3][8]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[4][8]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; adc_filter:adc_filter_u1|adc_data_temp[11][1]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[12][1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; adc_filter:adc_filter_u2|adc_data_temp[3][13]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[4][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; adc_filter:adc_filter_u2|adc_data_temp[3][6]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[4][6]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; adc_filter:adc_filter_u2|adc_data_temp[10][0]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[11][0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; adc_filter:adc_filter_u2|adc_data_temp[4][0]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[5][0]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; adc_filter:adc_filter_u1|adc_data_temp[11][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[12][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.761      ;
; 0.492 ; adc_filter:adc_filter_u1|adc_data_temp[14][9]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[15][9]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; adc_filter:adc_filter_u1|adc_data_temp[8][1]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[9][1]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; adc_filter:adc_filter_u2|adc_data_temp[4][13]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[5][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; adc_filter:adc_filter_u2|adc_data_temp[2][11]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[3][11]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; adc_filter:adc_filter_u2|adc_data_temp[17][8]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[18][8]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; adc_filter:adc_filter_u2|adc_data_temp[2][6]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[3][6]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; adc_filter:adc_filter_u2|adc_data_temp[18][4]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[19][4]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; adc_filter:adc_filter_u2|adc_data_temp[5][0]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[6][0]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; adc_filter:adc_filter_u1|adc_data_temp[14][13]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[15][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.762      ;
; 0.493 ; adc_filter:adc_filter_u1|adc_data_temp[13][13]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[14][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.762      ;
; 0.493 ; adc_filter:adc_filter_u1|adc_data_temp[2][13]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[3][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; adc_filter:adc_filter_u2|adc_data_temp[11][13]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[12][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; adc_filter:adc_filter_u2|adc_data_temp[12][10]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[13][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; adc_filter:adc_filter_u2|adc_data_temp[4][9]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[5][9]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; adc_filter:adc_filter_u2|adc_data_temp[12][5]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[13][5]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; adc_filter:adc_filter_u1|adc_data_temp[3][5]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[4][5]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; adc_filter:adc_filter_u1|adc_data_temp[1][4]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[2][4]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; adc_filter:adc_filter_u2|adc_data_temp[14][12]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[15][12]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; adc_filter:adc_filter_u2|adc_data_temp[11][10]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[12][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.498 ; adc_filter:adc_filter_u1|sum_temp[3]                                                                                           ; adc_filter:adc_filter_u1|sum_temp1[3]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.498 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; adc_filter:adc_filter_u2|sum_temp[1]                                                                                           ; adc_filter:adc_filter_u2|sum_temp1[1]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; adc_filter:adc_filter_u1|sum_temp[7]                                                                                           ; adc_filter:adc_filter_u1|sum_temp1[7]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.502 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.084      ;
; 0.503 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.085      ;
; 0.503 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.081      ;
; 0.512 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.094      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.045      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.044      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.055      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.058      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.051      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.053      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.061      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|key1_done_flag                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|key1_done_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[1]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|key0_done_flag                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|key0_done_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                   ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|test2                                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|test2                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[0]                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.057      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[1]                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.067      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.067      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.061      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.062      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.072      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.069      ;
; 0.416 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.070      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.071      ;
; 0.416 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.073      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.075      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.075      ;
; 0.430 ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.087      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.096      ;
; 0.445 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.684      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.101      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.102      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.103      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.426      ; 1.105      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.716      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.426      ; 1.111      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.114      ;
; 0.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.114      ;
; 0.461 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.729      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.116      ;
; 0.462 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.730      ;
; 0.463 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.731      ;
; 0.464 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.732      ;
; 0.465 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.733      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.722      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.726      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.730      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_253|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.846      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.155      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.130      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.123      ;
; 95.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.089      ;
; 95.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.089      ;
; 95.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.089      ;
; 95.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.089      ;
; 95.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.089      ;
; 95.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.089      ;
; 95.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.089      ;
; 95.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.089      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_201|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_198|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.835      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.815      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.833      ;
; 96.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.833      ;
; 96.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.833      ;
; 96.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.833      ;
; 96.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.833      ;
; 96.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.833      ;
; 96.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.833      ;
; 96.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.833      ;
; 96.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.833      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.831      ;
; 96.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.828      ;
; 96.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.828      ;
; 96.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.828      ;
; 96.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.828      ;
; 96.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.828      ;
; 96.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.828      ;
; 96.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.828      ;
; 96.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.828      ;
; 96.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_232|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.813      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.537      ;
; 1.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.713      ;
; 1.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.713      ;
; 1.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.713      ;
; 1.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.713      ;
; 1.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.713      ;
; 1.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.713      ;
; 1.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.713      ;
; 1.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.713      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.768      ;
; 1.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.803      ;
; 1.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.803      ;
; 1.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.803      ;
; 1.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.803      ;
; 1.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.803      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.797      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.855      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.934      ;
; 1.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.001      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.014      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.014      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.014      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.014      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.014      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.014      ;
; 1.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.035      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.037      ;
; 1.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.080      ;
; 2.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.327      ;
; 2.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.327      ;
; 2.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.327      ;
; 2.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.327      ;
; 2.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.327      ;
; 2.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.327      ;
; 2.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.327      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 6.646 ; 6.876        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.646 ; 6.876        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.648 ; 6.878        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.648 ; 6.878        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.648 ; 6.878        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.650 ; 6.880        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.752 ; 6.968        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]                                         ;
; 6.752 ; 6.968        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]                                         ;
; 6.752 ; 6.968        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]                                         ;
; 6.753 ; 6.969        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]                                        ;
; 6.753 ; 6.969        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]                                        ;
; 6.753 ; 6.969        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]                                         ;
; 6.753 ; 6.969        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]                                         ;
; 6.753 ; 6.969        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]                                         ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]                                        ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]                                        ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]                                         ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]                                         ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]                                         ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]                                         ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1] ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[0]                                          ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[1]                                          ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[3]                                          ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                  ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                  ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[0]                                                                                      ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[11]                                                                                     ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[12]                                                                                     ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[13]                                                                                     ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[1]                                                                                      ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[2]                                                                                      ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[3]                                                                                      ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[4]                                                                                      ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[5]                                                                                      ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|filtered_data[6]                                                                                      ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[0]                                                                                          ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[1]                                                                                          ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[6]                                                                                          ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[7]                                                                                          ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[6]                                                                                           ;
; 6.795 ; 6.979        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[7]                                                                                           ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                  ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[1]                                                  ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                                                                                                                                                                                     ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                                                                                                                                                                                     ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                   ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                         ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                                                   ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_we_reg                                                                                                                                                                         ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                                                                   ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_we_reg                                                                                                                                                                         ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_address_reg0                                                                                                                                                                   ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_we_reg                                                                                                                                                                         ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                          ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                    ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                    ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                    ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                    ;
; 9.672 ; 9.902        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[1]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[2]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[3]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[4]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[5]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[6]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[7]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[6]                                                                                                                                                                                                                                                                                                                                                        ;
; 9.727 ; 9.943        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_11[5]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.727 ; 9.943        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_11[6]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.743 ; 9.927        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                                                                                                                                                                                     ;
; 9.749 ; 9.749        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_i2c_dri_pcf8591|dri_clk|clk                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.749 ; 9.749        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_i2c_dri|dri_clk|clk                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                                                                                                                                                         ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[10]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[11]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[12]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[13]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[14]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[15]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[16]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[17]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[18]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[19]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[20]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[21]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[22]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[23]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[24]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[25]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[26]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[27]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[28]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[29]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[2]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[30]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[31]                                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[3]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[4]                                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|tx_message_cnt[5]                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                             ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                             ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                             ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                             ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ;
; 49.576 ; 49.792       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[1] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_198|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[1] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[2] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_201|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                          ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                          ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                      ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[0] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[1] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_147|dffs[0] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[2] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[2] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[2] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[0]                                                                                ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[1]                                                                                ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[2]                                                                                ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[3]                                                                                ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[4]                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; 1.780 ; 1.665 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 1.774 ; 1.657 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 1.780 ; 1.665 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.727 ; 1.612 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.762 ; 1.631 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.714 ; 1.614 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 1.768 ; 1.648 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 1.762 ; 1.645 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.740 ; 1.624 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 1.767 ; 1.646 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.505 ; 1.408 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.491 ; 1.393 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.490 ; 1.393 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.493 ; 1.395 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.494 ; 1.396 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n           ; sys_clk             ; 4.374 ; 4.866 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; 1.807 ; 1.692 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 1.804 ; 1.689 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 1.807 ; 1.692 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.758 ; 1.644 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.789 ; 1.658 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.741 ; 1.642 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 1.796 ; 1.676 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 1.795 ; 1.679 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.772 ; 1.655 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 1.797 ; 1.676 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.533 ; 1.436 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.518 ; 1.420 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.521 ; 1.423 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.520 ; 1.422 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.523 ; 1.425 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.562 ; 2.790 ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; 7.350 ; 7.391 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 1.536 ; 1.766 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 1.268 ; 1.511 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 1.536 ; 1.766 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 1.516 ; 1.711 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 1.203 ; 1.436 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; 4.807 ; 4.485 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; 2.405 ; 2.528 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; -0.875 ; -0.774 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -1.144 ; -1.027 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -1.149 ; -1.034 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -1.099 ; -0.984 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -1.131 ; -1.001 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -1.085 ; -0.984 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -1.137 ; -1.017 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -1.131 ; -1.014 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -1.110 ; -0.993 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -1.137 ; -1.016 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.888 ; -0.788 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.875 ; -0.774 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.875 ; -0.774 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.876 ; -0.775 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.877 ; -0.776 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n           ; sys_clk             ; -1.527 ; -1.765 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; -0.906 ; -0.804 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -1.177 ; -1.061 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -1.178 ; -1.063 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -1.132 ; -1.017 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -1.162 ; -1.032 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -1.117 ; -1.016 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -1.168 ; -1.048 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -1.167 ; -1.051 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -1.144 ; -1.027 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -1.169 ; -1.048 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.920 ; -0.820 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.906 ; -0.804 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.908 ; -0.807 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.907 ; -0.805 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.909 ; -0.808 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.357  ; 0.162  ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; -1.555 ; -1.856 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.686  ; 0.488  ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; -0.279 ; -0.512 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.472  ; 0.213  ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.584  ; 0.376  ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.686  ; 0.488  ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; -0.048 ; -0.189 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; -1.978 ; -2.097 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.210  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.250  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.131  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.120  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.059  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.928  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.390 ; 12.714 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 7.772  ; 7.660  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 7.772  ; 7.660  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 6.548  ; 6.387  ; Rise       ; sys_clk                                             ;
;  IGBT[2]            ; sys_clk             ; 6.844  ; 6.583  ; Rise       ; sys_clk                                             ;
;  IGBT[3]            ; sys_clk             ; 6.750  ; 6.511  ; Rise       ; sys_clk                                             ;
;  IGBT[4]            ; sys_clk             ; 6.245  ; 6.092  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 7.288  ; 7.069  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.288  ; 7.069  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 6.528  ; 6.365  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 8.401  ; 8.695  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 6.826  ; 6.654  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 8.401  ; 8.695  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 6.829  ; 6.678  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.232  ; 7.036  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 8.016  ; 8.365  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 2.752  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 2.789  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 2.676  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 2.663  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 2.598  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.471  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.075 ; 10.408 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 6.012  ; 5.863  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 7.526  ; 7.421  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 6.300  ; 6.144  ; Rise       ; sys_clk                                             ;
;  IGBT[2]            ; sys_clk             ; 6.589  ; 6.337  ; Rise       ; sys_clk                                             ;
;  IGBT[3]            ; sys_clk             ; 6.493  ; 6.263  ; Rise       ; sys_clk                                             ;
;  IGBT[4]            ; sys_clk             ; 6.012  ; 5.863  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 6.285  ; 6.127  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.013  ; 6.801  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 6.285  ; 6.127  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 6.569  ; 6.405  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 6.569  ; 6.405  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 8.129  ; 8.430  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 6.572  ; 6.428  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 6.960  ; 6.772  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 7.713  ; 8.047  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 24.749 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -20.622 ; -1269.021     ;
; sys_clk                                             ; -0.536  ; -20.787       ;
; altera_reserved_tck                                 ; 45.744  ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sys_clk                                             ; 0.131 ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.142 ; 0.000         ;
; altera_reserved_tck                                 ; 0.186 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.374 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.583 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.656  ; 0.000         ;
; sys_clk                                             ; 9.372  ; 0.000         ;
; altera_reserved_tck                                 ; 49.485 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -20.622 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.183     ;
; -20.618 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.179     ;
; -20.601 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.161     ;
; -20.597 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.157     ;
; -20.554 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.115     ;
; -20.550 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.111     ;
; -20.541 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.098     ;
; -20.537 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.094     ;
; -20.533 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.094     ;
; -20.533 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.093     ;
; -20.529 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.090     ;
; -20.529 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.089     ;
; -20.525 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.082     ;
; -20.521 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.078     ;
; -20.519 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.079     ;
; -20.515 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.075     ;
; -20.486 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.047     ;
; -20.482 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.043     ;
; -20.473 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.030     ;
; -20.469 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.026     ;
; -20.465 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.026     ;
; -20.465 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.025     ;
; -20.463 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.020     ;
; -20.461 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.022     ;
; -20.461 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.021     ;
; -20.459 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.016     ;
; -20.457 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.014     ;
; -20.453 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 36.010     ;
; -20.451 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.012     ;
; -20.451 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.011     ;
; -20.447 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.008     ;
; -20.447 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.007     ;
; -20.444 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.005     ;
; -20.443 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 36.003     ;
; -20.440 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 36.001     ;
; -20.439 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.999     ;
; -20.418 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.979     ;
; -20.417 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 35.775     ;
; -20.414 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.975     ;
; -20.412 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 35.771     ;
; -20.405 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.962     ;
; -20.401 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.958     ;
; -20.397 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.958     ;
; -20.397 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.957     ;
; -20.396 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 35.753     ;
; -20.395 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.952     ;
; -20.393 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.954     ;
; -20.393 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.953     ;
; -20.391 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.948     ;
; -20.391 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 35.749     ;
; -20.389 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.946     ;
; -20.385 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.942     ;
; -20.383 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.944     ;
; -20.383 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.943     ;
; -20.379 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.940     ;
; -20.379 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.939     ;
; -20.376 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.937     ;
; -20.375 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.935     ;
; -20.372 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.933     ;
; -20.371 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.931     ;
; -20.369 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 35.931     ;
; -20.365 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 35.927     ;
; -20.364 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.921     ;
; -20.360 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.917     ;
; -20.350 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.911     ;
; -20.348 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 35.707     ;
; -20.346 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.907     ;
; -20.344 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 35.703     ;
; -20.337 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.894     ;
; -20.336 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 35.690     ;
; -20.333 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.890     ;
; -20.331 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 35.686     ;
; -20.329 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.890     ;
; -20.329 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.889     ;
; -20.328 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 35.686     ;
; -20.327 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.884     ;
; -20.327 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 35.685     ;
; -20.325 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.886     ;
; -20.325 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.885     ;
; -20.323 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 35.682     ;
; -20.323 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.880     ;
; -20.323 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 35.681     ;
; -20.321 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.878     ;
; -20.320 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 35.674     ;
; -20.317 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.874     ;
; -20.315 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.876     ;
; -20.315 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.875     ;
; -20.315 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 35.670     ;
; -20.314 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 35.671     ;
; -20.311 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.872     ;
; -20.311 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.871     ;
; -20.309 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 35.667     ;
; -20.308 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.869     ;
; -20.307 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.867     ;
; -20.304 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.170      ; 35.865     ;
; -20.303 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.169      ; 35.863     ;
; -20.301 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 35.863     ;
; -20.297 ; adc_filter:adc_filter_u1|filtered_data[12] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 35.859     ;
; -20.296 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.853     ;
; -20.292 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.166      ; 35.849     ;
+---------+--------------------------------------------+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                    ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                  ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.536 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.965      ;
; -0.536 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.965      ;
; -0.503 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.071      ; 2.933      ;
; -0.503 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.071      ; 2.933      ;
; -0.487 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.071      ; 2.917      ;
; -0.487 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.071      ; 2.917      ;
; -0.482 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.910      ;
; -0.482 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.910      ;
; -0.482 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.910      ;
; -0.482 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.910      ;
; -0.482 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.910      ;
; -0.482 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.910      ;
; -0.482 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.910      ;
; -0.472 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; uart_IGBT:u_uart_IGBT|txdata_buff_7[2]                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.849      ; 2.680      ;
; -0.461 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.862      ; 2.682      ;
; -0.450 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.066      ; 2.875      ;
; -0.449 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.878      ;
; -0.449 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.878      ;
; -0.449 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.878      ;
; -0.449 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.878      ;
; -0.449 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.878      ;
; -0.449 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.878      ;
; -0.449 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.878      ;
; -0.444 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.066      ; 2.869      ;
; -0.442 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.856      ; 2.657      ;
; -0.438 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.068      ; 2.865      ;
; -0.437 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.068      ; 2.864      ;
; -0.437 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.866      ;
; -0.437 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.866      ;
; -0.433 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.862      ;
; -0.433 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.862      ;
; -0.433 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.862      ;
; -0.433 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.862      ;
; -0.433 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.862      ;
; -0.433 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.862      ;
; -0.433 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.862      ;
; -0.427 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.066      ; 2.852      ;
; -0.427 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.067      ; 2.853      ;
; -0.425 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.066      ; 2.850      ;
; -0.421 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.067      ; 2.847      ;
; -0.420 ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.892      ; 2.671      ;
; -0.412 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.840      ;
; -0.407 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.844      ; 2.610      ;
; -0.405 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.833      ;
; -0.404 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.832      ;
; -0.402 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.067      ; 2.828      ;
; -0.401 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.071      ; 2.831      ;
; -0.401 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.071      ; 2.831      ;
; -0.399 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.067      ; 2.825      ;
; -0.397 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.825      ;
; -0.397 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.825      ;
; -0.396 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.067      ; 2.822      ;
; -0.392 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.067      ; 2.818      ;
; -0.391 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.856      ; 2.606      ;
; -0.391 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.862      ; 2.612      ;
; -0.391 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.862      ; 2.612      ;
; -0.389 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.817      ;
; -0.388 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.816      ;
; -0.385 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.861      ; 2.605      ;
; -0.385 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.861      ; 2.605      ;
; -0.385 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.861      ; 2.605      ;
; -0.385 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.861      ; 2.605      ;
; -0.385 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.861      ; 2.605      ;
; -0.385 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.861      ; 2.605      ;
; -0.385 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.861      ; 2.605      ;
; -0.385 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.858      ; 2.602      ;
; -0.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.811      ;
; -0.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.811      ;
; -0.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.811      ;
; -0.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.811      ;
; -0.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.811      ;
; -0.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.811      ;
; -0.383 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.069      ; 2.811      ;
; -0.379 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.858      ; 2.596      ;
; -0.379 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.808      ;
; -0.378 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.067      ; 2.804      ;
; -0.376 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.067      ; 2.802      ;
; -0.370 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.066      ; 2.795      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.066      ; 2.790      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[16] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.365 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[16] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.794      ;
; -0.364 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.066      ; 2.789      ;
; -0.363 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.066      ; 2.788      ;
; -0.363 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.070      ; 2.792      ;
; -0.362 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.068      ; 2.789      ;
; -0.362 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.068      ; 2.789      ;
; -0.361 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.071      ; 2.791      ;
; -0.361 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]  ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.071      ; 2.791      ;
; -0.357 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.858      ; 2.574      ;
; -0.353 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.860      ; 2.572      ;
; -0.351 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_charge_flag[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.068      ; 2.778      ;
; -0.351 ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19] ; Pulse_logic_gen:Pulse_logic_gen_u|CAP_discharge_flag[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 1.068      ; 2.778      ;
; -0.349 ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk     ; 1.352        ; 0.858      ; 2.566      ;
+--------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 4.514      ;
; 45.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 4.455      ;
; 45.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 4.449      ;
; 45.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.340      ;
; 46.088 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 4.176      ;
; 46.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.148      ;
; 46.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.264      ;
; 47.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.232      ;
; 47.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.162      ;
; 47.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.045      ;
; 47.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.993      ;
; 47.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.937      ;
; 47.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.925      ;
; 47.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.864      ;
; 47.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.827      ;
; 47.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.732      ;
; 47.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.616      ;
; 47.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.524      ;
; 47.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.451      ;
; 48.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.078      ;
; 48.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.783      ;
; 48.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.675      ;
; 48.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.562      ;
; 48.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.536      ;
; 48.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.316      ;
; 49.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.254      ;
; 49.110 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.147      ;
; 49.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 0.418      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.718      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.659      ;
; 96.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.653      ;
; 96.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.637      ;
; 96.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.635      ;
; 96.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.578      ;
; 96.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.576      ;
; 96.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.572      ;
; 96.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.570      ;
; 96.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.544      ;
; 96.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.463      ;
; 96.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.380      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.354      ;
; 96.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.352      ;
; 96.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.299      ;
; 96.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.297      ;
; 96.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.271      ;
; 96.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.269      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_64|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.139      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.139      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.139      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.139      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.139      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.139      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.139      ;
; 96.884 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.094      ;
; 96.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.081      ;
; 96.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.081      ;
; 96.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.081      ;
; 96.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.081      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.057      ;
; 96.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.035      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 3.048      ;
; 96.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.035      ;
; 96.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.029      ;
; 96.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.030      ;
; 96.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.024      ;
; 96.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.022      ;
; 96.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.027      ;
; 96.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.027      ;
; 96.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.027      ;
; 96.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.027      ;
; 96.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.027      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.463      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.471      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.473      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.474      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.476      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.477      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.472      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.474      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.475      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.476      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.477      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.480      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.483      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.490      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.492      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.496      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.503      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.498      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.498      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.240      ; 0.525      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.242      ; 0.528      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.509      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.240      ; 0.528      ;
; 0.185 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.511      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[2]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_2_cnt[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage2_measure_comp                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|key1_done_flag                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|key1_done_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_2_cnt[2]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[1]                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                 ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|key0_done_flag                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|key0_done_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                   ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|test2                                                                                                                                                                                  ; Pulse_logic_gen:Pulse_logic_gen_u|test2                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.513      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[1]                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[0]                                                                                                                                                                         ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.242      ; 0.535      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.514      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.516      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.142 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.484      ;
; 0.143 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.485      ;
; 0.151 ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[0]                                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.473      ;
; 0.179 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; adc_filter:adc_filter_u1|adc_data_temp[9][0]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[10][0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; adc_filter:adc_filter_u1|adc_data_temp[13][12]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[14][12]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; adc_filter:adc_filter_u1|adc_data_temp[5][4]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[6][4]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; adc_filter:adc_filter_u1|adc_data_temp[16][7]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[17][7]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.200 ; adc_filter:adc_filter_u1|adc_data_temp[8][9]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[9][9]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; adc_filter:adc_filter_u1|adc_data_temp[11][11]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[12][11]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.489      ;
; 0.203 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; adc_filter:adc_filter_u1|adc_data_temp[16][11]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[17][11]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_filter:adc_filter_u1|adc_data_temp[12][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[13][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_filter:adc_filter_u1|adc_data_temp[13][9]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[14][9]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_filter:adc_filter_u1|adc_data_temp[3][8]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[4][8]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_filter:adc_filter_u1|adc_data_temp[8][1]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[9][1]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_filter:adc_filter_u2|adc_data_temp[17][8]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[18][8]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_filter:adc_filter_u2|adc_data_temp[3][6]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[4][6]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; adc_filter:adc_filter_u1|adc_data_temp[17][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[18][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_filter:adc_filter_u1|adc_data_temp[10][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[11][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_filter:adc_filter_u1|adc_data_temp[14][9]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[15][9]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_filter:adc_filter_u1|adc_data_temp[9][7]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[10][7]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_filter:adc_filter_u1|adc_data_temp[11][1]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[12][1]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_filter:adc_filter_u2|adc_data_temp[4][13]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[5][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; adc_filter:adc_filter_u2|adc_data_temp[3][13]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[4][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; adc_filter:adc_filter_u2|adc_data_temp[2][11]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[3][11]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_filter:adc_filter_u2|adc_data_temp[2][6]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[3][6]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_filter:adc_filter_u2|adc_data_temp[12][5]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[13][5]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; adc_filter:adc_filter_u2|adc_data_temp[18][4]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[19][4]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; adc_filter:adc_filter_u2|adc_data_temp[5][0]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[6][0]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; adc_filter:adc_filter_u2|adc_data_temp[4][0]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[5][0]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1]                                                                                        ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.334      ;
; 0.206 ; adc_filter:adc_filter_u1|adc_data_temp[14][13]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[15][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.328      ;
; 0.206 ; adc_filter:adc_filter_u1|adc_data_temp[13][13]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[14][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.328      ;
; 0.206 ; adc_filter:adc_filter_u1|adc_data_temp[2][13]                                                                                  ; adc_filter:adc_filter_u1|adc_data_temp[3][13]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc_filter:adc_filter_u1|adc_data_temp[11][10]                                                                                 ; adc_filter:adc_filter_u1|adc_data_temp[12][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc_filter:adc_filter_u2|adc_data_temp[10][0]                                                                                  ; adc_filter:adc_filter_u2|adc_data_temp[11][0]                                                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.492      ;
; 0.206 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.488      ;
; 0.206 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; adc_filter:adc_filter_u1|adc_data_temp[3][5]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[4][5]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; adc_filter:adc_filter_u1|adc_data_temp[1][4]                                                                                   ; adc_filter:adc_filter_u1|adc_data_temp[2][4]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; adc_filter:adc_filter_u2|adc_data_temp[11][13]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[12][13]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; adc_filter:adc_filter_u2|adc_data_temp[12][10]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[13][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; adc_filter:adc_filter_u1|sum_temp[3]                                                                                           ; adc_filter:adc_filter_u1|sum_temp1[3]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; adc_filter:adc_filter_u2|adc_data_temp[14][12]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[15][12]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; adc_filter:adc_filter_u2|adc_data_temp[11][10]                                                                                 ; adc_filter:adc_filter_u2|adc_data_temp[12][10]                                                                                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; adc_filter:adc_filter_u2|adc_data_temp[4][9]                                                                                   ; adc_filter:adc_filter_u2|adc_data_temp[5][9]                                                                                   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.494      ;
; 0.208 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; adc_filter:adc_filter_u2|sum_temp[1]                                                                                           ; adc_filter:adc_filter_u2|sum_temp1[1]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; adc_filter:adc_filter_u1|sum_temp[7]                                                                                           ; adc_filter:adc_filter_u1|sum_temp1[7]                                                                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_253|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_246|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_229|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_231|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_271|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_271|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_268|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 0.883      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.090      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.088      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.069      ;
; 97.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.053      ;
; 97.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.053      ;
; 97.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.053      ;
; 97.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.053      ;
; 97.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.053      ;
; 97.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.053      ;
; 97.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.053      ;
; 97.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.053      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 97.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.017      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_201|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_198|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.933      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.949      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.946      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.946      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.946      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.946      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.946      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.946      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.946      ;
; 98.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.946      ;
; 98.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.938      ;
; 98.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.938      ;
; 98.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.938      ;
; 98.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.938      ;
; 98.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.938      ;
; 98.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.938      ;
; 98.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.938      ;
; 98.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.938      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.928      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.925      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.925      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.925      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.925      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.792      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.792      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.792      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.792      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.792      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.792      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.792      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.792      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.828      ;
; 0.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.828      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.852      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.910      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.933      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.933      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.933      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.933      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.933      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.939      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.935      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.935      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.935      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.935      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.935      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.935      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.943      ;
; 0.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.982      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.080      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.080      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.080      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.080      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.080      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.080      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.080      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 6.656 ; 6.886        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.656 ; 6.886        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.656 ; 6.886        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.656 ; 6.886        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.677 ; 6.893        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]                                        ;
; 6.677 ; 6.893        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]                                        ;
; 6.678 ; 6.894        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]                                        ;
; 6.678 ; 6.894        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]                                        ;
; 6.678 ; 6.894        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]                                         ;
; 6.678 ; 6.894        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]                                         ;
; 6.678 ; 6.894        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]                                         ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31]                                                                                        ;
; 6.695 ; 6.879        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[13]                                                                                          ;
; 6.696 ; 6.880        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ;
; 6.696 ; 6.880        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ;
; 6.696 ; 6.880        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ;
; 6.696 ; 6.880        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 6.696 ; 6.880        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 6.696 ; 6.880        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 6.704 ; 6.888        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[0]                                                                                        ;
; 6.704 ; 6.888        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                  ;
; 6.704 ; 6.888        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                  ;
; 6.704 ; 6.888        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[2]                                                                                  ;
; 6.704 ; 6.888        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[3]                                                                                  ;
; 6.705 ; 6.889        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 6.705 ; 6.889        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 6.705 ; 6.889        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 6.705 ; 6.889        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 6.705 ; 6.889        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 6.705 ; 6.889        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 6.705 ; 6.889        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 6.705 ; 6.889        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[12]                                                                                         ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[13]                                                                                         ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[14]                                                                                         ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[4]                                                                                          ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp1[5]                                                                                          ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[12]                                                                                          ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[14]                                                                                          ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[4]                                                                                           ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[5]                                                                                           ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[8]                                                                                           ;
; 6.706 ; 6.890        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u1|sum_temp[9]                                                                                           ;
; 6.707 ; 6.891        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1]                                                                                        ;
; 6.707 ; 6.891        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                  ;
; 6.707 ; 6.891        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                  ;
; 6.707 ; 6.891        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[2]                                                                                  ;
; 6.707 ; 6.891        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                  ;
; 6.707 ; 6.891        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|sum_temp1[10]                                                                                         ;
; 6.707 ; 6.891        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc_filter:adc_filter_u2|sum_temp1[11]                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_we_reg       ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_we_reg       ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~porta_datain_reg0  ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[6]                                                                                                                                                                                      ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_11[5]                                                                                                                                                                                     ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_11[6]                                                                                                                                                                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|Num_rx_data[0]                                                                                                                                                                                        ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|Num_rx_data[1]                                                                                                                                                                                        ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|Num_rx_data[2]                                                                                                                                                                                        ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|Num_rx_data[3]                                                                                                                                                                                        ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; IGBT_SCR:IGBT_SCR_u|SCR[0]                                                                                                                                                                                                  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                                  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[12]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[13]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[14]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[15]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[16]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[17]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[18]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[19]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[20]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[21]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[22]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[23]                                                                                                                                                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN_d0[0]                                                                                                                                                                           ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN_d1[0]                                                                                                                                                                           ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_Flag[0]                                                                                                                                                                            ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[0]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[10]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[11]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[12]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[13]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[14]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[15]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[16]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[17]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[18]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[19]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[1]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[20]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[21]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[22]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[23]                                                                                                                                                                               ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[2]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[3]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[4]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[5]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[6]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[7]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[8]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[9]                                                                                                                                                                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|key0_done                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|key0_done_flag                                                                                                                                                                            ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[0]                                                                                                                                                                    ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[1]                                                                                                                                                                    ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_below_1_cnt[2]                                                                                                                                                                    ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[0]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[1]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[2]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|voltage_over_1_cnt[3]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[24]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[25]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[26]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[27]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[28]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[29]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[30]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[31]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[32]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[12]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[13]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[14]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[15]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[16]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[17]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[18]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[19]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[20]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[21]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[22]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_scan:key_scan_u|cnt[23]                                                                                                                                                                                                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                             ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                             ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                             ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                             ;
; 49.499 ; 49.715       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[2]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[1]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[2]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                    ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_264|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_264|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_265|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_267|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_268|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[1] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[2] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[2]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[1]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[2]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8uo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_7dd1:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[2]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lhi:auto_generated|counter_reg_bit[0]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lhi:auto_generated|counter_reg_bit[1]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lhi:auto_generated|counter_reg_bit[2]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lhi:auto_generated|counter_reg_bit[3]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lhi:auto_generated|counter_reg_bit[4]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lhi:auto_generated|counter_reg_bit[5]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lhi:auto_generated|counter_reg_bit[6]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                          ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; 0.825 ; 1.261 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 0.824 ; 1.261 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 0.820 ; 1.260 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 0.806 ; 1.234 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 0.812 ; 1.241 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 0.803 ; 1.235 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 0.814 ; 1.251 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 0.817 ; 1.253 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 0.797 ; 1.234 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 0.825 ; 1.259 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 0.697 ; 1.119 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 0.685 ; 1.106 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 0.683 ; 1.104 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 0.686 ; 1.107 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 0.686 ; 1.108 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n           ; sys_clk             ; 2.432 ; 2.562 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; 0.793 ; 1.231 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 0.793 ; 1.231 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 0.785 ; 1.225 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 0.775 ; 1.203 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 0.775 ; 1.204 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 0.767 ; 1.198 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 0.778 ; 1.215 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 0.786 ; 1.222 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 0.764 ; 1.201 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 0.791 ; 1.224 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 0.662 ; 1.083 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 0.646 ; 1.068 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 0.648 ; 1.069 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 0.648 ; 1.070 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 0.650 ; 1.071 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.947 ; 1.169 ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; 2.868 ; 3.187 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.702 ; 0.995 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 0.574 ; 0.910 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.702 ; 0.995 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.702 ; 0.994 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.556 ; 0.873 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; 2.188 ; 2.540 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; 1.257 ; 1.879 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; -0.373 ; -0.787 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -0.509 ; -0.936 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -0.505 ; -0.934 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -0.492 ; -0.910 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -0.496 ; -0.916 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -0.489 ; -0.911 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -0.498 ; -0.926 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -0.501 ; -0.928 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -0.482 ; -0.909 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -0.510 ; -0.934 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.388 ; -0.802 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.374 ; -0.789 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.373 ; -0.787 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.377 ; -0.791 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.377 ; -0.791 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n           ; sys_clk             ; -0.855 ; -1.148 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; -0.334 ; -0.748 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -0.475 ; -0.902 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -0.467 ; -0.896 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -0.458 ; -0.876 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -0.457 ; -0.876 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -0.450 ; -0.871 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -0.459 ; -0.887 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -0.468 ; -0.894 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -0.446 ; -0.873 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -0.473 ; -0.897 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.349 ; -0.763 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.334 ; -0.748 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.336 ; -0.750 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.337 ; -0.751 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.339 ; -0.753 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.424  ; 0.208  ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; -0.407 ; -0.652 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.328  ; 0.004  ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; -0.114 ; -0.433 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.225  ; -0.107 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.282  ; -0.046 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.328  ; 0.004  ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; -0.043 ; -0.346 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; -1.049 ; -1.660 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.735 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.711 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.802 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.759 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.521 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.569 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.433 ; 6.935 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 4.240 ; 4.375 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.240 ; 4.375 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.346 ; 3.429 ; Rise       ; sys_clk                                             ;
;  IGBT[2]            ; sys_clk             ; 3.446 ; 3.554 ; Rise       ; sys_clk                                             ;
;  IGBT[3]            ; sys_clk             ; 3.394 ; 3.485 ; Rise       ; sys_clk                                             ;
;  IGBT[4]            ; sys_clk             ; 3.190 ; 3.266 ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 3.686 ; 3.815 ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 3.686 ; 3.815 ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 3.340 ; 3.413 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 4.511 ; 5.063 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.455 ; 3.584 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.511 ; 5.063 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.479 ; 3.610 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.674 ; 3.825 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 4.379 ; 4.153 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.504 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.477 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.569 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.523 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.287 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.333 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.251 ; 5.753 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 3.091 ; 3.165 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.134 ; 4.267 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.240 ; 3.320 ; Rise       ; sys_clk                                             ;
;  IGBT[2]            ; sys_clk             ; 3.338 ; 3.442 ; Rise       ; sys_clk                                             ;
;  IGBT[3]            ; sys_clk             ; 3.284 ; 3.372 ; Rise       ; sys_clk                                             ;
;  IGBT[4]            ; sys_clk             ; 3.091 ; 3.165 ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 3.233 ; 3.304 ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 3.564 ; 3.688 ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 3.233 ; 3.304 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 3.341 ; 3.467 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.341 ; 3.467 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.389 ; 4.937 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.365 ; 3.493 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.553 ; 3.700 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 4.231 ; 4.013 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 27.967 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -67.617   ; 0.131 ; 48.085   ; 0.583   ; 6.646               ;
;  PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -67.617   ; 0.142 ; N/A      ; N/A     ; 6.646               ;
;  altera_reserved_tck                                 ; 39.563    ; 0.186 ; 48.085   ; 0.583   ; 49.485              ;
;  sys_clk                                             ; -3.383    ; 0.131 ; N/A      ; N/A     ; 9.372               ;
; Design-wide TNS                                      ; -4915.51  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -4572.488 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                 ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                             ; -343.329  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; 2.011 ; 1.996 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 2.007 ; 1.987 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 2.011 ; 1.996 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.957 ; 1.934 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.989 ; 1.955 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.945 ; 1.934 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 1.997 ; 1.978 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 1.994 ; 1.971 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.972 ; 1.950 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 1.996 ; 1.972 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.711 ; 1.704 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.697 ; 1.689 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.696 ; 1.688 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.698 ; 1.689 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.699 ; 1.691 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n           ; sys_clk             ; 4.967 ; 5.186 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; 2.027 ; 2.011 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 2.026 ; 2.006 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 2.027 ; 2.011 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.976 ; 1.953 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 2.005 ; 1.972 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.962 ; 1.951 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 2.013 ; 1.994 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 2.015 ; 1.993 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.991 ; 1.969 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 2.014 ; 1.990 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.724 ; 1.716 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.709 ; 1.701 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.712 ; 1.704 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.710 ; 1.701 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.712 ; 1.704 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.580 ; 2.790 ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; 7.488 ; 7.544 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 1.671 ; 1.804 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 1.376 ; 1.550 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 1.671 ; 1.804 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 1.645 ; 1.741 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 1.303 ; 1.455 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; 5.073 ; 4.796 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; 2.702 ; 2.973 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; -0.373 ; -0.774 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -0.509 ; -0.936 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -0.505 ; -0.934 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -0.492 ; -0.910 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -0.496 ; -0.916 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -0.489 ; -0.911 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -0.498 ; -0.926 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -0.501 ; -0.928 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -0.482 ; -0.909 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -0.510 ; -0.934 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.388 ; -0.788 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.374 ; -0.774 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.373 ; -0.774 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.377 ; -0.775 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.377 ; -0.776 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n           ; sys_clk             ; -0.855 ; -1.148 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; -0.334 ; -0.748 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -0.475 ; -0.902 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -0.467 ; -0.896 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -0.458 ; -0.876 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -0.457 ; -0.876 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -0.450 ; -0.871 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -0.459 ; -0.887 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -0.468 ; -0.894 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -0.446 ; -0.873 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -0.473 ; -0.897 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.349 ; -0.763 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.334 ; -0.748 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.336 ; -0.750 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.337 ; -0.751 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.339 ; -0.753 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.491  ; 0.397  ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; -0.407 ; -0.652 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.756  ; 0.625  ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; -0.114 ; -0.433 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.512  ; 0.326  ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.647  ; 0.510  ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.756  ; 0.625  ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; -0.024 ; -0.120 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; -1.049 ; -1.660 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.439  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.478  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.395  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.368  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.285  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 3.175  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.242 ; 13.835 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 8.575  ; 8.570  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.575  ; 8.570  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 7.167  ; 7.072  ; Rise       ; sys_clk                                             ;
;  IGBT[2]            ; sys_clk             ; 7.441  ; 7.312  ; Rise       ; sys_clk                                             ;
;  IGBT[3]            ; sys_clk             ; 7.364  ; 7.221  ; Rise       ; sys_clk                                             ;
;  IGBT[4]            ; sys_clk             ; 6.833  ; 6.762  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 7.947  ; 7.839  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.947  ; 7.839  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 7.150  ; 7.055  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 9.233  ; 9.769  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.460  ; 7.406  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 9.233  ; 9.769  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.473  ; 7.420  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.892  ; 7.817  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 8.918  ; 9.048  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.504 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.477 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.569 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.523 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.287 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.333 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.251 ; 5.753 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 3.091 ; 3.165 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.134 ; 4.267 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.240 ; 3.320 ; Rise       ; sys_clk                                             ;
;  IGBT[2]            ; sys_clk             ; 3.338 ; 3.442 ; Rise       ; sys_clk                                             ;
;  IGBT[3]            ; sys_clk             ; 3.284 ; 3.372 ; Rise       ; sys_clk                                             ;
;  IGBT[4]            ; sys_clk             ; 3.091 ; 3.165 ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 3.233 ; 3.304 ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 3.564 ; 3.688 ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 3.233 ; 3.304 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 3.341 ; 3.467 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.341 ; 3.467 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.389 ; 4.937 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.365 ; 3.493 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.553 ; 3.700 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 4.231 ; 4.013 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_txd            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_scl             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_IGBT_driver1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_IGBT_driver2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_IGBT_driver3  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCR[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCR[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl_pcf8591         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Adc_Clk_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Adc_Clk_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_test            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_sda             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda_pcf8591         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; fault_IGBT_driver1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fault_IGBT_driver2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fault_IGBT_driver3      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; error_IGBT_driver1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; error_IGBT_driver2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; error_IGBT_driver3      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Otr_A                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Otr_B                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iic_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sda_pcf8591             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.33 V              ; -0.00153 V          ; 0.162 V                              ; 0.037 V                              ; 2.87e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.33 V             ; -0.00153 V         ; 0.162 V                             ; 0.037 V                             ; 2.87e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; reset_IGBT_driver2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver3  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SCR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SCR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.33 V              ; -0.000496 V         ; 0.1 V                                ; 0.03 V                               ; 3.49e-09 s                  ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.33 V             ; -0.000496 V        ; 0.1 V                               ; 0.03 V                              ; 3.49e-09 s                 ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver3  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SCR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SCR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.64 V              ; -0.00715 V          ; 0.215 V                              ; 0.119 V                              ; 2.17e-09 s                  ; 2.79e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.64 V             ; -0.00715 V         ; 0.215 V                             ; 0.119 V                             ; 2.17e-09 s                 ; 2.79e-09 s                 ; No                        ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; reset_IGBT_driver1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; reset_IGBT_driver3  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SCR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 7924         ; 0        ; 68       ; 0        ;
; sys_clk                                             ; altera_reserved_tck                                 ; false path   ; 0        ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 14       ; 0        ; 0        ;
; sys_clk                                             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 28           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                 ; sys_clk                                             ; false path   ; 0        ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk                                             ; 1523         ; 0        ; 0        ; 0        ;
; sys_clk                                             ; sys_clk                                             ; 20584        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 7924         ; 0        ; 68       ; 0        ;
; sys_clk                                             ; altera_reserved_tck                                 ; false path   ; 0        ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 14       ; 0        ; 0        ;
; sys_clk                                             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 28           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                 ; sys_clk                                             ; false path   ; 0        ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk                                             ; 1523         ; 0        ; 0        ; 0        ;
; sys_clk                                             ; sys_clk                                             ; 20584        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 571        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 571        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 1722  ; 1722 ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu May 16 17:53:24 2024
Info: Command: quartus_sta dev_board -c dev_board
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_pte1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'dev_board.sdc'
Warning (332060): Node: uart_IGBT:u_uart_IGBT|rxdata_buff_3[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[0] is being clocked by uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Fall) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -67.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -67.617           -4572.488 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.383            -343.022 sys_clk 
    Info (332119):    39.563               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 sys_clk 
    Info (332119):     0.421               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.085               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.419               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.648               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.661               0.000 sys_clk 
    Info (332119):    49.593               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 24.358 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: uart_IGBT:u_uart_IGBT|rxdata_buff_3[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[0] is being clocked by uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Fall) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -60.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -60.416           -4036.704 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.093            -343.329 sys_clk 
    Info (332119):    40.242               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.384               0.000 sys_clk 
    Info (332119):     0.401               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.322               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.269               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.646               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.619               0.000 sys_clk 
    Info (332119):    49.486               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 24.749 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: uart_IGBT:u_uart_IGBT|rxdata_buff_3[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[0] is being clocked by uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Fall) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -20.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -20.622           -1269.021 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.536             -20.787 sys_clk 
    Info (332119):    45.744               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 sys_clk 
    Info (332119):     0.142               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.374               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.583               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.656               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.372               0.000 sys_clk 
    Info (332119):    49.485               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 27.967 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 5037 megabytes
    Info: Processing ended: Thu May 16 17:53:27 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


