

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Thu Nov  2 23:32:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  148109186|  148133666|  1.481 sec|  1.481 sec|  148109186|  148133666|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_308  |conv2_Pipeline_LOAD_INPUT_BH_L  |    48971|    48971|  0.490 ms|  0.490 ms|   48971|   48971|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_318   |conv2_Pipeline_LOAD_WEIGHTS_L   |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_327      |conv2_Pipeline_OUT_ROW_COL      |   195844|   195844|  1.958 ms|  1.958 ms|  195844|  195844|       no|
        |grp_conv2_Pipeline_RELU_fu_337             |conv2_Pipeline_RELU             |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_5_fu_346                |conv2_Pipeline_5                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU4_fu_356            |conv2_Pipeline_RELU4            |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_7_fu_365                |conv2_Pipeline_7                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_375               |conv2_Pipeline_BW               |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW5_fu_383              |conv2_Pipeline_BW5              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW6_fu_390              |conv2_Pipeline_BW6              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  148109185|  148133665|  1742461 ~ 1742749|          -|          -|    85|        no|
        | + TILE_OUT  |    1693480|    1693768|    211685 ~ 211721|          -|          -|     8|        no|
        |  ++ EXPORT  |      12468|      12504|        3117 ~ 3126|          -|          -|     4|        no|
        |   +++ BH    |       3114|       3122|               1557|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 34 
16 --> 17 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 15 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 17 
34 --> 35 11 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 40 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %weight_buffer"   --->   Operation 41 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %conv2_biases, void @empty_23, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_16, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_15, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_14, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_fm_buffer, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 46 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:36]   --->   Operation 47 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:36]   --->   Operation 48 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:36]   --->   Operation 49 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [src/conv2.cpp:36]   --->   Operation 51 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36" [src/conv2.cpp:36]   --->   Operation 52 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv2.cpp:32]   --->   Operation 53 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 54 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:32]   --->   Operation 55 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:32]   --->   Operation 56 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end133" [src/conv2.cpp:32]   --->   Operation 57 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_3, i10 0" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 58 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i18 %shl_ln" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 59 'zext' 'zext_ln76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_3, i2 0" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 60 'bitconcatenate' 'shl_ln76_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i10 %shl_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 61 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.87ns)   --->   "%sub_ln76 = sub i19 %zext_ln76, i19 %zext_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 62 'sub' 'sub_ln76' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln76, i32 %input_fm_buffer" [src/conv2.cpp:36]   --->   Operation 63 'call' 'call_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [src/conv2.cpp:54]   --->   Operation 64 'ret' 'ret_ln54' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln76, i32 %input_fm_buffer" [src/conv2.cpp:36]   --->   Operation 65 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 66 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 67 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 68 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 69 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 71 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %h_3" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 73 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:32]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv2.cpp:32]   --->   Operation 75 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 77 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 77 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln36_1, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 78 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln36, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 79 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:36]   --->   Operation 80 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i4 %indvar, i4 1" [src/conv2.cpp:36]   --->   Operation 81 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %OUT.split, void %for.inc128" [src/conv2.cpp:36]   --->   Operation 82 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 83 'call' 'call_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 84 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_3, i8 3" [src/conv2.cpp:32]   --->   Operation 84 'add' 'add_ln32' <Predicate = (icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv2.cpp:32]   --->   Operation 85 'store' 'store_ln32' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 86 'br' 'br_ln32' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 87 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %input_fm_buffer, i32 %output_fm_buffer"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i6 %out" [src/conv2.cpp:100->src/conv2.cpp:51]   --->   Operation 89 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:36]   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv2.cpp:36]   --->   Operation 91 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %input_fm_buffer, i32 %output_fm_buffer"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 93 [1/1] (0.42ns)   --->   "%br_ln104 = br void %BH.i18" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 93 'br' 'br_ln104' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%bout = phi i3 %add_ln104, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 94 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.67ns)   --->   "%icmp_ln104 = icmp_eq  i3 %bout, i3 4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 95 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.67ns)   --->   "%add_ln104 = add i3 %bout, i3 1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 96 'add' 'add_ln104' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %BH.i18.split, void %BW.i.i.preheader" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 97 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i3 %bout" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 98 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.78ns)   --->   "%empty_219 = add i5 %zext_ln104, i5 %trunc_ln100" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 99 'add' 'empty_219' <Predicate = (!icmp_ln104)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast14 = zext i5 %empty_219" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 100 'zext' 'p_cast14' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty_219" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 101 'zext' 'p_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i10 %conv2_biases, i64 0, i64 %p_cast14" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 102 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 103 [2/2] (0.67ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 103 'load' 'conv2_biases_load' <Predicate = (!icmp_ln104)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 32> <RAM>
ST_15 : Operation 104 [1/1] (2.49ns)   --->   "%mul_ln108 = mul i23 %p_cast, i23 260100" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 104 'mul' 'mul_ln108' <Predicate = (!icmp_ln104)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i23 %mul_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 105 'zext' 'zext_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %zext_ln108, i64 %output_ftmap_read" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 106 'add' 'add_ln108' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln58 = br void %BW.i.i" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 107 'br' 'br_ln58' <Predicate = (icmp_ln104)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 0.78>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %bout" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 108 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout, i2 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 109 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i5 %tmp_s" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 110 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.78ns)   --->   "%sub_ln111 = sub i6 %zext_ln111_3, i6 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 111 'sub' 'sub_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i6 %sub_ln111" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 112 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 114 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/2] (0.67ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 115 'load' 'conv2_biases_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 32> <RAM>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %conv2_biases_load, i20 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 116 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.42ns)   --->   "%br_ln105 = br void %RELU.0.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 117 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 17 <SV = 16> <Delay = 3.63>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln105, void %for.body8.1.i.preheader, i3 0, void %BH.i18.split" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 118 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.67ns)   --->   "%icmp_ln105 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 119 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 120 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i3 %bh" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 121 'zext' 'zext_ln111_4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln111_2 = add i7 %sext_ln104, i7 %zext_ln111_4" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 122 'add' 'add_ln111_2' <Predicate = (icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i7 %add_ln111_2" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 123 'sext' 'sext_ln111' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i7 %add_ln111_2" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 124 'trunc' 'trunc_ln111' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln111, i8 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 125 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.80ns)   --->   "%sub_ln111_1 = sub i12 %p_shl, i12 %sext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 126 'sub' 'sub_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i3 %bh" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 127 'trunc' 'trunc_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %bh" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 128 'zext' 'zext_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 129 [2/2] (2.04ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU, i12 %sub_ln111_1, i30 %shl_ln4, i30 %shl_ln4, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 129 'call' 'call_ln111' <Predicate = (icmp_ln105)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 130 [1/1] (0.76ns)   --->   "%add_ln108_1 = add i9 %zext_ln105, i9 %zext_ln101" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 130 'add' 'add_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln108_1, i10 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 131 'bitconcatenate' 'shl_ln5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i19 %shl_ln5" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 132 'zext' 'zext_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln108_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln108_1, i2 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 133 'bitconcatenate' 'shl_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i11 %shl_ln108_1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 134 'zext' 'zext_ln108_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.88ns)   --->   "%sub_ln108 = sub i20 %zext_ln108_1, i20 %zext_ln108_2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 135 'sub' 'sub_ln108' <Predicate = (icmp_ln105)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i20 %sub_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 136 'sext' 'sext_ln108' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (1.08ns)   --->   "%add_ln108_2 = add i64 %sext_ln108, i64 %add_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 137 'add' 'add_ln108_2' <Predicate = (icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_2, i32 2, i32 63" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 138 'partselect' 'trunc_ln1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln108 = or i2 %trunc_ln105, i2 1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 139 'or' 'or_ln108' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i2 %or_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 140 'zext' 'zext_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.76ns)   --->   "%add_ln108_3 = add i9 %zext_ln108_3, i9 %zext_ln101" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 141 'add' 'add_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln108_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln108_3, i10 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 142 'bitconcatenate' 'shl_ln108_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln108_4 = zext i19 %shl_ln108_2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 143 'zext' 'zext_ln108_4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln108_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln108_3, i2 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 144 'bitconcatenate' 'shl_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln108_5 = zext i11 %shl_ln108_3" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 145 'zext' 'zext_ln108_5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.88ns)   --->   "%sub_ln108_1 = sub i20 %zext_ln108_4, i20 %zext_ln108_5" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 146 'sub' 'sub_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i20 %sub_ln108_1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 147 'sext' 'sext_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (1.08ns)   --->   "%add_ln108_4 = add i64 %sext_ln108_1, i64 %add_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 148 'add' 'add_ln108_4' <Predicate = (icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU, i12 %sub_ln111_1, i30 %shl_ln4, i30 %shl_ln4, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 149 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 150 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln118" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 151 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (7.30ns)   --->   "%empty_220 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 152 'writereq' 'empty_220' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.04>
ST_19 : Operation 153 [2/2] (2.04ns)   --->   "%call_ln118 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln1, i12 %sub_ln111_1, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 153 'call' 'call_ln118' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln1, i12 %sub_ln111_1, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 154 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 155 [5/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 155 'writeresp' 'empty_221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 156 [4/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 156 'writeresp' 'empty_221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 157 [3/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 157 'writeresp' 'empty_221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 158 [2/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 158 'writeresp' 'empty_221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 160 'specloopname' 'specloopname_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 161 [1/5] (7.30ns)   --->   "%empty_221 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 161 'writeresp' 'empty_221' <Predicate = (icmp_ln105)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i2 %or_ln108" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 162 'zext' 'zext_ln111_5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.78ns)   --->   "%add_ln111 = add i7 %sext_ln104, i7 %zext_ln111_5" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 163 'add' 'add_ln111' <Predicate = (icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i7 %add_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 164 'sext' 'sext_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = trunc i7 %add_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 165 'trunc' 'trunc_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln111_1, i8 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 166 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.80ns)   --->   "%sub_ln111_2 = sub i12 %p_shl3, i12 %sext_ln111_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 167 'sub' 'sub_ln111_2' <Predicate = (icmp_ln105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.54ns)   --->   "%icmp_ln105_1 = icmp_eq  i2 %or_ln108, i2 3" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 168 'icmp' 'icmp_ln105_1' <Predicate = (icmp_ln105)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 169 'br' 'br_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 170 [2/2] (2.04ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU4, i12 %sub_ln111_2, i30 %shl_ln4, i30 %shl_ln4, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 170 'call' 'call_ln111' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_4, i32 2, i32 63" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 171 'partselect' 'trunc_ln118_1' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.67ns)   --->   "%add_ln105 = add i3 %bh, i3 2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 172 'add' 'add_ln105' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln104 = br void %BH.i18" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 173 'br' 'br_ln104' <Predicate = (icmp_ln105_1) | (!icmp_ln105)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU4, i12 %sub_ln111_2, i30 %shl_ln4, i30 %shl_ln4, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 174 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i62 %trunc_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 175 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 176 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 177 [1/1] (7.30ns)   --->   "%empty_222 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr_1, i32 255" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 177 'writereq' 'empty_222' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.04>
ST_27 : Operation 178 [2/2] (2.04ns)   --->   "%call_ln118 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln118_1, i12 %sub_ln111_2, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 178 'call' 'call_ln118' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln118_1, i12 %sub_ln111_2, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 179 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 180 [5/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 180 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 181 [4/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 181 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 182 [3/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 182 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 183 [2/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 183 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 184 [1/5] (7.30ns)   --->   "%empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 184 'writeresp' 'empty_223' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln105 = br void %RELU.0.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 185 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>

State 34 <SV = 15> <Delay = 2.71>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln58, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 186 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln58_15, void %BW.i.i.split, i12 0, void %BW.i.i.preheader" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 187 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (0.80ns)   --->   "%add_ln58_15 = add i12 %phi_mul, i12 765" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 188 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 189 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (0.67ns)   --->   "%add_ln58 = add i3 %o_1, i3 1" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 190 'add' 'add_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 191 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 192 [2/2] (2.04ns)   --->   "%call_ln58 = call void @conv2_Pipeline_BW, i12 %phi_mul, i32 %output_fm_buffer" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 192 'call' 'call_ln58' <Predicate = (!icmp_ln58)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 193 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %out, i6 4" [src/conv2.cpp:36]   --->   Operation 193 'add' 'add_ln36' <Predicate = (icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 194 'br' 'br_ln36' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln58 = call void @conv2_Pipeline_BW, i12 %phi_mul, i32 %output_fm_buffer" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 195 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 2.85>
ST_36 : Operation 196 [1/1] (0.80ns)   --->   "%add_ln63 = add i12 %phi_mul, i12 255" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 196 'add' 'add_ln63' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 197 [2/2] (2.04ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW5, i12 %add_ln63, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 197 'call' 'call_ln63' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 18> <Delay = 0.00>
ST_37 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW5, i12 %add_ln63, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 198 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 19> <Delay = 2.85>
ST_38 : Operation 199 [1/1] (0.80ns)   --->   "%add_ln63_1 = add i12 %phi_mul, i12 510" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 199 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 200 [2/2] (2.04ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW6, i12 %add_ln63_1, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 200 'call' 'call_ln63' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 20> <Delay = 0.00>
ST_39 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 202 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW6, i12 %add_ln63_1, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 203 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln58 = br void %BW.i.i" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 204 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                          (alloca                ) [ 0111111111111111111111111111111111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
output_ftmap_read          (read                  ) [ 0011111111111111111111111111111111111111]
conv2_weights_read         (read                  ) [ 0000000000000000000000000000000000000000]
input_ftmap_read           (read                  ) [ 0011111111111111111111111111111111111111]
trunc_ln                   (partselect            ) [ 0011111111111111111111111111111111111111]
sext_ln36                  (sext                  ) [ 0000000000000000000000000000000000000000]
w2_addr                    (getelementptr         ) [ 0011111111111111111111111111111111111111]
store_ln32                 (store                 ) [ 0000000000000000000000000000000000000000]
br_ln32                    (br                    ) [ 0000000000000000000000000000000000000000]
h_3                        (load                  ) [ 0001111111111111111111111111111111111111]
icmp_ln32                  (icmp                  ) [ 0011111111111111111111111111111111111111]
br_ln32                    (br                    ) [ 0000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln76                  (zext                  ) [ 0000000000000000000000000000000000000000]
shl_ln76_1                 (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln76_1                (zext                  ) [ 0000000000000000000000000000000000000000]
sub_ln76                   (sub                   ) [ 0001000000000000000000000000000000000000]
ret_ln54                   (ret                   ) [ 0000000000000000000000000000000000000000]
call_ln36                  (call                  ) [ 0000000000000000000000000000000000000000]
zext_ln101                 (zext                  ) [ 0000000000011111111111111111111111111111]
speclooptripcount_ln32     (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln32          (specloopname          ) [ 0000000000000000000000000000000000000000]
empty                      (readreq               ) [ 0000000000000000000000000000000000000000]
br_ln36                    (br                    ) [ 0011111111111111111111111111111111111111]
indvar                     (phi                   ) [ 0000000000010000000000000000000000000000]
out                        (phi                   ) [ 0000000000011111111111111111111111111111]
icmp_ln36                  (icmp                  ) [ 0011111111111111111111111111111111111111]
add_ln36_1                 (add                   ) [ 0011111111111111111111111111111111111111]
br_ln36                    (br                    ) [ 0000000000000000000000000000000000000000]
add_ln32                   (add                   ) [ 0000000000000000000000000000000000000000]
store_ln32                 (store                 ) [ 0000000000000000000000000000000000000000]
br_ln32                    (br                    ) [ 0000000000000000000000000000000000000000]
call_ln36                  (call                  ) [ 0000000000000000000000000000000000000000]
trunc_ln100                (trunc                 ) [ 0000000000000001111111111111111111000000]
speclooptripcount_ln36     (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln36          (specloopname          ) [ 0000000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 0000000000000000000000000000000000000000]
br_ln104                   (br                    ) [ 0011111111111111111111111111111111111111]
bout                       (phi                   ) [ 0000000000000001100000000000000000000000]
icmp_ln104                 (icmp                  ) [ 0011111111111111111111111111111111111111]
add_ln104                  (add                   ) [ 0011111111111111111111111111111111111111]
br_ln104                   (br                    ) [ 0000000000000000000000000000000000000000]
zext_ln104                 (zext                  ) [ 0000000000000000000000000000000000000000]
empty_219                  (add                   ) [ 0000000000000000000000000000000000000000]
p_cast14                   (zext                  ) [ 0000000000000000000000000000000000000000]
p_cast                     (zext                  ) [ 0000000000000000000000000000000000000000]
conv2_biases_addr          (getelementptr         ) [ 0000000000000000100000000000000000000000]
mul_ln108                  (mul                   ) [ 0000000000000000000000000000000000000000]
zext_ln108                 (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln108                  (add                   ) [ 0000000000000000111111111111111111000000]
br_ln58                    (br                    ) [ 0011111111111111111111111111111111111111]
zext_ln111                 (zext                  ) [ 0000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln111_3               (zext                  ) [ 0000000000000000000000000000000000000000]
sub_ln111                  (sub                   ) [ 0000000000000000000000000000000000000000]
sext_ln104                 (sext                  ) [ 0000000000000000011111111111111111000000]
speclooptripcount_ln104    (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln104         (specloopname          ) [ 0000000000000000000000000000000000000000]
conv2_biases_load          (load                  ) [ 0000000000000000000000000000000000000000]
shl_ln4                    (bitconcatenate        ) [ 0000000000000000011111111111111111000000]
br_ln105                   (br                    ) [ 0011111111111111111111111111111111111111]
bh                         (phi                   ) [ 0000000000000000011111111100000000000000]
icmp_ln105                 (icmp                  ) [ 0011111111111111111111111111111111111111]
br_ln105                   (br                    ) [ 0000000000000000000000000000000000000000]
zext_ln111_4               (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln111_2                (add                   ) [ 0000000000000000000000000000000000000000]
sext_ln111                 (sext                  ) [ 0000000000000000000000000000000000000000]
trunc_ln111                (trunc                 ) [ 0000000000000000000000000000000000000000]
p_shl                      (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
sub_ln111_1                (sub                   ) [ 0000000000000000001110000000000000000000]
trunc_ln105                (trunc                 ) [ 0000000000000000000000000000000000000000]
zext_ln105                 (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln108_1                (add                   ) [ 0000000000000000000000000000000000000000]
shl_ln5                    (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln108_1               (zext                  ) [ 0000000000000000000000000000000000000000]
shl_ln108_1                (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln108_2               (zext                  ) [ 0000000000000000000000000000000000000000]
sub_ln108                  (sub                   ) [ 0000000000000000000000000000000000000000]
sext_ln108                 (sext                  ) [ 0000000000000000000000000000000000000000]
add_ln108_2                (add                   ) [ 0000000000000000000000000000000000000000]
trunc_ln1                  (partselect            ) [ 0000000000000000001110000000000000000000]
or_ln108                   (or                    ) [ 0000000000000000001111111100000000000000]
zext_ln108_3               (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln108_3                (add                   ) [ 0000000000000000000000000000000000000000]
shl_ln108_2                (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln108_4               (zext                  ) [ 0000000000000000000000000000000000000000]
shl_ln108_3                (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln108_5               (zext                  ) [ 0000000000000000000000000000000000000000]
sub_ln108_1                (sub                   ) [ 0000000000000000000000000000000000000000]
sext_ln108_1               (sext                  ) [ 0000000000000000000000000000000000000000]
add_ln108_4                (add                   ) [ 0000000000000000001111111100000000000000]
call_ln111                 (call                  ) [ 0000000000000000000000000000000000000000]
sext_ln118                 (sext                  ) [ 0000000000000000000000000000000000000000]
i3_addr                    (getelementptr         ) [ 0011111111111111110111111111111111111111]
empty_220                  (writereq              ) [ 0000000000000000000000000000000000000000]
call_ln118                 (call                  ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln105    (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln105         (specloopname          ) [ 0000000000000000000000000000000000000000]
empty_221                  (writeresp             ) [ 0000000000000000000000000000000000000000]
zext_ln111_5               (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln111                  (add                   ) [ 0000000000000000000000000000000000000000]
sext_ln111_1               (sext                  ) [ 0000000000000000000000000000000000000000]
trunc_ln111_1              (trunc                 ) [ 0000000000000000000000000000000000000000]
p_shl3                     (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
sub_ln111_2                (sub                   ) [ 0000000000000000000000000011100000000000]
icmp_ln105_1               (icmp                  ) [ 0011111111111111111111111111111111111111]
br_ln105                   (br                    ) [ 0000000000000000000000000000000000000000]
trunc_ln118_1              (partselect            ) [ 0000000000000000000000000011100000000000]
add_ln105                  (add                   ) [ 0011111111111111110000000011111111111111]
br_ln104                   (br                    ) [ 0011111111111111111111111111111111111111]
call_ln111                 (call                  ) [ 0000000000000000000000000000000000000000]
sext_ln118_1               (sext                  ) [ 0000000000000000000000000000000000000000]
i3_addr_1                  (getelementptr         ) [ 0000000000000000000000000001111111000000]
empty_222                  (writereq              ) [ 0000000000000000000000000000000000000000]
call_ln118                 (call                  ) [ 0000000000000000000000000000000000000000]
empty_223                  (writeresp             ) [ 0000000000000000000000000000000000000000]
br_ln105                   (br                    ) [ 0011111111111111111111111111111111111111]
o_1                        (phi                   ) [ 0000000000000000000000000000000000100000]
phi_mul                    (phi                   ) [ 0000000000000000000000000000000000111110]
add_ln58_15                (add                   ) [ 0011111111111111111111111111111111111111]
icmp_ln58                  (icmp                  ) [ 0011111111111111111111111111111111111111]
add_ln58                   (add                   ) [ 0011111111111111111111111111111111111111]
br_ln58                    (br                    ) [ 0000000000000000000000000000000000000000]
add_ln36                   (add                   ) [ 0011111111111111111111111111111111111111]
br_ln36                    (br                    ) [ 0011111111111111111111111111111111111111]
call_ln58                  (call                  ) [ 0000000000000000000000000000000000000000]
add_ln63                   (add                   ) [ 0000000000000000000000000000000000000100]
call_ln63                  (call                  ) [ 0000000000000000000000000000000000000000]
add_ln63_1                 (add                   ) [ 0000000000000000000000000000000000000001]
speclooptripcount_ln58     (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln58          (specloopname          ) [ 0000000000000000000000000000000000000000]
call_ln63                  (call                  ) [ 0000000000000000000000000000000000000000]
br_ln58                    (br                    ) [ 0011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_INPUT_BH_L"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i20"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU4"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW5"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW6"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="h_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="output_ftmap_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv2_weights_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_ftmap_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_readreq_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2"/>
<pin id="205" dir="0" index="2" bw="13" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_writeresp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_220/18 empty_221/21 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_writeresp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_222/26 empty_223/29 "/>
</bind>
</comp>

<comp id="225" class="1004" name="conv2_biases_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/15 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="1"/>
<pin id="240" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="249" class="1005" name="out_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="1"/>
<pin id="251" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="out_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="261" class="1005" name="bout_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="bout_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout/15 "/>
</bind>
</comp>

<comp id="273" class="1005" name="bh_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="bh_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/17 "/>
</bind>
</comp>

<comp id="285" class="1005" name="o_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="o_1_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/34 "/>
</bind>
</comp>

<comp id="296" class="1005" name="phi_mul_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="1"/>
<pin id="298" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="phi_mul_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/34 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="64" slack="1"/>
<pin id="312" dir="0" index="3" bw="19" slack="0"/>
<pin id="313" dir="0" index="4" bw="32" slack="0"/>
<pin id="314" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="62" slack="10"/>
<pin id="322" dir="0" index="3" bw="32" slack="0"/>
<pin id="323" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/11 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_conv2_Pipeline_OUT_ROW_COL_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="0" index="3" bw="32" slack="0"/>
<pin id="332" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_conv2_Pipeline_RELU_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="0" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="0" index="2" bw="30" slack="1"/>
<pin id="341" dir="0" index="3" bw="30" slack="1"/>
<pin id="342" dir="0" index="4" bw="32" slack="0"/>
<pin id="343" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/17 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_conv2_Pipeline_5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="62" slack="2"/>
<pin id="350" dir="0" index="3" bw="12" slack="2"/>
<pin id="351" dir="0" index="4" bw="32" slack="0"/>
<pin id="352" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/19 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_conv2_Pipeline_RELU4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="12" slack="0"/>
<pin id="359" dir="0" index="2" bw="30" slack="9"/>
<pin id="360" dir="0" index="3" bw="30" slack="9"/>
<pin id="361" dir="0" index="4" bw="32" slack="0"/>
<pin id="362" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/25 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_conv2_Pipeline_7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="0" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="62" slack="2"/>
<pin id="369" dir="0" index="3" bw="12" slack="2"/>
<pin id="370" dir="0" index="4" bw="32" slack="0"/>
<pin id="371" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/27 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_conv2_Pipeline_BW_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/34 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_conv2_Pipeline_BW5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="12" slack="0"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/36 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_conv2_Pipeline_BW6_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="12" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/38 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="62" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="3" slack="0"/>
<pin id="401" dir="0" index="3" bw="7" slack="0"/>
<pin id="402" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln36_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="62" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="w2_addr_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="62" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln32_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="h_3_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln32_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="shl_ln_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln76_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="18" slack="0"/>
<pin id="441" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln76_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln76_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sub_ln76_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="18" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln101_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="464" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln36_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln36_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln32_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="479" dir="0" index="1" bw="3" slack="0"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln32_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="10"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln100_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="3"/>
<pin id="489" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/14 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln104_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/15 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln104_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/15 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln104_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/15 "/>
</bind>
</comp>

<comp id="507" class="1004" name="empty_219_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="1"/>
<pin id="510" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_219/15 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_cast14_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast14/15 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/15 "/>
</bind>
</comp>

<comp id="521" class="1004" name="mul_ln108_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="19" slack="0"/>
<pin id="524" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln108/15 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln108_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="23" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/15 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln108_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="14"/>
<pin id="534" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/15 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln111_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="1"/>
<pin id="538" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/16 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_s_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="0" index="1" bw="3" slack="1"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln111_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_3/16 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sub_ln111_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/16 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln104_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/16 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="30" slack="0"/>
<pin id="564" dir="0" index="1" bw="10" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln105_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/17 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln111_4_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_4/17 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln111_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="1"/>
<pin id="582" dir="0" index="1" bw="3" slack="0"/>
<pin id="583" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_2/17 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln111_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/17 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln111_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/17 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_shl_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/17 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sub_ln111_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="0"/>
<pin id="603" dir="0" index="1" bw="7" slack="0"/>
<pin id="604" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111_1/17 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln105_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="0"/>
<pin id="610" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/17 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln105_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/17 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln108_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="7"/>
<pin id="619" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="shl_ln5_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="19" slack="0"/>
<pin id="623" dir="0" index="1" bw="9" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/17 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln108_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="19" slack="0"/>
<pin id="631" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_1/17 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln108_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="0"/>
<pin id="635" dir="0" index="1" bw="9" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_1/17 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln108_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="0"/>
<pin id="643" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_2/17 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sub_ln108_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="19" slack="0"/>
<pin id="647" dir="0" index="1" bw="11" slack="0"/>
<pin id="648" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108/17 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln108_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="20" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/17 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln108_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="20" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="2"/>
<pin id="658" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_2/17 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="62" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="0"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="0" index="3" bw="7" slack="0"/>
<pin id="665" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/17 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln108_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln108/17 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln108_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_3/17 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln108_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="7"/>
<pin id="683" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_3/17 "/>
</bind>
</comp>

<comp id="685" class="1004" name="shl_ln108_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="19" slack="0"/>
<pin id="687" dir="0" index="1" bw="9" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_2/17 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln108_4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="19" slack="0"/>
<pin id="695" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_4/17 "/>
</bind>
</comp>

<comp id="697" class="1004" name="shl_ln108_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="11" slack="0"/>
<pin id="699" dir="0" index="1" bw="9" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_3/17 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln108_5_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="0"/>
<pin id="707" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_5/17 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sub_ln108_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="19" slack="0"/>
<pin id="711" dir="0" index="1" bw="11" slack="0"/>
<pin id="712" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108_1/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln108_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="20" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_1/17 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln108_4_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="20" slack="0"/>
<pin id="721" dir="0" index="1" bw="64" slack="2"/>
<pin id="722" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_4/17 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sext_ln118_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="62" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/18 "/>
</bind>
</comp>

<comp id="727" class="1004" name="i3_addr_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="62" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/18 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln111_5_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="8"/>
<pin id="736" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_5/25 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln111_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="9"/>
<pin id="739" dir="0" index="1" bw="2" slack="0"/>
<pin id="740" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/25 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln111_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="0"/>
<pin id="744" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_1/25 "/>
</bind>
</comp>

<comp id="746" class="1004" name="trunc_ln111_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="7" slack="0"/>
<pin id="748" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_1/25 "/>
</bind>
</comp>

<comp id="750" class="1004" name="p_shl3_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="0"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/25 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sub_ln111_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="0"/>
<pin id="760" dir="0" index="1" bw="7" slack="0"/>
<pin id="761" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111_2/25 "/>
</bind>
</comp>

<comp id="765" class="1004" name="icmp_ln105_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="2" slack="8"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_1/25 "/>
</bind>
</comp>

<comp id="770" class="1004" name="trunc_ln118_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="62" slack="0"/>
<pin id="772" dir="0" index="1" bw="64" slack="8"/>
<pin id="773" dir="0" index="2" bw="3" slack="0"/>
<pin id="774" dir="0" index="3" bw="7" slack="0"/>
<pin id="775" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln118_1/25 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln105_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="8"/>
<pin id="781" dir="0" index="1" bw="3" slack="0"/>
<pin id="782" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/25 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln118_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="62" slack="1"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_1/26 "/>
</bind>
</comp>

<comp id="788" class="1004" name="i3_addr_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="62" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/26 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln58_15_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="12" slack="0"/>
<pin id="797" dir="0" index="1" bw="11" slack="0"/>
<pin id="798" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_15/34 "/>
</bind>
</comp>

<comp id="801" class="1004" name="icmp_ln58_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="0" index="1" bw="3" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/34 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln58_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/34 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln36_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="5"/>
<pin id="815" dir="0" index="1" bw="4" slack="0"/>
<pin id="816" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/34 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln63_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="12" slack="2"/>
<pin id="821" dir="0" index="1" bw="9" slack="0"/>
<pin id="822" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/36 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln63_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="12" slack="4"/>
<pin id="828" dir="0" index="1" bw="10" slack="0"/>
<pin id="829" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/38 "/>
</bind>
</comp>

<comp id="833" class="1005" name="h_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="840" class="1005" name="output_ftmap_read_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="14"/>
<pin id="842" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="845" class="1005" name="input_ftmap_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="850" class="1005" name="trunc_ln_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="62" slack="10"/>
<pin id="852" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="855" class="1005" name="w2_addr_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="2"/>
<pin id="857" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="sub_ln76_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="19" slack="1"/>
<pin id="868" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln76 "/>
</bind>
</comp>

<comp id="871" class="1005" name="zext_ln101_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="7"/>
<pin id="873" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="880" class="1005" name="add_ln36_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="4" slack="0"/>
<pin id="882" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="trunc_ln100_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="5" slack="1"/>
<pin id="887" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="893" class="1005" name="add_ln104_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="3" slack="0"/>
<pin id="895" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="898" class="1005" name="conv2_biases_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="1"/>
<pin id="900" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="add_ln108_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="64" slack="2"/>
<pin id="905" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="909" class="1005" name="sext_ln104_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="1"/>
<pin id="911" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104 "/>
</bind>
</comp>

<comp id="915" class="1005" name="shl_ln4_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="30" slack="1"/>
<pin id="917" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln4 "/>
</bind>
</comp>

<comp id="923" class="1005" name="icmp_ln105_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="8"/>
<pin id="925" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="927" class="1005" name="sub_ln111_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="12" slack="1"/>
<pin id="929" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln111_1 "/>
</bind>
</comp>

<comp id="933" class="1005" name="trunc_ln1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="62" slack="1"/>
<pin id="935" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="or_ln108_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="2" slack="8"/>
<pin id="941" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="or_ln108 "/>
</bind>
</comp>

<comp id="945" class="1005" name="add_ln108_4_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="8"/>
<pin id="947" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln108_4 "/>
</bind>
</comp>

<comp id="950" class="1005" name="i3_addr_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="3"/>
<pin id="952" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="955" class="1005" name="sub_ln111_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="12" slack="1"/>
<pin id="957" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln111_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="trunc_ln118_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="62" slack="1"/>
<pin id="966" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln118_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="add_ln105_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="3" slack="1"/>
<pin id="972" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="975" class="1005" name="i3_addr_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="3"/>
<pin id="977" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="add_ln58_15_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="12" slack="0"/>
<pin id="982" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58_15 "/>
</bind>
</comp>

<comp id="988" class="1005" name="add_ln58_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="3" slack="0"/>
<pin id="990" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln36_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="1"/>
<pin id="995" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln63_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="12" slack="1"/>
<pin id="1000" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="add_ln63_1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="1"/>
<pin id="1005" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="183"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="82" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="142" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="144" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="148" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="222"><net_src comp="142" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="144" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="148" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="116" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="92" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="94" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="110" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="110" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="110" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="162" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="315"><net_src comp="78" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="324"><net_src comp="100" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="333"><net_src comp="104" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="16" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="18" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="344"><net_src comp="134" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="337" pin=4"/></net>

<net id="353"><net_src comp="146" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="10" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="346" pin=4"/></net>

<net id="363"><net_src comp="156" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="356" pin=4"/></net>

<net id="372"><net_src comp="160" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="18" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="380"><net_src comp="166" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="300" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="18" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="172" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="18" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="176" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="18" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="190" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="397" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="4" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="66" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="70" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="422" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="74" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="422" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="439" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="455" pin="2"/><net_sink comp="308" pin=3"/></net>

<net id="469"><net_src comp="242" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="96" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="242" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="98" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="102" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="249" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="265" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="112" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="265" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="114" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="265" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="520"><net_src comp="507" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="118" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="261" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="120" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="261" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="536" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="126" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="232" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="128" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="277" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="130" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="277" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="580" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="132" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="585" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="601" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="611"><net_src comp="277" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="277" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="136" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="72" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="138" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="616" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="76" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="629" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="666"><net_src comp="60" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="655" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="62" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="64" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="674"><net_src comp="608" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="140" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="136" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="72" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="138" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="680" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="76" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="693" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="731"><net_src comp="10" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="727" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="737" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="737" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="132" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="66" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="742" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="764"><net_src comp="758" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="769"><net_src comp="154" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="60" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="62" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="778"><net_src comp="64" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="783"><net_src comp="273" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="158" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="792"><net_src comp="10" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="788" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="799"><net_src comp="300" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="164" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="289" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="112" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="289" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="114" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="249" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="168" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="296" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="170" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="825"><net_src comp="819" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="830"><net_src comp="296" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="174" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="832"><net_src comp="826" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="836"><net_src comp="180" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="843"><net_src comp="184" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="848"><net_src comp="196" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="853"><net_src comp="397" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="858"><net_src comp="411" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="869"><net_src comp="455" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="874"><net_src comp="462" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="883"><net_src comp="471" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="888"><net_src comp="487" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="896"><net_src comp="497" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="901"><net_src comp="225" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="906"><net_src comp="531" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="912"><net_src comp="558" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="918"><net_src comp="562" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="337" pin=3"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="926"><net_src comp="570" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="601" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="936"><net_src comp="660" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="942"><net_src comp="670" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="948"><net_src comp="719" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="953"><net_src comp="727" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="958"><net_src comp="758" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="967"><net_src comp="770" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="973"><net_src comp="779" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="978"><net_src comp="788" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="983"><net_src comp="795" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="991"><net_src comp="807" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="996"><net_src comp="813" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1001"><net_src comp="819" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1006"><net_src comp="826" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="390" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
	Port: input_fm_buffer | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: output_fm_buffer | {13 14 17 18 25 26 34 35 36 37 38 39 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : conv2_biases | {15 16 }
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : input_fm_buffer | {13 14 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : output_fm_buffer | {13 14 17 18 19 20 25 26 27 28 }
  - Chain level:
	State 1
		sext_ln36 : 1
		w2_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		shl_ln : 1
		zext_ln76 : 2
		shl_ln76_1 : 1
		zext_ln76_1 : 2
		sub_ln76 : 3
		call_ln36 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln36 : 1
		add_ln36_1 : 1
		br_ln36 : 2
		store_ln32 : 1
	State 12
	State 13
	State 14
	State 15
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		zext_ln104 : 1
		empty_219 : 2
		p_cast14 : 3
		p_cast : 3
		conv2_biases_addr : 4
		conv2_biases_load : 5
		mul_ln108 : 4
		zext_ln108 : 5
		add_ln108 : 6
	State 16
		zext_ln111_3 : 1
		sub_ln111 : 2
		sext_ln104 : 3
		shl_ln4 : 1
	State 17
		icmp_ln105 : 1
		br_ln105 : 2
		zext_ln111_4 : 1
		add_ln111_2 : 2
		sext_ln111 : 3
		trunc_ln111 : 3
		p_shl : 4
		sub_ln111_1 : 5
		trunc_ln105 : 1
		zext_ln105 : 1
		call_ln111 : 6
		add_ln108_1 : 2
		shl_ln5 : 3
		zext_ln108_1 : 4
		shl_ln108_1 : 3
		zext_ln108_2 : 4
		sub_ln108 : 5
		sext_ln108 : 6
		add_ln108_2 : 7
		trunc_ln1 : 8
		or_ln108 : 2
		zext_ln108_3 : 2
		add_ln108_3 : 3
		shl_ln108_2 : 4
		zext_ln108_4 : 5
		shl_ln108_3 : 4
		zext_ln108_5 : 5
		sub_ln108_1 : 6
		sext_ln108_1 : 7
		add_ln108_4 : 8
	State 18
		i3_addr : 1
		empty_220 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		add_ln111 : 1
		sext_ln111_1 : 2
		trunc_ln111_1 : 2
		p_shl3 : 3
		sub_ln111_2 : 4
		br_ln105 : 1
		call_ln111 : 5
	State 26
		i3_addr_1 : 1
		empty_222 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		add_ln58_15 : 1
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		call_ln58 : 1
	State 35
	State 36
		call_ln63 : 1
	State 37
	State 38
		call_ln63 : 1
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          | grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_308 |    1    |  0.427  |   350   |   386   |
|          |  grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_318 |    0    |    0    |   102   |    80   |
|          |   grp_conv2_Pipeline_OUT_ROW_COL_fu_327   |    2    |  1.477  |   151   |   551   |
|          |       grp_conv2_Pipeline_RELU_fu_337      |    0    |  0.427  |    83   |   166   |
|   call   |        grp_conv2_Pipeline_5_fu_346        |    0    |  0.427  |   149   |    58   |
|          |      grp_conv2_Pipeline_RELU4_fu_356      |    0    |  0.427  |    83   |   166   |
|          |        grp_conv2_Pipeline_7_fu_365        |    0    |  0.427  |   149   |    58   |
|          |        grp_conv2_Pipeline_BW_fu_375       |    0    |    0    |    8    |    49   |
|          |       grp_conv2_Pipeline_BW5_fu_383       |    0    |    0    |    8    |    49   |
|          |       grp_conv2_Pipeline_BW6_fu_390       |    0    |    0    |    8    |    49   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             add_ln36_1_fu_471             |    0    |    0    |    0    |    12   |
|          |              add_ln32_fu_477              |    0    |    0    |    0    |    15   |
|          |              add_ln104_fu_497             |    0    |    0    |    0    |    10   |
|          |              empty_219_fu_507             |    0    |    0    |    0    |    12   |
|          |              add_ln108_fu_531             |    0    |    0    |    0    |    71   |
|          |             add_ln111_2_fu_580            |    0    |    0    |    0    |    13   |
|          |             add_ln108_1_fu_616            |    0    |    0    |    0    |    15   |
|          |             add_ln108_2_fu_655            |    0    |    0    |    0    |    71   |
|    add   |             add_ln108_3_fu_680            |    0    |    0    |    0    |    15   |
|          |             add_ln108_4_fu_719            |    0    |    0    |    0    |    71   |
|          |              add_ln111_fu_737             |    0    |    0    |    0    |    13   |
|          |              add_ln105_fu_779             |    0    |    0    |    0    |    10   |
|          |             add_ln58_15_fu_795            |    0    |    0    |    0    |    19   |
|          |              add_ln58_fu_807              |    0    |    0    |    0    |    10   |
|          |              add_ln36_fu_813              |    0    |    0    |    0    |    13   |
|          |              add_ln63_fu_819              |    0    |    0    |    0    |    19   |
|          |             add_ln63_1_fu_826             |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln76_fu_455              |    0    |    0    |    0    |    25   |
|          |              sub_ln111_fu_552             |    0    |    0    |    0    |    12   |
|    sub   |             sub_ln111_1_fu_601            |    0    |    0    |    0    |    19   |
|          |              sub_ln108_fu_645             |    0    |    0    |    0    |    26   |
|          |             sub_ln108_1_fu_709            |    0    |    0    |    0    |    26   |
|          |             sub_ln111_2_fu_758            |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln32_fu_425             |    0    |    0    |    0    |    15   |
|          |              icmp_ln36_fu_465             |    0    |    0    |    0    |    12   |
|   icmp   |             icmp_ln104_fu_491             |    0    |    0    |    0    |    10   |
|          |             icmp_ln105_fu_570             |    0    |    0    |    0    |    10   |
|          |            icmp_ln105_1_fu_765            |    0    |    0    |    0    |    9    |
|          |              icmp_ln58_fu_801             |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    mul   |              mul_ln108_fu_521             |    1    |    0    |    0    |    6    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_184       |    0    |    0    |    0    |    0    |
|   read   |       conv2_weights_read_read_fu_190      |    0    |    0    |    0    |    0    |
|          |        input_ftmap_read_read_fu_196       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  readreq |             grp_readreq_fu_202            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
| writeresp|            grp_writeresp_fu_209           |    0    |    0    |    0    |    0    |
|          |            grp_writeresp_fu_217           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_397              |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln1_fu_660             |    0    |    0    |    0    |    0    |
|          |            trunc_ln118_1_fu_770           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln36_fu_407             |    0    |    0    |    0    |    0    |
|          |             sext_ln104_fu_558             |    0    |    0    |    0    |    0    |
|          |             sext_ln111_fu_585             |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln108_fu_651             |    0    |    0    |    0    |    0    |
|          |            sext_ln108_1_fu_715            |    0    |    0    |    0    |    0    |
|          |             sext_ln118_fu_724             |    0    |    0    |    0    |    0    |
|          |            sext_ln111_1_fu_742            |    0    |    0    |    0    |    0    |
|          |            sext_ln118_1_fu_785            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln_fu_431               |    0    |    0    |    0    |    0    |
|          |             shl_ln76_1_fu_443             |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_540               |    0    |    0    |    0    |    0    |
|          |               shl_ln4_fu_562              |    0    |    0    |    0    |    0    |
|bitconcatenate|                p_shl_fu_593               |    0    |    0    |    0    |    0    |
|          |               shl_ln5_fu_621              |    0    |    0    |    0    |    0    |
|          |             shl_ln108_1_fu_633            |    0    |    0    |    0    |    0    |
|          |             shl_ln108_2_fu_685            |    0    |    0    |    0    |    0    |
|          |             shl_ln108_3_fu_697            |    0    |    0    |    0    |    0    |
|          |               p_shl3_fu_750               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln76_fu_439             |    0    |    0    |    0    |    0    |
|          |             zext_ln76_1_fu_451            |    0    |    0    |    0    |    0    |
|          |             zext_ln101_fu_462             |    0    |    0    |    0    |    0    |
|          |             zext_ln104_fu_503             |    0    |    0    |    0    |    0    |
|          |              p_cast14_fu_512              |    0    |    0    |    0    |    0    |
|          |               p_cast_fu_517               |    0    |    0    |    0    |    0    |
|          |             zext_ln108_fu_527             |    0    |    0    |    0    |    0    |
|          |             zext_ln111_fu_536             |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln111_3_fu_548            |    0    |    0    |    0    |    0    |
|          |            zext_ln111_4_fu_576            |    0    |    0    |    0    |    0    |
|          |             zext_ln105_fu_612             |    0    |    0    |    0    |    0    |
|          |            zext_ln108_1_fu_629            |    0    |    0    |    0    |    0    |
|          |            zext_ln108_2_fu_641            |    0    |    0    |    0    |    0    |
|          |            zext_ln108_3_fu_676            |    0    |    0    |    0    |    0    |
|          |            zext_ln108_4_fu_693            |    0    |    0    |    0    |    0    |
|          |            zext_ln108_5_fu_705            |    0    |    0    |    0    |    0    |
|          |            zext_ln111_5_fu_734            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln100_fu_487            |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln111_fu_589            |    0    |    0    |    0    |    0    |
|          |             trunc_ln105_fu_608            |    0    |    0    |    0    |    0    |
|          |            trunc_ln111_1_fu_746           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    or    |              or_ln108_fu_670              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    4    |  3.612  |   1091  |   2219  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln104_reg_893    |    3   |
|    add_ln105_reg_970    |    3   |
|   add_ln108_4_reg_945   |   64   |
|    add_ln108_reg_903    |   64   |
|    add_ln36_1_reg_880   |    4   |
|     add_ln36_reg_993    |    6   |
|   add_ln58_15_reg_980   |   12   |
|     add_ln58_reg_988    |    3   |
|   add_ln63_1_reg_1003   |   12   |
|     add_ln63_reg_998    |   12   |
|        bh_reg_273       |    3   |
|       bout_reg_261      |    3   |
|conv2_biases_addr_reg_898|    5   |
|        h_reg_833        |    8   |
|    i3_addr_1_reg_975    |   32   |
|     i3_addr_reg_950     |   32   |
|    icmp_ln105_reg_923   |    1   |
|      indvar_reg_238     |    4   |
| input_ftmap_read_reg_845|   64   |
|       o_1_reg_285       |    3   |
|     or_ln108_reg_939    |    2   |
|       out_reg_249       |    6   |
|output_ftmap_read_reg_840|   64   |
|     phi_mul_reg_296     |   12   |
|    sext_ln104_reg_909   |    7   |
|     shl_ln4_reg_915     |   30   |
|   sub_ln111_1_reg_927   |   12   |
|   sub_ln111_2_reg_955   |   12   |
|     sub_ln76_reg_866    |   19   |
|   trunc_ln100_reg_885   |    5   |
|  trunc_ln118_1_reg_964  |   62   |
|    trunc_ln1_reg_933    |   62   |
|     trunc_ln_reg_850    |   62   |
|     w2_addr_reg_855     |   32   |
|    zext_ln101_reg_871   |    9   |
+-------------------------+--------+
|          Total          |   734  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|            grp_writeresp_fu_209           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_209           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_writeresp_fu_217           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_217           |  p1  |   2  |  32  |   64   ||    9    |
|             grp_access_fu_232             |  p0  |   2  |   5  |   10   ||    9    |
|                out_reg_249                |  p0  |   2  |   6  |   12   ||    9    |
|                bout_reg_261               |  p0  |   2  |   3  |    6   ||    9    |
|                 bh_reg_273                |  p0  |   2  |   3  |    6   ||    9    |
|              phi_mul_reg_296              |  p0  |   2  |  12  |   24   ||    9    |
| grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_308 |  p3  |   2  |  19  |   38   ||    9    |
|       grp_conv2_Pipeline_RELU_fu_337      |  p1  |   2  |  12  |   24   ||    9    |
|      grp_conv2_Pipeline_RELU4_fu_356      |  p1  |   2  |  12  |   24   ||    9    |
|       grp_conv2_Pipeline_BW5_fu_383       |  p1  |   2  |  12  |   24   ||    9    |
|       grp_conv2_Pipeline_BW6_fu_390       |  p1  |   2  |  12  |   24   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   324  ||  5.978  ||   108   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    3   |  1091  |  2219  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   108  |
|  Register |    -   |    -   |   734  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    9   |  1825  |  2327  |
+-----------+--------+--------+--------+--------+
