# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: vmv.x.s
long_name: No synopsis available
description: |
  No description available.
definedBy:
  extension:
    name: V
assembly: xd, vs2
encoding:
  match: 0100001-----00000010-----1010111
  variables:
    - name: vs2
      location: 24-20
    - name: xd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: false
operation(): |

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    let SEW      = get_sew();
    let num_elem = get_num_elem(0, SEW);

    if illegal_vd_unmasked() then { handle_illegal(); return RETIRE_FAIL };

    assert(num_elem > 0);
    let 'n = num_elem;
    let 'm = SEW;

    let vs2_val : vector('n, dec, bits('m)) = read_vreg(num_elem, SEW, 0, vs2);
    X(rd) = if sizeof(xlen) < SEW then slice(vs2_val[0], 0, sizeof(xlen))
            else if sizeof(xlen) > SEW then sign_extend(vs2_val[0])
            else vs2_val[0];
    vstart = zeros();

    RETIRE_SUCCESS
  }

# SPDX-SnippetEnd
