/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_2z[4] ? celloutsig_1_2z[3] : celloutsig_1_1z[4]);
  assign celloutsig_1_18z = ~celloutsig_1_3z;
  assign celloutsig_0_10z = ~celloutsig_0_3z;
  assign celloutsig_1_10z = ~celloutsig_1_6z;
  always_ff @(negedge celloutsig_1_3z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= in_data[90:80];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= celloutsig_1_0z[9:4];
  assign celloutsig_0_4z = _00_[8:2] & in_data[67:61];
  assign celloutsig_1_0z = in_data[169:160] & in_data[156:147];
  assign celloutsig_0_16z = in_data[57:19] || { in_data[30:27], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_0z[7:1] || in_data[185:179];
  assign celloutsig_1_6z = in_data[132:129] || celloutsig_1_2z[7:4];
  assign celloutsig_0_5z = celloutsig_0_2z & ~(celloutsig_0_4z[0]);
  assign celloutsig_0_6z = celloutsig_0_1z[4] & ~(_00_[5]);
  assign celloutsig_0_7z = celloutsig_0_2z ? in_data[24:17] : { in_data[16:11], 2'h0 };
  assign celloutsig_0_8z = celloutsig_0_7z[6] ? { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z[7], 1'h1, celloutsig_0_7z[5:0] } : _00_[9:0];
  assign celloutsig_1_2z = { in_data[165:163], celloutsig_1_1z } | in_data[175:168];
  assign celloutsig_1_14z = & { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_15z = | { celloutsig_0_9z, celloutsig_0_8z[7:3] };
  assign celloutsig_0_3z = ~^ in_data[76:70];
  assign celloutsig_0_2z = ~^ in_data[57:47];
  assign celloutsig_0_9z = ^ { celloutsig_0_7z[2:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_8z - { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } - { celloutsig_1_0z[9:4], celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_0z[9], celloutsig_1_5z } - { celloutsig_1_2z[7:1], celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_1z[3], celloutsig_1_12z, celloutsig_1_8z } ^ { _01_[3:0], celloutsig_1_10z, _01_, celloutsig_1_14z };
  assign celloutsig_1_1z = in_data[165:161] ^ in_data[128:124];
  assign celloutsig_0_1z = in_data[42:37] ^ in_data[48:43];
  assign celloutsig_1_8z = { celloutsig_1_2z[5], celloutsig_1_4z, celloutsig_1_3z } ^ celloutsig_1_5z[6:4];
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
