/**
 * \file IfxXspi_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_XSPI/V0.2.2.0.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Xspi_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Xspi_Registers
 * 
 */
#ifndef IFXXSPI_BF_H
#define IFXXSPI_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Xspi_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_XSPI_CLC_Bits.DISR */
#define IFX_XSPI_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_XSPI_CLC_Bits.DISR */
#define IFX_XSPI_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CLC_Bits.DISR */
#define IFX_XSPI_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_XSPI_CLC_Bits.DISS */
#define IFX_XSPI_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_XSPI_CLC_Bits.DISS */
#define IFX_XSPI_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CLC_Bits.DISS */
#define IFX_XSPI_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_XSPI_CLC_Bits.EDIS */
#define IFX_XSPI_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_CLC_Bits.EDIS */
#define IFX_XSPI_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CLC_Bits.EDIS */
#define IFX_XSPI_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_XSPI_ID_Bits.MOD_REV */
#define IFX_XSPI_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_XSPI_ID_Bits.MOD_REV */
#define IFX_XSPI_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_XSPI_ID_Bits.MOD_REV */
#define IFX_XSPI_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_XSPI_ID_Bits.MOD_TYPE */
#define IFX_XSPI_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_XSPI_ID_Bits.MOD_TYPE */
#define IFX_XSPI_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_XSPI_ID_Bits.MOD_TYPE */
#define IFX_XSPI_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_XSPI_ID_Bits.MOD_NUM */
#define IFX_XSPI_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_XSPI_ID_Bits.MOD_NUM */
#define IFX_XSPI_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_ID_Bits.MOD_NUM */
#define IFX_XSPI_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_XSPI_RST_CTRLA_Bits.KRST */
#define IFX_XSPI_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_CTRLA_Bits.KRST */
#define IFX_XSPI_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_CTRLA_Bits.KRST */
#define IFX_XSPI_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_XSPI_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_XSPI_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_XSPI_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_XSPI_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_XSPI_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_XSPI_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_XSPI_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_XSPI_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_XSPI_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_XSPI_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_XSPI_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_XSPI_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_XSPI_RST_CTRLB_Bits.KRST */
#define IFX_XSPI_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_CTRLB_Bits.KRST */
#define IFX_XSPI_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_CTRLB_Bits.KRST */
#define IFX_XSPI_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_XSPI_RST_CTRLB_Bits.STATCLR */
#define IFX_XSPI_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_CTRLB_Bits.STATCLR */
#define IFX_XSPI_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_CTRLB_Bits.STATCLR */
#define IFX_XSPI_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_XSPI_RST_STAT_Bits.KRST */
#define IFX_XSPI_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_STAT_Bits.KRST */
#define IFX_XSPI_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_STAT_Bits.KRST */
#define IFX_XSPI_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_XSPI_RST_STAT_Bits.GRST0 */
#define IFX_XSPI_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_STAT_Bits.GRST0 */
#define IFX_XSPI_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_STAT_Bits.GRST0 */
#define IFX_XSPI_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_XSPI_RST_STAT_Bits.GRST1 */
#define IFX_XSPI_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_STAT_Bits.GRST1 */
#define IFX_XSPI_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_STAT_Bits.GRST1 */
#define IFX_XSPI_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_XSPI_RST_STAT_Bits.GRST2 */
#define IFX_XSPI_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_STAT_Bits.GRST2 */
#define IFX_XSPI_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_STAT_Bits.GRST2 */
#define IFX_XSPI_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_XSPI_RST_STAT_Bits.GRST3 */
#define IFX_XSPI_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_XSPI_RST_STAT_Bits.GRST3 */
#define IFX_XSPI_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RST_STAT_Bits.GRST3 */
#define IFX_XSPI_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_XSPI_PROT_Bits.STATE */
#define IFX_XSPI_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.STATE */
#define IFX_XSPI_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_XSPI_PROT_Bits.STATE */
#define IFX_XSPI_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_XSPI_PROT_Bits.SWEN */
#define IFX_XSPI_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.SWEN */
#define IFX_XSPI_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_PROT_Bits.SWEN */
#define IFX_XSPI_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_XSPI_PROT_Bits.VM */
#define IFX_XSPI_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.VM */
#define IFX_XSPI_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_XSPI_PROT_Bits.VM */
#define IFX_XSPI_PROT_VM_OFF (16u)

/** \brief Length for Ifx_XSPI_PROT_Bits.VMEN */
#define IFX_XSPI_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.VMEN */
#define IFX_XSPI_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_PROT_Bits.VMEN */
#define IFX_XSPI_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_XSPI_PROT_Bits.PRS */
#define IFX_XSPI_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.PRS */
#define IFX_XSPI_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_XSPI_PROT_Bits.PRS */
#define IFX_XSPI_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_XSPI_PROT_Bits.PRSEN */
#define IFX_XSPI_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.PRSEN */
#define IFX_XSPI_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_PROT_Bits.PRSEN */
#define IFX_XSPI_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_XSPI_PROT_Bits.TAGID */
#define IFX_XSPI_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.TAGID */
#define IFX_XSPI_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_XSPI_PROT_Bits.TAGID */
#define IFX_XSPI_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_XSPI_PROT_Bits.ODEF */
#define IFX_XSPI_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.ODEF */
#define IFX_XSPI_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_PROT_Bits.ODEF */
#define IFX_XSPI_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_XSPI_PROT_Bits.OWEN */
#define IFX_XSPI_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_XSPI_PROT_Bits.OWEN */
#define IFX_XSPI_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_PROT_Bits.OWEN */
#define IFX_XSPI_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN00 */
#define IFX_XSPI_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN00 */
#define IFX_XSPI_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN00 */
#define IFX_XSPI_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN01 */
#define IFX_XSPI_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN01 */
#define IFX_XSPI_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN01 */
#define IFX_XSPI_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN02 */
#define IFX_XSPI_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN02 */
#define IFX_XSPI_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN02 */
#define IFX_XSPI_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN03 */
#define IFX_XSPI_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN03 */
#define IFX_XSPI_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN03 */
#define IFX_XSPI_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN04 */
#define IFX_XSPI_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN04 */
#define IFX_XSPI_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN04 */
#define IFX_XSPI_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN05 */
#define IFX_XSPI_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN05 */
#define IFX_XSPI_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN05 */
#define IFX_XSPI_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN06 */
#define IFX_XSPI_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN06 */
#define IFX_XSPI_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN06 */
#define IFX_XSPI_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN07 */
#define IFX_XSPI_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN07 */
#define IFX_XSPI_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN07 */
#define IFX_XSPI_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN08 */
#define IFX_XSPI_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN08 */
#define IFX_XSPI_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN08 */
#define IFX_XSPI_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN09 */
#define IFX_XSPI_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN09 */
#define IFX_XSPI_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN09 */
#define IFX_XSPI_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN10 */
#define IFX_XSPI_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN10 */
#define IFX_XSPI_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN10 */
#define IFX_XSPI_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN11 */
#define IFX_XSPI_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN11 */
#define IFX_XSPI_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN11 */
#define IFX_XSPI_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN12 */
#define IFX_XSPI_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN12 */
#define IFX_XSPI_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN12 */
#define IFX_XSPI_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN13 */
#define IFX_XSPI_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN13 */
#define IFX_XSPI_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN13 */
#define IFX_XSPI_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN14 */
#define IFX_XSPI_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN14 */
#define IFX_XSPI_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN14 */
#define IFX_XSPI_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN15 */
#define IFX_XSPI_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN15 */
#define IFX_XSPI_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN15 */
#define IFX_XSPI_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN16 */
#define IFX_XSPI_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN16 */
#define IFX_XSPI_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN16 */
#define IFX_XSPI_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN17 */
#define IFX_XSPI_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN17 */
#define IFX_XSPI_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN17 */
#define IFX_XSPI_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN18 */
#define IFX_XSPI_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN18 */
#define IFX_XSPI_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN18 */
#define IFX_XSPI_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN19 */
#define IFX_XSPI_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN19 */
#define IFX_XSPI_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN19 */
#define IFX_XSPI_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN20 */
#define IFX_XSPI_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN20 */
#define IFX_XSPI_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN20 */
#define IFX_XSPI_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN21 */
#define IFX_XSPI_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN21 */
#define IFX_XSPI_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN21 */
#define IFX_XSPI_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN22 */
#define IFX_XSPI_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN22 */
#define IFX_XSPI_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN22 */
#define IFX_XSPI_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN23 */
#define IFX_XSPI_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN23 */
#define IFX_XSPI_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN23 */
#define IFX_XSPI_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN24 */
#define IFX_XSPI_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN24 */
#define IFX_XSPI_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN24 */
#define IFX_XSPI_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN25 */
#define IFX_XSPI_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN25 */
#define IFX_XSPI_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN25 */
#define IFX_XSPI_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN26 */
#define IFX_XSPI_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN26 */
#define IFX_XSPI_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN26 */
#define IFX_XSPI_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN27 */
#define IFX_XSPI_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN27 */
#define IFX_XSPI_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN27 */
#define IFX_XSPI_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN28 */
#define IFX_XSPI_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN28 */
#define IFX_XSPI_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN28 */
#define IFX_XSPI_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN29 */
#define IFX_XSPI_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN29 */
#define IFX_XSPI_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN29 */
#define IFX_XSPI_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN30 */
#define IFX_XSPI_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN30 */
#define IFX_XSPI_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN30 */
#define IFX_XSPI_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_XSPI_ACCEN_WRA_Bits.EN31 */
#define IFX_XSPI_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRA_Bits.EN31 */
#define IFX_XSPI_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRA_Bits.EN31 */
#define IFX_XSPI_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_XSPI_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN00 */
#define IFX_XSPI_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN00 */
#define IFX_XSPI_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN00 */
#define IFX_XSPI_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN01 */
#define IFX_XSPI_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN01 */
#define IFX_XSPI_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN01 */
#define IFX_XSPI_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN02 */
#define IFX_XSPI_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN02 */
#define IFX_XSPI_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN02 */
#define IFX_XSPI_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN03 */
#define IFX_XSPI_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN03 */
#define IFX_XSPI_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN03 */
#define IFX_XSPI_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN04 */
#define IFX_XSPI_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN04 */
#define IFX_XSPI_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN04 */
#define IFX_XSPI_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN05 */
#define IFX_XSPI_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN05 */
#define IFX_XSPI_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN05 */
#define IFX_XSPI_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN06 */
#define IFX_XSPI_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN06 */
#define IFX_XSPI_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN06 */
#define IFX_XSPI_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN07 */
#define IFX_XSPI_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN07 */
#define IFX_XSPI_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN07 */
#define IFX_XSPI_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN08 */
#define IFX_XSPI_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN08 */
#define IFX_XSPI_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN08 */
#define IFX_XSPI_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN09 */
#define IFX_XSPI_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN09 */
#define IFX_XSPI_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN09 */
#define IFX_XSPI_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN10 */
#define IFX_XSPI_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN10 */
#define IFX_XSPI_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN10 */
#define IFX_XSPI_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN11 */
#define IFX_XSPI_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN11 */
#define IFX_XSPI_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN11 */
#define IFX_XSPI_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN12 */
#define IFX_XSPI_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN12 */
#define IFX_XSPI_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN12 */
#define IFX_XSPI_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN13 */
#define IFX_XSPI_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN13 */
#define IFX_XSPI_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN13 */
#define IFX_XSPI_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN14 */
#define IFX_XSPI_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN14 */
#define IFX_XSPI_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN14 */
#define IFX_XSPI_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN15 */
#define IFX_XSPI_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN15 */
#define IFX_XSPI_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN15 */
#define IFX_XSPI_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN16 */
#define IFX_XSPI_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN16 */
#define IFX_XSPI_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN16 */
#define IFX_XSPI_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN17 */
#define IFX_XSPI_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN17 */
#define IFX_XSPI_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN17 */
#define IFX_XSPI_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN18 */
#define IFX_XSPI_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN18 */
#define IFX_XSPI_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN18 */
#define IFX_XSPI_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN19 */
#define IFX_XSPI_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN19 */
#define IFX_XSPI_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN19 */
#define IFX_XSPI_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN20 */
#define IFX_XSPI_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN20 */
#define IFX_XSPI_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN20 */
#define IFX_XSPI_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN21 */
#define IFX_XSPI_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN21 */
#define IFX_XSPI_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN21 */
#define IFX_XSPI_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN22 */
#define IFX_XSPI_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN22 */
#define IFX_XSPI_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN22 */
#define IFX_XSPI_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN23 */
#define IFX_XSPI_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN23 */
#define IFX_XSPI_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN23 */
#define IFX_XSPI_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN24 */
#define IFX_XSPI_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN24 */
#define IFX_XSPI_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN24 */
#define IFX_XSPI_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN25 */
#define IFX_XSPI_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN25 */
#define IFX_XSPI_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN25 */
#define IFX_XSPI_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN26 */
#define IFX_XSPI_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN26 */
#define IFX_XSPI_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN26 */
#define IFX_XSPI_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN27 */
#define IFX_XSPI_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN27 */
#define IFX_XSPI_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN27 */
#define IFX_XSPI_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN28 */
#define IFX_XSPI_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN28 */
#define IFX_XSPI_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN28 */
#define IFX_XSPI_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN29 */
#define IFX_XSPI_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN29 */
#define IFX_XSPI_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN29 */
#define IFX_XSPI_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN30 */
#define IFX_XSPI_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN30 */
#define IFX_XSPI_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN30 */
#define IFX_XSPI_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_XSPI_ACCEN_RDA_Bits.EN31 */
#define IFX_XSPI_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDA_Bits.EN31 */
#define IFX_XSPI_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDA_Bits.EN31 */
#define IFX_XSPI_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_XSPI_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.RD00 */
#define IFX_XSPI_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.RD00 */
#define IFX_XSPI_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.RD00 */
#define IFX_XSPI_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.RD01 */
#define IFX_XSPI_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.RD01 */
#define IFX_XSPI_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.RD01 */
#define IFX_XSPI_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.RD02 */
#define IFX_XSPI_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.RD02 */
#define IFX_XSPI_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.RD02 */
#define IFX_XSPI_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.RD03 */
#define IFX_XSPI_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.RD03 */
#define IFX_XSPI_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.RD03 */
#define IFX_XSPI_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.RD04 */
#define IFX_XSPI_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.RD04 */
#define IFX_XSPI_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.RD04 */
#define IFX_XSPI_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.RD05 */
#define IFX_XSPI_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.RD05 */
#define IFX_XSPI_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.RD05 */
#define IFX_XSPI_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.RD06 */
#define IFX_XSPI_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.RD06 */
#define IFX_XSPI_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.RD06 */
#define IFX_XSPI_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.RD07 */
#define IFX_XSPI_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.RD07 */
#define IFX_XSPI_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.RD07 */
#define IFX_XSPI_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.WR00 */
#define IFX_XSPI_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.WR00 */
#define IFX_XSPI_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.WR00 */
#define IFX_XSPI_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.WR01 */
#define IFX_XSPI_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.WR01 */
#define IFX_XSPI_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.WR01 */
#define IFX_XSPI_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.WR02 */
#define IFX_XSPI_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.WR02 */
#define IFX_XSPI_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.WR02 */
#define IFX_XSPI_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.WR03 */
#define IFX_XSPI_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.WR03 */
#define IFX_XSPI_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.WR03 */
#define IFX_XSPI_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.WR04 */
#define IFX_XSPI_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.WR04 */
#define IFX_XSPI_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.WR04 */
#define IFX_XSPI_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.WR05 */
#define IFX_XSPI_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.WR05 */
#define IFX_XSPI_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.WR05 */
#define IFX_XSPI_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.WR06 */
#define IFX_XSPI_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.WR06 */
#define IFX_XSPI_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.WR06 */
#define IFX_XSPI_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_XSPI_ACCEN_VM_Bits.WR07 */
#define IFX_XSPI_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_VM_Bits.WR07 */
#define IFX_XSPI_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_VM_Bits.WR07 */
#define IFX_XSPI_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.RD00 */
#define IFX_XSPI_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.RD00 */
#define IFX_XSPI_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.RD00 */
#define IFX_XSPI_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.RD01 */
#define IFX_XSPI_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.RD01 */
#define IFX_XSPI_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.RD01 */
#define IFX_XSPI_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.RD02 */
#define IFX_XSPI_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.RD02 */
#define IFX_XSPI_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.RD02 */
#define IFX_XSPI_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.RD03 */
#define IFX_XSPI_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.RD03 */
#define IFX_XSPI_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.RD03 */
#define IFX_XSPI_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.RD04 */
#define IFX_XSPI_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.RD04 */
#define IFX_XSPI_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.RD04 */
#define IFX_XSPI_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.RD05 */
#define IFX_XSPI_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.RD05 */
#define IFX_XSPI_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.RD05 */
#define IFX_XSPI_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.RD06 */
#define IFX_XSPI_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.RD06 */
#define IFX_XSPI_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.RD06 */
#define IFX_XSPI_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.RD07 */
#define IFX_XSPI_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.RD07 */
#define IFX_XSPI_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.RD07 */
#define IFX_XSPI_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.WR00 */
#define IFX_XSPI_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.WR00 */
#define IFX_XSPI_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.WR00 */
#define IFX_XSPI_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.WR01 */
#define IFX_XSPI_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.WR01 */
#define IFX_XSPI_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.WR01 */
#define IFX_XSPI_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.WR02 */
#define IFX_XSPI_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.WR02 */
#define IFX_XSPI_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.WR02 */
#define IFX_XSPI_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.WR03 */
#define IFX_XSPI_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.WR03 */
#define IFX_XSPI_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.WR03 */
#define IFX_XSPI_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.WR04 */
#define IFX_XSPI_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.WR04 */
#define IFX_XSPI_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.WR04 */
#define IFX_XSPI_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.WR05 */
#define IFX_XSPI_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.WR05 */
#define IFX_XSPI_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.WR05 */
#define IFX_XSPI_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.WR06 */
#define IFX_XSPI_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.WR06 */
#define IFX_XSPI_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.WR06 */
#define IFX_XSPI_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_XSPI_ACCEN_PRS_Bits.WR07 */
#define IFX_XSPI_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_XSPI_ACCEN_PRS_Bits.WR07 */
#define IFX_XSPI_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ACCEN_PRS_Bits.WR07 */
#define IFX_XSPI_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_XSPI_ACCEN_RGNLA_Bits.ADDR */
#define IFX_XSPI_ACCEN_RGNLA_ADDR_LEN (26u)

/** \brief Mask for Ifx_XSPI_ACCEN_RGNLA_Bits.ADDR */
#define IFX_XSPI_ACCEN_RGNLA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_XSPI_ACCEN_RGNLA_Bits.ADDR */
#define IFX_XSPI_ACCEN_RGNLA_ADDR_OFF (6u)

/** \brief Length for Ifx_XSPI_ACCEN_RGNUA_Bits.ADDR */
#define IFX_XSPI_ACCEN_RGNUA_ADDR_LEN (26u)

/** \brief Mask for Ifx_XSPI_ACCEN_RGNUA_Bits.ADDR */
#define IFX_XSPI_ACCEN_RGNUA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_XSPI_ACCEN_RGNUA_Bits.ADDR */
#define IFX_XSPI_ACCEN_RGNUA_ADDR_OFF (6u)

/** \brief Length for Ifx_XSPI_INTSTAT_Bits.A2SDAT */
#define IFX_XSPI_INTSTAT_A2SDAT_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTSTAT_Bits.A2SDAT */
#define IFX_XSPI_INTSTAT_A2SDAT_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTSTAT_Bits.A2SDAT */
#define IFX_XSPI_INTSTAT_A2SDAT_OFF (0u)

/** \brief Length for Ifx_XSPI_INTSTAT_Bits.A2SADDR */
#define IFX_XSPI_INTSTAT_A2SADDR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTSTAT_Bits.A2SADDR */
#define IFX_XSPI_INTSTAT_A2SADDR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTSTAT_Bits.A2SADDR */
#define IFX_XSPI_INTSTAT_A2SADDR_OFF (1u)

/** \brief Length for Ifx_XSPI_INTSTAT_Bits.S2FDAT */
#define IFX_XSPI_INTSTAT_S2FDAT_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTSTAT_Bits.S2FDAT */
#define IFX_XSPI_INTSTAT_S2FDAT_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTSTAT_Bits.S2FDAT */
#define IFX_XSPI_INTSTAT_S2FDAT_OFF (2u)

/** \brief Length for Ifx_XSPI_INTSTAT_Bits.S2FADDR */
#define IFX_XSPI_INTSTAT_S2FADDR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTSTAT_Bits.S2FADDR */
#define IFX_XSPI_INTSTAT_S2FADDR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTSTAT_Bits.S2FADDR */
#define IFX_XSPI_INTSTAT_S2FADDR_OFF (3u)

/** \brief Length for Ifx_XSPI_INTSTAT_Bits.FPIMST */
#define IFX_XSPI_INTSTAT_FPIMST_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTSTAT_Bits.FPIMST */
#define IFX_XSPI_INTSTAT_FPIMST_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTSTAT_Bits.FPIMST */
#define IFX_XSPI_INTSTAT_FPIMST_OFF (4u)

/** \brief Length for Ifx_XSPI_INTSTAT_Bits.FPISLV */
#define IFX_XSPI_INTSTAT_FPISLV_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTSTAT_Bits.FPISLV */
#define IFX_XSPI_INTSTAT_FPISLV_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTSTAT_Bits.FPISLV */
#define IFX_XSPI_INTSTAT_FPISLV_OFF (5u)

/** \brief Length for Ifx_XSPI_INTSTAT_Bits.WRERR */
#define IFX_XSPI_INTSTAT_WRERR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTSTAT_Bits.WRERR */
#define IFX_XSPI_INTSTAT_WRERR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTSTAT_Bits.WRERR */
#define IFX_XSPI_INTSTAT_WRERR_OFF (6u)

/** \brief Length for Ifx_XSPI_INTCLR_Bits.A2SDCLR */
#define IFX_XSPI_INTCLR_A2SDCLR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTCLR_Bits.A2SDCLR */
#define IFX_XSPI_INTCLR_A2SDCLR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTCLR_Bits.A2SDCLR */
#define IFX_XSPI_INTCLR_A2SDCLR_OFF (0u)

/** \brief Length for Ifx_XSPI_INTCLR_Bits.A2SACLR */
#define IFX_XSPI_INTCLR_A2SACLR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTCLR_Bits.A2SACLR */
#define IFX_XSPI_INTCLR_A2SACLR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTCLR_Bits.A2SACLR */
#define IFX_XSPI_INTCLR_A2SACLR_OFF (1u)

/** \brief Length for Ifx_XSPI_INTCLR_Bits.S2FDCLR */
#define IFX_XSPI_INTCLR_S2FDCLR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTCLR_Bits.S2FDCLR */
#define IFX_XSPI_INTCLR_S2FDCLR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTCLR_Bits.S2FDCLR */
#define IFX_XSPI_INTCLR_S2FDCLR_OFF (2u)

/** \brief Length for Ifx_XSPI_INTCLR_Bits.S2FACLR */
#define IFX_XSPI_INTCLR_S2FACLR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTCLR_Bits.S2FACLR */
#define IFX_XSPI_INTCLR_S2FACLR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTCLR_Bits.S2FACLR */
#define IFX_XSPI_INTCLR_S2FACLR_OFF (3u)

/** \brief Length for Ifx_XSPI_INTCLR_Bits.FPIMCLR */
#define IFX_XSPI_INTCLR_FPIMCLR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTCLR_Bits.FPIMCLR */
#define IFX_XSPI_INTCLR_FPIMCLR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTCLR_Bits.FPIMCLR */
#define IFX_XSPI_INTCLR_FPIMCLR_OFF (4u)

/** \brief Length for Ifx_XSPI_INTCLR_Bits.FPISCLR */
#define IFX_XSPI_INTCLR_FPISCLR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTCLR_Bits.FPISCLR */
#define IFX_XSPI_INTCLR_FPISCLR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTCLR_Bits.FPISCLR */
#define IFX_XSPI_INTCLR_FPISCLR_OFF (5u)

/** \brief Length for Ifx_XSPI_INTCLR_Bits.WRERRCLR */
#define IFX_XSPI_INTCLR_WRERRCLR_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTCLR_Bits.WRERRCLR */
#define IFX_XSPI_INTCLR_WRERRCLR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTCLR_Bits.WRERRCLR */
#define IFX_XSPI_INTCLR_WRERRCLR_OFF (6u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.A2SDMSK */
#define IFX_XSPI_INTMSK_A2SDMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.A2SDMSK */
#define IFX_XSPI_INTMSK_A2SDMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.A2SDMSK */
#define IFX_XSPI_INTMSK_A2SDMSK_OFF (0u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.A2SAMSK */
#define IFX_XSPI_INTMSK_A2SAMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.A2SAMSK */
#define IFX_XSPI_INTMSK_A2SAMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.A2SAMSK */
#define IFX_XSPI_INTMSK_A2SAMSK_OFF (1u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.S2FDMSK */
#define IFX_XSPI_INTMSK_S2FDMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.S2FDMSK */
#define IFX_XSPI_INTMSK_S2FDMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.S2FDMSK */
#define IFX_XSPI_INTMSK_S2FDMSK_OFF (2u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.S2FAMSK */
#define IFX_XSPI_INTMSK_S2FAMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.S2FAMSK */
#define IFX_XSPI_INTMSK_S2FAMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.S2FAMSK */
#define IFX_XSPI_INTMSK_S2FAMSK_OFF (3u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.AXIPECMSK */
#define IFX_XSPI_INTMSK_AXIPECMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.AXIPECMSK */
#define IFX_XSPI_INTMSK_AXIPECMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.AXIPECMSK */
#define IFX_XSPI_INTMSK_AXIPECMSK_OFF (4u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.DPPECMSK */
#define IFX_XSPI_INTMSK_DPPECMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.DPPECMSK */
#define IFX_XSPI_INTMSK_DPPECMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.DPPECMSK */
#define IFX_XSPI_INTMSK_DPPECMSK_OFF (5u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.REGERRMSK */
#define IFX_XSPI_INTMSK_REGERRMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.REGERRMSK */
#define IFX_XSPI_INTMSK_REGERRMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.REGERRMSK */
#define IFX_XSPI_INTMSK_REGERRMSK_OFF (6u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.SLVIFAPEMSK */
#define IFX_XSPI_INTMSK_SLVIFAPEMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.SLVIFAPEMSK */
#define IFX_XSPI_INTMSK_SLVIFAPEMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.SLVIFAPEMSK */
#define IFX_XSPI_INTMSK_SLVIFAPEMSK_OFF (7u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.AXICEMSK */
#define IFX_XSPI_INTMSK_AXICEMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.AXICEMSK */
#define IFX_XSPI_INTMSK_AXICEMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.AXICEMSK */
#define IFX_XSPI_INTMSK_AXICEMSK_OFF (8u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.AXIUEMSK */
#define IFX_XSPI_INTMSK_AXIUEMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.AXIUEMSK */
#define IFX_XSPI_INTMSK_AXIUEMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.AXIUEMSK */
#define IFX_XSPI_INTMSK_AXIUEMSK_OFF (9u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.SLVIFDPEMSK */
#define IFX_XSPI_INTMSK_SLVIFDPEMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.SLVIFDPEMSK */
#define IFX_XSPI_INTMSK_SLVIFDPEMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.SLVIFDPEMSK */
#define IFX_XSPI_INTMSK_SLVIFDPEMSK_OFF (10u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.FSMPEMSK */
#define IFX_XSPI_INTMSK_FSMPEMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.FSMPEMSK */
#define IFX_XSPI_INTMSK_FSMPEMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.FSMPEMSK */
#define IFX_XSPI_INTMSK_FSMPEMSK_OFF (11u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.AXIFSMTOMSK */
#define IFX_XSPI_INTMSK_AXIFSMTOMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.AXIFSMTOMSK */
#define IFX_XSPI_INTMSK_AXIFSMTOMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.AXIFSMTOMSK */
#define IFX_XSPI_INTMSK_AXIFSMTOMSK_OFF (12u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.AXIVRPECMSK */
#define IFX_XSPI_INTMSK_AXIVRPECMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.AXIVRPECMSK */
#define IFX_XSPI_INTMSK_AXIVRPECMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.AXIVRPECMSK */
#define IFX_XSPI_INTMSK_AXIVRPECMSK_OFF (13u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.FPIMMSK */
#define IFX_XSPI_INTMSK_FPIMMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.FPIMMSK */
#define IFX_XSPI_INTMSK_FPIMMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.FPIMMSK */
#define IFX_XSPI_INTMSK_FPIMMSK_OFF (14u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.FPISMSK */
#define IFX_XSPI_INTMSK_FPISMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.FPISMSK */
#define IFX_XSPI_INTMSK_FPISMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.FPISMSK */
#define IFX_XSPI_INTMSK_FPISMSK_OFF (15u)

/** \brief Length for Ifx_XSPI_INTMSK_Bits.WRERRMSK */
#define IFX_XSPI_INTMSK_WRERRMSK_LEN (1u)

/** \brief Mask for Ifx_XSPI_INTMSK_Bits.WRERRMSK */
#define IFX_XSPI_INTMSK_WRERRMSK_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_INTMSK_Bits.WRERRMSK */
#define IFX_XSPI_INTMSK_WRERRMSK_OFF (16u)

/** \brief Length for Ifx_XSPI_CTRLR2_Bits.PORTSEL */
#define IFX_XSPI_CTRLR2_PORTSEL_LEN (1u)

/** \brief Mask for Ifx_XSPI_CTRLR2_Bits.PORTSEL */
#define IFX_XSPI_CTRLR2_PORTSEL_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CTRLR2_Bits.PORTSEL */
#define IFX_XSPI_CTRLR2_PORTSEL_OFF (0u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.DFS */
#define IFX_XSPI_CTRLR0_DFS_LEN (5u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.DFS */
#define IFX_XSPI_CTRLR0_DFS_MSK (0x1fu)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.DFS */
#define IFX_XSPI_CTRLR0_DFS_OFF (0u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.FRF */
#define IFX_XSPI_CTRLR0_FRF_LEN (2u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.FRF */
#define IFX_XSPI_CTRLR0_FRF_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.FRF */
#define IFX_XSPI_CTRLR0_FRF_OFF (6u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.SCPH */
#define IFX_XSPI_CTRLR0_SCPH_LEN (1u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.SCPH */
#define IFX_XSPI_CTRLR0_SCPH_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.SCPH */
#define IFX_XSPI_CTRLR0_SCPH_OFF (8u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.SCPOL */
#define IFX_XSPI_CTRLR0_SCPOL_LEN (1u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.SCPOL */
#define IFX_XSPI_CTRLR0_SCPOL_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.SCPOL */
#define IFX_XSPI_CTRLR0_SCPOL_OFF (9u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.TMOD */
#define IFX_XSPI_CTRLR0_TMOD_LEN (2u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.TMOD */
#define IFX_XSPI_CTRLR0_TMOD_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.TMOD */
#define IFX_XSPI_CTRLR0_TMOD_OFF (10u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.SRL */
#define IFX_XSPI_CTRLR0_SRL_LEN (1u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.SRL */
#define IFX_XSPI_CTRLR0_SRL_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.SRL */
#define IFX_XSPI_CTRLR0_SRL_OFF (13u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.SSTE */
#define IFX_XSPI_CTRLR0_SSTE_LEN (1u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.SSTE */
#define IFX_XSPI_CTRLR0_SSTE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.SSTE */
#define IFX_XSPI_CTRLR0_SSTE_OFF (14u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.SPI_FRF */
#define IFX_XSPI_CTRLR0_SPI_FRF_LEN (2u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.SPI_FRF */
#define IFX_XSPI_CTRLR0_SPI_FRF_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.SPI_FRF */
#define IFX_XSPI_CTRLR0_SPI_FRF_OFF (22u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.SPI_HYPERBUS_EN */
#define IFX_XSPI_CTRLR0_SPI_HYPERBUS_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.SPI_HYPERBUS_EN */
#define IFX_XSPI_CTRLR0_SPI_HYPERBUS_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.SPI_HYPERBUS_EN */
#define IFX_XSPI_CTRLR0_SPI_HYPERBUS_EN_OFF (24u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.CLK_LOOP_EN */
#define IFX_XSPI_CTRLR0_CLK_LOOP_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.CLK_LOOP_EN */
#define IFX_XSPI_CTRLR0_CLK_LOOP_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.CLK_LOOP_EN */
#define IFX_XSPI_CTRLR0_CLK_LOOP_EN_OFF (26u)

/** \brief Length for Ifx_XSPI_CTRLR0_Bits.SSI_IS_MST */
#define IFX_XSPI_CTRLR0_SSI_IS_MST_LEN (1u)

/** \brief Mask for Ifx_XSPI_CTRLR0_Bits.SSI_IS_MST */
#define IFX_XSPI_CTRLR0_SSI_IS_MST_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_CTRLR0_Bits.SSI_IS_MST */
#define IFX_XSPI_CTRLR0_SSI_IS_MST_OFF (31u)

/** \brief Length for Ifx_XSPI_CTRLR1_Bits.NDF */
#define IFX_XSPI_CTRLR1_NDF_LEN (16u)

/** \brief Mask for Ifx_XSPI_CTRLR1_Bits.NDF */
#define IFX_XSPI_CTRLR1_NDF_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_CTRLR1_Bits.NDF */
#define IFX_XSPI_CTRLR1_NDF_OFF (0u)

/** \brief Length for Ifx_XSPI_SSIENR_Bits.SSIC_EN */
#define IFX_XSPI_SSIENR_SSIC_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SSIENR_Bits.SSIC_EN */
#define IFX_XSPI_SSIENR_SSIC_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SSIENR_Bits.SSIC_EN */
#define IFX_XSPI_SSIENR_SSIC_EN_OFF (0u)

/** \brief Length for Ifx_XSPI_SER_Bits.SER */
#define IFX_XSPI_SER_SER_LEN (2u)

/** \brief Mask for Ifx_XSPI_SER_Bits.SER */
#define IFX_XSPI_SER_SER_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_SER_Bits.SER */
#define IFX_XSPI_SER_SER_OFF (0u)

/** \brief Length for Ifx_XSPI_BAUDR_Bits.SCKDV */
#define IFX_XSPI_BAUDR_SCKDV_LEN (15u)

/** \brief Mask for Ifx_XSPI_BAUDR_Bits.SCKDV */
#define IFX_XSPI_BAUDR_SCKDV_MSK (0x7fffu)

/** \brief Offset for Ifx_XSPI_BAUDR_Bits.SCKDV */
#define IFX_XSPI_BAUDR_SCKDV_OFF (1u)

/** \brief Length for Ifx_XSPI_TXFTLR_Bits.TFT */
#define IFX_XSPI_TXFTLR_TFT_LEN (4u)

/** \brief Mask for Ifx_XSPI_TXFTLR_Bits.TFT */
#define IFX_XSPI_TXFTLR_TFT_MSK (0xfu)

/** \brief Offset for Ifx_XSPI_TXFTLR_Bits.TFT */
#define IFX_XSPI_TXFTLR_TFT_OFF (0u)

/** \brief Length for Ifx_XSPI_TXFTLR_Bits.TXFTHR */
#define IFX_XSPI_TXFTLR_TXFTHR_LEN (7u)

/** \brief Mask for Ifx_XSPI_TXFTLR_Bits.TXFTHR */
#define IFX_XSPI_TXFTLR_TXFTHR_MSK (0x7fu)

/** \brief Offset for Ifx_XSPI_TXFTLR_Bits.TXFTHR */
#define IFX_XSPI_TXFTLR_TXFTHR_OFF (16u)

/** \brief Length for Ifx_XSPI_RXFTLR_Bits.RFT */
#define IFX_XSPI_RXFTLR_RFT_LEN (4u)

/** \brief Mask for Ifx_XSPI_RXFTLR_Bits.RFT */
#define IFX_XSPI_RXFTLR_RFT_MSK (0xfu)

/** \brief Offset for Ifx_XSPI_RXFTLR_Bits.RFT */
#define IFX_XSPI_RXFTLR_RFT_OFF (0u)

/** \brief Length for Ifx_XSPI_TXFLR_Bits.TXTFL */
#define IFX_XSPI_TXFLR_TXTFL_LEN (5u)

/** \brief Mask for Ifx_XSPI_TXFLR_Bits.TXTFL */
#define IFX_XSPI_TXFLR_TXTFL_MSK (0x1fu)

/** \brief Offset for Ifx_XSPI_TXFLR_Bits.TXTFL */
#define IFX_XSPI_TXFLR_TXTFL_OFF (0u)

/** \brief Length for Ifx_XSPI_RXFLR_Bits.RXTFL */
#define IFX_XSPI_RXFLR_RXTFL_LEN (5u)

/** \brief Mask for Ifx_XSPI_RXFLR_Bits.RXTFL */
#define IFX_XSPI_RXFLR_RXTFL_MSK (0x1fu)

/** \brief Offset for Ifx_XSPI_RXFLR_Bits.RXTFL */
#define IFX_XSPI_RXFLR_RXTFL_OFF (0u)

/** \brief Length for Ifx_XSPI_SR_Bits.BUSY */
#define IFX_XSPI_SR_BUSY_LEN (1u)

/** \brief Mask for Ifx_XSPI_SR_Bits.BUSY */
#define IFX_XSPI_SR_BUSY_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SR_Bits.BUSY */
#define IFX_XSPI_SR_BUSY_OFF (0u)

/** \brief Length for Ifx_XSPI_SR_Bits.TFNF */
#define IFX_XSPI_SR_TFNF_LEN (1u)

/** \brief Mask for Ifx_XSPI_SR_Bits.TFNF */
#define IFX_XSPI_SR_TFNF_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SR_Bits.TFNF */
#define IFX_XSPI_SR_TFNF_OFF (1u)

/** \brief Length for Ifx_XSPI_SR_Bits.TFE */
#define IFX_XSPI_SR_TFE_LEN (1u)

/** \brief Mask for Ifx_XSPI_SR_Bits.TFE */
#define IFX_XSPI_SR_TFE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SR_Bits.TFE */
#define IFX_XSPI_SR_TFE_OFF (2u)

/** \brief Length for Ifx_XSPI_SR_Bits.RFNE */
#define IFX_XSPI_SR_RFNE_LEN (1u)

/** \brief Mask for Ifx_XSPI_SR_Bits.RFNE */
#define IFX_XSPI_SR_RFNE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SR_Bits.RFNE */
#define IFX_XSPI_SR_RFNE_OFF (3u)

/** \brief Length for Ifx_XSPI_SR_Bits.RFF */
#define IFX_XSPI_SR_RFF_LEN (1u)

/** \brief Mask for Ifx_XSPI_SR_Bits.RFF */
#define IFX_XSPI_SR_RFF_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SR_Bits.RFF */
#define IFX_XSPI_SR_RFF_OFF (4u)

/** \brief Length for Ifx_XSPI_SR_Bits.TXE */
#define IFX_XSPI_SR_TXE_LEN (1u)

/** \brief Mask for Ifx_XSPI_SR_Bits.TXE */
#define IFX_XSPI_SR_TXE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SR_Bits.TXE */
#define IFX_XSPI_SR_TXE_OFF (5u)

/** \brief Length for Ifx_XSPI_SR_Bits.DCOL */
#define IFX_XSPI_SR_DCOL_LEN (1u)

/** \brief Mask for Ifx_XSPI_SR_Bits.DCOL */
#define IFX_XSPI_SR_DCOL_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SR_Bits.DCOL */
#define IFX_XSPI_SR_DCOL_OFF (6u)

/** \brief Length for Ifx_XSPI_SR_Bits.CMPLTD_DF */
#define IFX_XSPI_SR_CMPLTD_DF_LEN (17u)

/** \brief Mask for Ifx_XSPI_SR_Bits.CMPLTD_DF */
#define IFX_XSPI_SR_CMPLTD_DF_MSK (0x1ffffu)

/** \brief Offset for Ifx_XSPI_SR_Bits.CMPLTD_DF */
#define IFX_XSPI_SR_CMPLTD_DF_OFF (15u)

/** \brief Length for Ifx_XSPI_IMR_Bits.TXEIM */
#define IFX_XSPI_IMR_TXEIM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.TXEIM */
#define IFX_XSPI_IMR_TXEIM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.TXEIM */
#define IFX_XSPI_IMR_TXEIM_OFF (0u)

/** \brief Length for Ifx_XSPI_IMR_Bits.TXOIM */
#define IFX_XSPI_IMR_TXOIM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.TXOIM */
#define IFX_XSPI_IMR_TXOIM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.TXOIM */
#define IFX_XSPI_IMR_TXOIM_OFF (1u)

/** \brief Length for Ifx_XSPI_IMR_Bits.RXUIM */
#define IFX_XSPI_IMR_RXUIM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.RXUIM */
#define IFX_XSPI_IMR_RXUIM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.RXUIM */
#define IFX_XSPI_IMR_RXUIM_OFF (2u)

/** \brief Length for Ifx_XSPI_IMR_Bits.RXOIM */
#define IFX_XSPI_IMR_RXOIM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.RXOIM */
#define IFX_XSPI_IMR_RXOIM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.RXOIM */
#define IFX_XSPI_IMR_RXOIM_OFF (3u)

/** \brief Length for Ifx_XSPI_IMR_Bits.RXFIM */
#define IFX_XSPI_IMR_RXFIM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.RXFIM */
#define IFX_XSPI_IMR_RXFIM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.RXFIM */
#define IFX_XSPI_IMR_RXFIM_OFF (4u)

/** \brief Length for Ifx_XSPI_IMR_Bits.MSTIM */
#define IFX_XSPI_IMR_MSTIM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.MSTIM */
#define IFX_XSPI_IMR_MSTIM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.MSTIM */
#define IFX_XSPI_IMR_MSTIM_OFF (5u)

/** \brief Length for Ifx_XSPI_IMR_Bits.XRXOIM */
#define IFX_XSPI_IMR_XRXOIM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.XRXOIM */
#define IFX_XSPI_IMR_XRXOIM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.XRXOIM */
#define IFX_XSPI_IMR_XRXOIM_OFF (6u)

/** \brief Length for Ifx_XSPI_IMR_Bits.TXUIM */
#define IFX_XSPI_IMR_TXUIM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.TXUIM */
#define IFX_XSPI_IMR_TXUIM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.TXUIM */
#define IFX_XSPI_IMR_TXUIM_OFF (7u)

/** \brief Length for Ifx_XSPI_IMR_Bits.AXIEM */
#define IFX_XSPI_IMR_AXIEM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.AXIEM */
#define IFX_XSPI_IMR_AXIEM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.AXIEM */
#define IFX_XSPI_IMR_AXIEM_OFF (8u)

/** \brief Length for Ifx_XSPI_IMR_Bits.SPITEM */
#define IFX_XSPI_IMR_SPITEM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.SPITEM */
#define IFX_XSPI_IMR_SPITEM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.SPITEM */
#define IFX_XSPI_IMR_SPITEM_OFF (10u)

/** \brief Length for Ifx_XSPI_IMR_Bits.DONEM */
#define IFX_XSPI_IMR_DONEM_LEN (1u)

/** \brief Mask for Ifx_XSPI_IMR_Bits.DONEM */
#define IFX_XSPI_IMR_DONEM_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_IMR_Bits.DONEM */
#define IFX_XSPI_IMR_DONEM_OFF (11u)

/** \brief Length for Ifx_XSPI_ISR_Bits.TXEIS */
#define IFX_XSPI_ISR_TXEIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.TXEIS */
#define IFX_XSPI_ISR_TXEIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.TXEIS */
#define IFX_XSPI_ISR_TXEIS_OFF (0u)

/** \brief Length for Ifx_XSPI_ISR_Bits.TXOIS */
#define IFX_XSPI_ISR_TXOIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.TXOIS */
#define IFX_XSPI_ISR_TXOIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.TXOIS */
#define IFX_XSPI_ISR_TXOIS_OFF (1u)

/** \brief Length for Ifx_XSPI_ISR_Bits.RXUIS */
#define IFX_XSPI_ISR_RXUIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.RXUIS */
#define IFX_XSPI_ISR_RXUIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.RXUIS */
#define IFX_XSPI_ISR_RXUIS_OFF (2u)

/** \brief Length for Ifx_XSPI_ISR_Bits.RXOIS */
#define IFX_XSPI_ISR_RXOIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.RXOIS */
#define IFX_XSPI_ISR_RXOIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.RXOIS */
#define IFX_XSPI_ISR_RXOIS_OFF (3u)

/** \brief Length for Ifx_XSPI_ISR_Bits.RXFIS */
#define IFX_XSPI_ISR_RXFIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.RXFIS */
#define IFX_XSPI_ISR_RXFIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.RXFIS */
#define IFX_XSPI_ISR_RXFIS_OFF (4u)

/** \brief Length for Ifx_XSPI_ISR_Bits.MSTIS */
#define IFX_XSPI_ISR_MSTIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.MSTIS */
#define IFX_XSPI_ISR_MSTIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.MSTIS */
#define IFX_XSPI_ISR_MSTIS_OFF (5u)

/** \brief Length for Ifx_XSPI_ISR_Bits.XRXOIS */
#define IFX_XSPI_ISR_XRXOIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.XRXOIS */
#define IFX_XSPI_ISR_XRXOIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.XRXOIS */
#define IFX_XSPI_ISR_XRXOIS_OFF (6u)

/** \brief Length for Ifx_XSPI_ISR_Bits.TXUIS */
#define IFX_XSPI_ISR_TXUIS_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.TXUIS */
#define IFX_XSPI_ISR_TXUIS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.TXUIS */
#define IFX_XSPI_ISR_TXUIS_OFF (7u)

/** \brief Length for Ifx_XSPI_ISR_Bits.AXIES */
#define IFX_XSPI_ISR_AXIES_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.AXIES */
#define IFX_XSPI_ISR_AXIES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.AXIES */
#define IFX_XSPI_ISR_AXIES_OFF (8u)

/** \brief Length for Ifx_XSPI_ISR_Bits.SPITES */
#define IFX_XSPI_ISR_SPITES_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.SPITES */
#define IFX_XSPI_ISR_SPITES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.SPITES */
#define IFX_XSPI_ISR_SPITES_OFF (10u)

/** \brief Length for Ifx_XSPI_ISR_Bits.DONES */
#define IFX_XSPI_ISR_DONES_LEN (1u)

/** \brief Mask for Ifx_XSPI_ISR_Bits.DONES */
#define IFX_XSPI_ISR_DONES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ISR_Bits.DONES */
#define IFX_XSPI_ISR_DONES_OFF (11u)

/** \brief Length for Ifx_XSPI_RISR_Bits.TXEIR */
#define IFX_XSPI_RISR_TXEIR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.TXEIR */
#define IFX_XSPI_RISR_TXEIR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.TXEIR */
#define IFX_XSPI_RISR_TXEIR_OFF (0u)

/** \brief Length for Ifx_XSPI_RISR_Bits.TXOIR */
#define IFX_XSPI_RISR_TXOIR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.TXOIR */
#define IFX_XSPI_RISR_TXOIR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.TXOIR */
#define IFX_XSPI_RISR_TXOIR_OFF (1u)

/** \brief Length for Ifx_XSPI_RISR_Bits.RXUIR */
#define IFX_XSPI_RISR_RXUIR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.RXUIR */
#define IFX_XSPI_RISR_RXUIR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.RXUIR */
#define IFX_XSPI_RISR_RXUIR_OFF (2u)

/** \brief Length for Ifx_XSPI_RISR_Bits.RXOIR */
#define IFX_XSPI_RISR_RXOIR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.RXOIR */
#define IFX_XSPI_RISR_RXOIR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.RXOIR */
#define IFX_XSPI_RISR_RXOIR_OFF (3u)

/** \brief Length for Ifx_XSPI_RISR_Bits.RXFIR */
#define IFX_XSPI_RISR_RXFIR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.RXFIR */
#define IFX_XSPI_RISR_RXFIR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.RXFIR */
#define IFX_XSPI_RISR_RXFIR_OFF (4u)

/** \brief Length for Ifx_XSPI_RISR_Bits.MSTIR */
#define IFX_XSPI_RISR_MSTIR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.MSTIR */
#define IFX_XSPI_RISR_MSTIR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.MSTIR */
#define IFX_XSPI_RISR_MSTIR_OFF (5u)

/** \brief Length for Ifx_XSPI_RISR_Bits.XRXOIR */
#define IFX_XSPI_RISR_XRXOIR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.XRXOIR */
#define IFX_XSPI_RISR_XRXOIR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.XRXOIR */
#define IFX_XSPI_RISR_XRXOIR_OFF (6u)

/** \brief Length for Ifx_XSPI_RISR_Bits.TXUIR */
#define IFX_XSPI_RISR_TXUIR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.TXUIR */
#define IFX_XSPI_RISR_TXUIR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.TXUIR */
#define IFX_XSPI_RISR_TXUIR_OFF (7u)

/** \brief Length for Ifx_XSPI_RISR_Bits.AXIER */
#define IFX_XSPI_RISR_AXIER_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.AXIER */
#define IFX_XSPI_RISR_AXIER_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.AXIER */
#define IFX_XSPI_RISR_AXIER_OFF (8u)

/** \brief Length for Ifx_XSPI_RISR_Bits.SPITER */
#define IFX_XSPI_RISR_SPITER_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.SPITER */
#define IFX_XSPI_RISR_SPITER_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.SPITER */
#define IFX_XSPI_RISR_SPITER_OFF (10u)

/** \brief Length for Ifx_XSPI_RISR_Bits.DONER */
#define IFX_XSPI_RISR_DONER_LEN (1u)

/** \brief Mask for Ifx_XSPI_RISR_Bits.DONER */
#define IFX_XSPI_RISR_DONER_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RISR_Bits.DONER */
#define IFX_XSPI_RISR_DONER_OFF (11u)

/** \brief Length for Ifx_XSPI_TXEICR_Bits.TXEICR */
#define IFX_XSPI_TXEICR_TXEICR_LEN (1u)

/** \brief Mask for Ifx_XSPI_TXEICR_Bits.TXEICR */
#define IFX_XSPI_TXEICR_TXEICR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_TXEICR_Bits.TXEICR */
#define IFX_XSPI_TXEICR_TXEICR_OFF (0u)

/** \brief Length for Ifx_XSPI_RXOICR_Bits.RXOICR */
#define IFX_XSPI_RXOICR_RXOICR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RXOICR_Bits.RXOICR */
#define IFX_XSPI_RXOICR_RXOICR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RXOICR_Bits.RXOICR */
#define IFX_XSPI_RXOICR_RXOICR_OFF (0u)

/** \brief Length for Ifx_XSPI_RXUICR_Bits.RXUICR */
#define IFX_XSPI_RXUICR_RXUICR_LEN (1u)

/** \brief Mask for Ifx_XSPI_RXUICR_Bits.RXUICR */
#define IFX_XSPI_RXUICR_RXUICR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RXUICR_Bits.RXUICR */
#define IFX_XSPI_RXUICR_RXUICR_OFF (0u)

/** \brief Length for Ifx_XSPI_MSTICR_Bits.MSTICR */
#define IFX_XSPI_MSTICR_MSTICR_LEN (1u)

/** \brief Mask for Ifx_XSPI_MSTICR_Bits.MSTICR */
#define IFX_XSPI_MSTICR_MSTICR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_MSTICR_Bits.MSTICR */
#define IFX_XSPI_MSTICR_MSTICR_OFF (0u)

/** \brief Length for Ifx_XSPI_ICR_Bits.ICR */
#define IFX_XSPI_ICR_ICR_LEN (1u)

/** \brief Mask for Ifx_XSPI_ICR_Bits.ICR */
#define IFX_XSPI_ICR_ICR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_ICR_Bits.ICR */
#define IFX_XSPI_ICR_ICR_OFF (0u)

/** \brief Length for Ifx_XSPI_DMACR_Bits.RDMAE */
#define IFX_XSPI_DMACR_RDMAE_LEN (1u)

/** \brief Mask for Ifx_XSPI_DMACR_Bits.RDMAE */
#define IFX_XSPI_DMACR_RDMAE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_DMACR_Bits.RDMAE */
#define IFX_XSPI_DMACR_RDMAE_OFF (0u)

/** \brief Length for Ifx_XSPI_DMACR_Bits.TDMAE */
#define IFX_XSPI_DMACR_TDMAE_LEN (1u)

/** \brief Mask for Ifx_XSPI_DMACR_Bits.TDMAE */
#define IFX_XSPI_DMACR_TDMAE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_DMACR_Bits.TDMAE */
#define IFX_XSPI_DMACR_TDMAE_OFF (1u)

/** \brief Length for Ifx_XSPI_DMACR_Bits.IDMAE */
#define IFX_XSPI_DMACR_IDMAE_LEN (1u)

/** \brief Mask for Ifx_XSPI_DMACR_Bits.IDMAE */
#define IFX_XSPI_DMACR_IDMAE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_DMACR_Bits.IDMAE */
#define IFX_XSPI_DMACR_IDMAE_OFF (2u)

/** \brief Length for Ifx_XSPI_DMACR_Bits.ATW */
#define IFX_XSPI_DMACR_ATW_LEN (2u)

/** \brief Mask for Ifx_XSPI_DMACR_Bits.ATW */
#define IFX_XSPI_DMACR_ATW_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_DMACR_Bits.ATW */
#define IFX_XSPI_DMACR_ATW_OFF (3u)

/** \brief Length for Ifx_XSPI_DMACR_Bits.AINC */
#define IFX_XSPI_DMACR_AINC_LEN (1u)

/** \brief Mask for Ifx_XSPI_DMACR_Bits.AINC */
#define IFX_XSPI_DMACR_AINC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_DMACR_Bits.AINC */
#define IFX_XSPI_DMACR_AINC_OFF (6u)

/** \brief Length for Ifx_XSPI_DMACR_Bits.ACACHE */
#define IFX_XSPI_DMACR_ACACHE_LEN (4u)

/** \brief Mask for Ifx_XSPI_DMACR_Bits.ACACHE */
#define IFX_XSPI_DMACR_ACACHE_MSK (0xfu)

/** \brief Offset for Ifx_XSPI_DMACR_Bits.ACACHE */
#define IFX_XSPI_DMACR_ACACHE_OFF (8u)

/** \brief Length for Ifx_XSPI_DMACR_Bits.APROT */
#define IFX_XSPI_DMACR_APROT_LEN (3u)

/** \brief Mask for Ifx_XSPI_DMACR_Bits.APROT */
#define IFX_XSPI_DMACR_APROT_MSK (0x7u)

/** \brief Offset for Ifx_XSPI_DMACR_Bits.APROT */
#define IFX_XSPI_DMACR_APROT_OFF (12u)

/** \brief Length for Ifx_XSPI_DMACR_Bits.AID */
#define IFX_XSPI_DMACR_AID_LEN (4u)

/** \brief Mask for Ifx_XSPI_DMACR_Bits.AID */
#define IFX_XSPI_DMACR_AID_MSK (0xfu)

/** \brief Offset for Ifx_XSPI_DMACR_Bits.AID */
#define IFX_XSPI_DMACR_AID_OFF (15u)

/** \brief Length for Ifx_XSPI_AXIAWLEN_Bits.AWLEN */
#define IFX_XSPI_AXIAWLEN_AWLEN_LEN (8u)

/** \brief Mask for Ifx_XSPI_AXIAWLEN_Bits.AWLEN */
#define IFX_XSPI_AXIAWLEN_AWLEN_MSK (0xffu)

/** \brief Offset for Ifx_XSPI_AXIAWLEN_Bits.AWLEN */
#define IFX_XSPI_AXIAWLEN_AWLEN_OFF (8u)

/** \brief Length for Ifx_XSPI_AXIARLEN_Bits.ARLEN */
#define IFX_XSPI_AXIARLEN_ARLEN_LEN (8u)

/** \brief Mask for Ifx_XSPI_AXIARLEN_Bits.ARLEN */
#define IFX_XSPI_AXIARLEN_ARLEN_MSK (0xffu)

/** \brief Offset for Ifx_XSPI_AXIARLEN_Bits.ARLEN */
#define IFX_XSPI_AXIARLEN_ARLEN_OFF (8u)

/** \brief Length for Ifx_XSPI_SSIC_VERSION_ID_Bits.SSIC_COMP_VERSION */
#define IFX_XSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_LEN (32u)

/** \brief Mask for Ifx_XSPI_SSIC_VERSION_ID_Bits.SSIC_COMP_VERSION */
#define IFX_XSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_MSK (0xffffffffu)

/** \brief Offset for Ifx_XSPI_SSIC_VERSION_ID_Bits.SSIC_COMP_VERSION */
#define IFX_XSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_OFF (0u)

/** \brief Length for Ifx_XSPI_DR_Bits.DR */
#define IFX_XSPI_DR_DR_LEN (32u)

/** \brief Mask for Ifx_XSPI_DR_Bits.DR */
#define IFX_XSPI_DR_DR_MSK (0xffffffffu)

/** \brief Offset for Ifx_XSPI_DR_Bits.DR */
#define IFX_XSPI_DR_DR_OFF (0u)

/** \brief Length for Ifx_XSPI_RX_SAMPLE_DELAY_Bits.RSD */
#define IFX_XSPI_RX_SAMPLE_DELAY_RSD_LEN (8u)

/** \brief Mask for Ifx_XSPI_RX_SAMPLE_DELAY_Bits.RSD */
#define IFX_XSPI_RX_SAMPLE_DELAY_RSD_MSK (0xffu)

/** \brief Offset for Ifx_XSPI_RX_SAMPLE_DELAY_Bits.RSD */
#define IFX_XSPI_RX_SAMPLE_DELAY_RSD_OFF (0u)

/** \brief Length for Ifx_XSPI_RX_SAMPLE_DELAY_Bits.SE */
#define IFX_XSPI_RX_SAMPLE_DELAY_SE_LEN (1u)

/** \brief Mask for Ifx_XSPI_RX_SAMPLE_DELAY_Bits.SE */
#define IFX_XSPI_RX_SAMPLE_DELAY_SE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_RX_SAMPLE_DELAY_Bits.SE */
#define IFX_XSPI_RX_SAMPLE_DELAY_SE_OFF (16u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.TRANS_TYPE */
#define IFX_XSPI_SPI_CTRLR0_TRANS_TYPE_LEN (2u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.TRANS_TYPE */
#define IFX_XSPI_SPI_CTRLR0_TRANS_TYPE_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.TRANS_TYPE */
#define IFX_XSPI_SPI_CTRLR0_TRANS_TYPE_OFF (0u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.ADDR_L */
#define IFX_XSPI_SPI_CTRLR0_ADDR_L_LEN (4u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.ADDR_L */
#define IFX_XSPI_SPI_CTRLR0_ADDR_L_MSK (0xfu)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.ADDR_L */
#define IFX_XSPI_SPI_CTRLR0_ADDR_L_OFF (2u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_MD_BIT_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_MD_BIT_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_MD_BIT_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_MD_BIT_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_MD_BIT_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_MD_BIT_EN_OFF (7u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.INST_L */
#define IFX_XSPI_SPI_CTRLR0_INST_L_LEN (2u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.INST_L */
#define IFX_XSPI_SPI_CTRLR0_INST_L_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.INST_L */
#define IFX_XSPI_SPI_CTRLR0_INST_L_OFF (8u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.WAIT_CYCLES */
#define IFX_XSPI_SPI_CTRLR0_WAIT_CYCLES_LEN (5u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.WAIT_CYCLES */
#define IFX_XSPI_SPI_CTRLR0_WAIT_CYCLES_MSK (0x1fu)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.WAIT_CYCLES */
#define IFX_XSPI_SPI_CTRLR0_WAIT_CYCLES_OFF (11u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_DDR_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_DDR_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_DDR_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_DDR_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_DDR_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_DDR_EN_OFF (16u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.INST_DDR_EN */
#define IFX_XSPI_SPI_CTRLR0_INST_DDR_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.INST_DDR_EN */
#define IFX_XSPI_SPI_CTRLR0_INST_DDR_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.INST_DDR_EN */
#define IFX_XSPI_SPI_CTRLR0_INST_DDR_EN_OFF (17u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_RXDS_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_RXDS_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_RXDS_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_RXDS_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_RXDS_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_RXDS_EN_OFF (18u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_DFS_HC */
#define IFX_XSPI_SPI_CTRLR0_XIP_DFS_HC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_DFS_HC */
#define IFX_XSPI_SPI_CTRLR0_XIP_DFS_HC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_DFS_HC */
#define IFX_XSPI_SPI_CTRLR0_XIP_DFS_HC_OFF (19u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_INST_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_INST_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_INST_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_INST_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_INST_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_INST_EN_OFF (20u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.SSIC_XIP_CONT_XFER_EN */
#define IFX_XSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.SSIC_XIP_CONT_XFER_EN */
#define IFX_XSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.SSIC_XIP_CONT_XFER_EN */
#define IFX_XSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_OFF (21u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_DM_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_DM_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_DM_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_DM_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_DM_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_DM_EN_OFF (24u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_RXDS_SIG_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_RXDS_SIG_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.SPI_RXDS_SIG_EN */
#define IFX_XSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_OFF (25u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_MBL */
#define IFX_XSPI_SPI_CTRLR0_XIP_MBL_LEN (2u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_MBL */
#define IFX_XSPI_SPI_CTRLR0_XIP_MBL_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_MBL */
#define IFX_XSPI_SPI_CTRLR0_XIP_MBL_OFF (26u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_PREFETCH_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_PREFETCH_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_PREFETCH_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_PREFETCH_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.XIP_PREFETCH_EN */
#define IFX_XSPI_SPI_CTRLR0_XIP_PREFETCH_EN_OFF (29u)

/** \brief Length for Ifx_XSPI_SPI_CTRLR0_Bits.CLK_STRETCH_EN */
#define IFX_XSPI_SPI_CTRLR0_CLK_STRETCH_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SPI_CTRLR0_Bits.CLK_STRETCH_EN */
#define IFX_XSPI_SPI_CTRLR0_CLK_STRETCH_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SPI_CTRLR0_Bits.CLK_STRETCH_EN */
#define IFX_XSPI_SPI_CTRLR0_CLK_STRETCH_EN_OFF (30u)

/** \brief Length for Ifx_XSPI_DDR_DRIVE_EDGE_Bits.TDE */
#define IFX_XSPI_DDR_DRIVE_EDGE_TDE_LEN (8u)

/** \brief Mask for Ifx_XSPI_DDR_DRIVE_EDGE_Bits.TDE */
#define IFX_XSPI_DDR_DRIVE_EDGE_TDE_MSK (0xffu)

/** \brief Offset for Ifx_XSPI_DDR_DRIVE_EDGE_Bits.TDE */
#define IFX_XSPI_DDR_DRIVE_EDGE_TDE_OFF (0u)

/** \brief Length for Ifx_XSPI_XIP_MODE_BITS_Bits.XIP_MD_BITS */
#define IFX_XSPI_XIP_MODE_BITS_XIP_MD_BITS_LEN (16u)

/** \brief Mask for Ifx_XSPI_XIP_MODE_BITS_Bits.XIP_MD_BITS */
#define IFX_XSPI_XIP_MODE_BITS_XIP_MD_BITS_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_XIP_MODE_BITS_Bits.XIP_MD_BITS */
#define IFX_XSPI_XIP_MODE_BITS_XIP_MD_BITS_OFF (0u)

/** \brief Length for Ifx_XSPI_XIP_INCR_INST_Bits.INCR_INST */
#define IFX_XSPI_XIP_INCR_INST_INCR_INST_LEN (16u)

/** \brief Mask for Ifx_XSPI_XIP_INCR_INST_Bits.INCR_INST */
#define IFX_XSPI_XIP_INCR_INST_INCR_INST_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_XIP_INCR_INST_Bits.INCR_INST */
#define IFX_XSPI_XIP_INCR_INST_INCR_INST_OFF (0u)

/** \brief Length for Ifx_XSPI_XIP_WRAP_INST_Bits.WRAP_INST */
#define IFX_XSPI_XIP_WRAP_INST_WRAP_INST_LEN (16u)

/** \brief Mask for Ifx_XSPI_XIP_WRAP_INST_Bits.WRAP_INST */
#define IFX_XSPI_XIP_WRAP_INST_WRAP_INST_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_XIP_WRAP_INST_Bits.WRAP_INST */
#define IFX_XSPI_XIP_WRAP_INST_WRAP_INST_OFF (0u)

/** \brief Length for Ifx_XSPI_XIP_CNT_TIME_OUT_Bits.XTOC */
#define IFX_XSPI_XIP_CNT_TIME_OUT_XTOC_LEN (8u)

/** \brief Mask for Ifx_XSPI_XIP_CNT_TIME_OUT_Bits.XTOC */
#define IFX_XSPI_XIP_CNT_TIME_OUT_XTOC_MSK (0xffu)

/** \brief Offset for Ifx_XSPI_XIP_CNT_TIME_OUT_Bits.XTOC */
#define IFX_XSPI_XIP_CNT_TIME_OUT_XTOC_OFF (0u)

/** \brief Length for Ifx_XSPI_SPIDR_Bits.SPI_INST */
#define IFX_XSPI_SPIDR_SPI_INST_LEN (16u)

/** \brief Mask for Ifx_XSPI_SPIDR_Bits.SPI_INST */
#define IFX_XSPI_SPIDR_SPI_INST_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_SPIDR_Bits.SPI_INST */
#define IFX_XSPI_SPIDR_SPI_INST_OFF (0u)

/** \brief Length for Ifx_XSPI_SPIAR_Bits.SDAR */
#define IFX_XSPI_SPIAR_SDAR_LEN (32u)

/** \brief Mask for Ifx_XSPI_SPIAR_Bits.SDAR */
#define IFX_XSPI_SPIAR_SDAR_MSK (0xffffffffu)

/** \brief Offset for Ifx_XSPI_SPIAR_Bits.SDAR */
#define IFX_XSPI_SPIAR_SDAR_OFF (0u)

/** \brief Length for Ifx_XSPI_AXIAR0_Bits.AXIAR_0_31 */
#define IFX_XSPI_AXIAR0_AXIAR_0_31_LEN (32u)

/** \brief Mask for Ifx_XSPI_AXIAR0_Bits.AXIAR_0_31 */
#define IFX_XSPI_AXIAR0_AXIAR_0_31_MSK (0xffffffffu)

/** \brief Offset for Ifx_XSPI_AXIAR0_Bits.AXIAR_0_31 */
#define IFX_XSPI_AXIAR0_AXIAR_0_31_OFF (0u)

/** \brief Length for Ifx_XSPI_AXIECR_Bits.AXIECR */
#define IFX_XSPI_AXIECR_AXIECR_LEN (1u)

/** \brief Mask for Ifx_XSPI_AXIECR_Bits.AXIECR */
#define IFX_XSPI_AXIECR_AXIECR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_AXIECR_Bits.AXIECR */
#define IFX_XSPI_AXIECR_AXIECR_OFF (0u)

/** \brief Length for Ifx_XSPI_DONECR_Bits.DONECR */
#define IFX_XSPI_DONECR_DONECR_LEN (1u)

/** \brief Mask for Ifx_XSPI_DONECR_Bits.DONECR */
#define IFX_XSPI_DONECR_DONECR_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_DONECR_Bits.DONECR */
#define IFX_XSPI_DONECR_DONECR_OFF (0u)

/** \brief Length for Ifx_XSPI_SAFETYCR_Bits.PAR_MODE */
#define IFX_XSPI_SAFETYCR_PAR_MODE_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYCR_Bits.PAR_MODE */
#define IFX_XSPI_SAFETYCR_PAR_MODE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYCR_Bits.PAR_MODE */
#define IFX_XSPI_SAFETYCR_PAR_MODE_OFF (1u)

/** \brief Length for Ifx_XSPI_SAFETYCR_Bits.FSM_PAR_EN */
#define IFX_XSPI_SAFETYCR_FSM_PAR_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYCR_Bits.FSM_PAR_EN */
#define IFX_XSPI_SAFETYCR_FSM_PAR_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYCR_Bits.FSM_PAR_EN */
#define IFX_XSPI_SAFETYCR_FSM_PAR_EN_OFF (2u)

/** \brief Length for Ifx_XSPI_SAFETYCR_Bits.FSM_EI_EN */
#define IFX_XSPI_SAFETYCR_FSM_EI_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYCR_Bits.FSM_EI_EN */
#define IFX_XSPI_SAFETYCR_FSM_EI_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYCR_Bits.FSM_EI_EN */
#define IFX_XSPI_SAFETYCR_FSM_EI_EN_OFF (16u)

/** \brief Length for Ifx_XSPI_SAFETYCR_Bits.FSM_EI_TYPE */
#define IFX_XSPI_SAFETYCR_FSM_EI_TYPE_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYCR_Bits.FSM_EI_TYPE */
#define IFX_XSPI_SAFETYCR_FSM_EI_TYPE_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYCR_Bits.FSM_EI_TYPE */
#define IFX_XSPI_SAFETYCR_FSM_EI_TYPE_OFF (17u)

/** \brief Length for Ifx_XSPI_SAFETYCR_Bits.FSM_SEL */
#define IFX_XSPI_SAFETYCR_FSM_SEL_LEN (2u)

/** \brief Mask for Ifx_XSPI_SAFETYCR_Bits.FSM_SEL */
#define IFX_XSPI_SAFETYCR_FSM_SEL_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_SAFETYCR_Bits.FSM_SEL */
#define IFX_XSPI_SAFETYCR_FSM_SEL_OFF (18u)

/** \brief Length for Ifx_XSPI_SAFETYCR_Bits.DPPG_EI_EN */
#define IFX_XSPI_SAFETYCR_DPPG_EI_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYCR_Bits.DPPG_EI_EN */
#define IFX_XSPI_SAFETYCR_DPPG_EI_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYCR_Bits.DPPG_EI_EN */
#define IFX_XSPI_SAFETYCR_DPPG_EI_EN_OFF (21u)

/** \brief Length for Ifx_XSPI_SAFETYCR_Bits.REGP_EI_EN */
#define IFX_XSPI_SAFETYCR_REGP_EI_EN_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYCR_Bits.REGP_EI_EN */
#define IFX_XSPI_SAFETYCR_REGP_EI_EN_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYCR_Bits.REGP_EI_EN */
#define IFX_XSPI_SAFETYCR_REGP_EI_EN_OFF (22u)

/** \brief Length for Ifx_XSPI_SAFETYCR_Bits.REG_SEL */
#define IFX_XSPI_SAFETYCR_REG_SEL_LEN (4u)

/** \brief Mask for Ifx_XSPI_SAFETYCR_Bits.REG_SEL */
#define IFX_XSPI_SAFETYCR_REG_SEL_MSK (0xfu)

/** \brief Offset for Ifx_XSPI_SAFETYCR_Bits.REG_SEL */
#define IFX_XSPI_SAFETYCR_REG_SEL_OFF (23u)

/** \brief Length for Ifx_XSPI_SLVIFFSMTOCR_Bits.TOV */
#define IFX_XSPI_SLVIFFSMTOCR_TOV_LEN (16u)

/** \brief Mask for Ifx_XSPI_SLVIFFSMTOCR_Bits.TOV */
#define IFX_XSPI_SLVIFFSMTOCR_TOV_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_SLVIFFSMTOCR_Bits.TOV */
#define IFX_XSPI_SLVIFFSMTOCR_TOV_OFF (0u)

/** \brief Length for Ifx_XSPI_SSIFSMTOCR_Bits.TOV */
#define IFX_XSPI_SSIFSMTOCR_TOV_LEN (16u)

/** \brief Mask for Ifx_XSPI_SSIFSMTOCR_Bits.TOV */
#define IFX_XSPI_SSIFSMTOCR_TOV_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_SSIFSMTOCR_Bits.TOV */
#define IFX_XSPI_SSIFSMTOCR_TOV_OFF (0u)

/** \brief Length for Ifx_XSPI_SSIFSMTOCR_Bits.TOS */
#define IFX_XSPI_SSIFSMTOCR_TOS_LEN (2u)

/** \brief Mask for Ifx_XSPI_SSIFSMTOCR_Bits.TOS */
#define IFX_XSPI_SSIFSMTOCR_TOS_MSK (0x3u)

/** \brief Offset for Ifx_XSPI_SSIFSMTOCR_Bits.TOS */
#define IFX_XSPI_SSIFSMTOCR_TOS_OFF (16u)

/** \brief Length for Ifx_XSPI_AXIFSMTOCR_Bits.TOV */
#define IFX_XSPI_AXIFSMTOCR_TOV_LEN (16u)

/** \brief Mask for Ifx_XSPI_AXIFSMTOCR_Bits.TOV */
#define IFX_XSPI_AXIFSMTOCR_TOV_MSK (0xffffu)

/** \brief Offset for Ifx_XSPI_AXIFSMTOCR_Bits.TOV */
#define IFX_XSPI_AXIFSMTOCR_TOV_OFF (0u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.FSMPES */
#define IFX_XSPI_SAFETYISR_FSMPES_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.FSMPES */
#define IFX_XSPI_SAFETYISR_FSMPES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.FSMPES */
#define IFX_XSPI_SAFETYISR_FSMPES_OFF (0u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.AXIFSMTOS */
#define IFX_XSPI_SAFETYISR_AXIFSMTOS_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.AXIFSMTOS */
#define IFX_XSPI_SAFETYISR_AXIFSMTOS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.AXIFSMTOS */
#define IFX_XSPI_SAFETYISR_AXIFSMTOS_OFF (1u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.SLVIFSMTOS */
#define IFX_XSPI_SAFETYISR_SLVIFSMTOS_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.SLVIFSMTOS */
#define IFX_XSPI_SAFETYISR_SLVIFSMTOS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.SLVIFSMTOS */
#define IFX_XSPI_SAFETYISR_SLVIFSMTOS_OFF (2u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.SSIFSMTOS */
#define IFX_XSPI_SAFETYISR_SSIFSMTOS_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.SSIFSMTOS */
#define IFX_XSPI_SAFETYISR_SSIFSMTOS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.SSIFSMTOS */
#define IFX_XSPI_SAFETYISR_SSIFSMTOS_OFF (3u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.AXIPES */
#define IFX_XSPI_SAFETYISR_AXIPES_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.AXIPES */
#define IFX_XSPI_SAFETYISR_AXIPES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.AXIPES */
#define IFX_XSPI_SAFETYISR_AXIPES_OFF (5u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.DPPES */
#define IFX_XSPI_SAFETYISR_DPPES_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.DPPES */
#define IFX_XSPI_SAFETYISR_DPPES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.DPPES */
#define IFX_XSPI_SAFETYISR_DPPES_OFF (6u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.REGERRS */
#define IFX_XSPI_SAFETYISR_REGERRS_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.REGERRS */
#define IFX_XSPI_SAFETYISR_REGERRS_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.REGERRS */
#define IFX_XSPI_SAFETYISR_REGERRS_OFF (7u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.SLVIFDPES */
#define IFX_XSPI_SAFETYISR_SLVIFDPES_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.SLVIFDPES */
#define IFX_XSPI_SAFETYISR_SLVIFDPES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.SLVIFDPES */
#define IFX_XSPI_SAFETYISR_SLVIFDPES_OFF (8u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.SLVIFAPES */
#define IFX_XSPI_SAFETYISR_SLVIFAPES_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.SLVIFAPES */
#define IFX_XSPI_SAFETYISR_SLVIFAPES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.SLVIFAPES */
#define IFX_XSPI_SAFETYISR_SLVIFAPES_OFF (9u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.AXIVRPES */
#define IFX_XSPI_SAFETYISR_AXIVRPES_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.AXIVRPES */
#define IFX_XSPI_SAFETYISR_AXIVRPES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.AXIVRPES */
#define IFX_XSPI_SAFETYISR_AXIVRPES_OFF (10u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.AXICES */
#define IFX_XSPI_SAFETYISR_AXICES_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.AXICES */
#define IFX_XSPI_SAFETYISR_AXICES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.AXICES */
#define IFX_XSPI_SAFETYISR_AXICES_OFF (11u)

/** \brief Length for Ifx_XSPI_SAFETYISR_Bits.AXIUES */
#define IFX_XSPI_SAFETYISR_AXIUES_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYISR_Bits.AXIUES */
#define IFX_XSPI_SAFETYISR_AXIUES_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYISR_Bits.AXIUES */
#define IFX_XSPI_SAFETYISR_AXIUES_OFF (12u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.FSMPEC */
#define IFX_XSPI_SAFETYICR_FSMPEC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.FSMPEC */
#define IFX_XSPI_SAFETYICR_FSMPEC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.FSMPEC */
#define IFX_XSPI_SAFETYICR_FSMPEC_OFF (0u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.AXIFSMTOC */
#define IFX_XSPI_SAFETYICR_AXIFSMTOC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.AXIFSMTOC */
#define IFX_XSPI_SAFETYICR_AXIFSMTOC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.AXIFSMTOC */
#define IFX_XSPI_SAFETYICR_AXIFSMTOC_OFF (1u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.SLVIFSMTOC */
#define IFX_XSPI_SAFETYICR_SLVIFSMTOC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.SLVIFSMTOC */
#define IFX_XSPI_SAFETYICR_SLVIFSMTOC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.SLVIFSMTOC */
#define IFX_XSPI_SAFETYICR_SLVIFSMTOC_OFF (2u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.SSIFSMTOC */
#define IFX_XSPI_SAFETYICR_SSIFSMTOC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.SSIFSMTOC */
#define IFX_XSPI_SAFETYICR_SSIFSMTOC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.SSIFSMTOC */
#define IFX_XSPI_SAFETYICR_SSIFSMTOC_OFF (3u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.AXIPEC */
#define IFX_XSPI_SAFETYICR_AXIPEC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.AXIPEC */
#define IFX_XSPI_SAFETYICR_AXIPEC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.AXIPEC */
#define IFX_XSPI_SAFETYICR_AXIPEC_OFF (5u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.DPPEC */
#define IFX_XSPI_SAFETYICR_DPPEC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.DPPEC */
#define IFX_XSPI_SAFETYICR_DPPEC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.DPPEC */
#define IFX_XSPI_SAFETYICR_DPPEC_OFF (6u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.REGERRC */
#define IFX_XSPI_SAFETYICR_REGERRC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.REGERRC */
#define IFX_XSPI_SAFETYICR_REGERRC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.REGERRC */
#define IFX_XSPI_SAFETYICR_REGERRC_OFF (7u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.SLVIFDPEC */
#define IFX_XSPI_SAFETYICR_SLVIFDPEC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.SLVIFDPEC */
#define IFX_XSPI_SAFETYICR_SLVIFDPEC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.SLVIFDPEC */
#define IFX_XSPI_SAFETYICR_SLVIFDPEC_OFF (8u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.SLVIFAPEC */
#define IFX_XSPI_SAFETYICR_SLVIFAPEC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.SLVIFAPEC */
#define IFX_XSPI_SAFETYICR_SLVIFAPEC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.SLVIFAPEC */
#define IFX_XSPI_SAFETYICR_SLVIFAPEC_OFF (9u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.AXIVRPEC */
#define IFX_XSPI_SAFETYICR_AXIVRPEC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.AXIVRPEC */
#define IFX_XSPI_SAFETYICR_AXIVRPEC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.AXIVRPEC */
#define IFX_XSPI_SAFETYICR_AXIVRPEC_OFF (10u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.AXICEC */
#define IFX_XSPI_SAFETYICR_AXICEC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.AXICEC */
#define IFX_XSPI_SAFETYICR_AXICEC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.AXICEC */
#define IFX_XSPI_SAFETYICR_AXICEC_OFF (11u)

/** \brief Length for Ifx_XSPI_SAFETYICR_Bits.AXIUEC */
#define IFX_XSPI_SAFETYICR_AXIUEC_LEN (1u)

/** \brief Mask for Ifx_XSPI_SAFETYICR_Bits.AXIUEC */
#define IFX_XSPI_SAFETYICR_AXIUEC_MSK (0x1u)

/** \brief Offset for Ifx_XSPI_SAFETYICR_Bits.AXIUEC */
#define IFX_XSPI_SAFETYICR_AXIUEC_OFF (12u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXXSPI_BF_H */
