module block_ram (
    input              clk,
    input       [9:0]  ra,
    output reg  [15:0] rd,
		  
    input       [9:0]  wa,
    input       [15:0] wd,
    input              we);
    
    reg [15:0] ram [1023:0];

    always @(posedge clk) begin
        rd <= ram[ra];

        if (we) ram[wa] <= wd;
    end

endmodule
