xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc C:/Users/zhongtianjie/Documents/Nexys3_Master.ucf -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc C:/Users/zhongtianjie/Documents/Nexys3_Master.ucf -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
xst -intstyle ise -ifn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.xst" -ofn "D:/Xilinx/workshop/cpu_32_board/cpu_mem_final.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc C:/Users/zhongtianjie/Documents/Nexys3_Master.ucf -p xc6slx16-csg324-3 cpu_mem_final.ngc cpu_mem_final.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o cpu_mem_final_map.ncd cpu_mem_final.ngd cpu_mem_final.pcf 
par -w -intstyle ise -ol high -mt off cpu_mem_final_map.ncd cpu_mem_final.ncd cpu_mem_final.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_mem_final.twx cpu_mem_final.ncd -o cpu_mem_final.twr cpu_mem_final.pcf 
bitgen -intstyle ise -f cpu_mem_final.ut cpu_mem_final.ncd 
