<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="top_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="700642435fs"></ZoomEndTime>
      <Cursor1Time time="167548000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="91"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wvobject fp_name="/top_sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/IR" type="array">
      <obj_property name="ElementShortName">IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/aluctrl" type="array">
      <obj_property name="ElementShortName">aluctrl[2:0]</obj_property>
      <obj_property name="ObjectShortName">aluctrl[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/memtoreg" type="logic">
      <obj_property name="ElementShortName">memtoreg</obj_property>
      <obj_property name="ObjectShortName">memtoreg</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/alusrc" type="logic">
      <obj_property name="ElementShortName">alusrc</obj_property>
      <obj_property name="ObjectShortName">alusrc</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/regdst" type="logic">
      <obj_property name="ElementShortName">regdst</obj_property>
      <obj_property name="ObjectShortName">regdst</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/regwrite" type="logic">
      <obj_property name="ElementShortName">regwrite</obj_property>
      <obj_property name="ObjectShortName">regwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/branch" type="logic">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/jump" type="logic">
      <obj_property name="ElementShortName">jump</obj_property>
      <obj_property name="ObjectShortName">jump</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/ena" type="logic">
      <obj_property name="ElementShortName">ena</obj_property>
      <obj_property name="ObjectShortName">ena</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/addr" type="array">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_sim/gate2/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
</wave_config>
