Timing Analyzer report for DE0_Nano
Tue Jan 14 17:20:30 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cpu_clk'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'io_clk'
 17. Slow 1200mV 85C Model Hold: 'cpu_clk'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'io_clk'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'cpu_clk'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Recovery: 'io_clk'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'io_clk'
 28. Slow 1200mV 85C Model Removal: 'cpu_clk'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'cpu_clk'
 37. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Setup: 'io_clk'
 40. Slow 1200mV 0C Model Hold: 'cpu_clk'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Hold: 'io_clk'
 44. Slow 1200mV 0C Model Recovery: 'cpu_clk'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Recovery: 'io_clk'
 48. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 49. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'io_clk'
 51. Slow 1200mV 0C Model Removal: 'cpu_clk'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'cpu_clk'
 59. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 60. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Setup: 'io_clk'
 62. Fast 1200mV 0C Model Hold: 'cpu_clk'
 63. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'io_clk'
 66. Fast 1200mV 0C Model Recovery: 'cpu_clk'
 67. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 68. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Recovery: 'io_clk'
 70. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'io_clk'
 73. Fast 1200mV 0C Model Removal: 'cpu_clk'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.76        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.8%      ;
;     Processor 3            ;  14.1%      ;
;     Processor 4            ;  10.2%      ;
;     Processors 5-12        ;   4.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                       ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Jan 14 17:20:26 2025 ;
; DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Jan 14 17:20:26 2025 ;
; DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.sdc                    ; OK     ; Tue Jan 14 17:20:26 2025 ;
; DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc                    ; OK     ; Tue Jan 14 17:20:26 2025 ;
; DE0_Nano.SDC                                                                    ; OK     ; Tue Jan 14 17:20:26 2025 ;
+---------------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------+---------------------------------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                          ; Targets                                           ;
+---------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------+---------------------------------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                 ; { altera_reserved_tck }                           ;
; CLOCK_50            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                 ; { CLOCK_50 }                                      ;
; cpu_clk             ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|inclk[0] ; { DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|clk[0] } ;
; cpu_shifted_clk     ; Generated ; 10.000  ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; CLOCK_50 ; DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|inclk[0] ; { DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|clk[1] } ;
; io_clk              ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|inclk[0] ; { DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|clk[2] } ;
+---------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 62.96 MHz  ; 62.96 MHz       ; altera_reserved_tck ;      ;
; 68.74 MHz  ; 68.74 MHz       ; cpu_clk             ;      ;
; 81.47 MHz  ; 81.47 MHz       ; io_clk              ;      ;
; 183.55 MHz ; 183.55 MHz      ; CLOCK_50            ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; -4.547 ; -39.131       ;
; CLOCK_50            ; 5.159  ; 0.000         ;
; altera_reserved_tck ; 42.058 ; 0.000         ;
; io_clk              ; 87.726 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cpu_clk             ; 0.242 ; 0.000         ;
; CLOCK_50            ; 0.299 ; 0.000         ;
; io_clk              ; 0.357 ; 0.000         ;
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; 4.216  ; 0.000         ;
; CLOCK_50            ; 17.965 ; 0.000         ;
; altera_reserved_tck ; 47.585 ; 0.000         ;
; io_clk              ; 96.898 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.939 ; 0.000         ;
; altera_reserved_tck ; 1.186 ; 0.000         ;
; io_clk              ; 1.834 ; 0.000         ;
; cpu_clk             ; 2.988 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; cpu_clk             ; 4.693  ; 0.000              ;
; CLOCK_50            ; 9.489  ; 0.000              ;
; altera_reserved_tck ; 49.496 ; 0.000              ;
; io_clk              ; 49.744 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.547 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 6.127      ;
; -4.520 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 6.100      ;
; -4.482 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 6.059      ;
; -4.472 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 6.049      ;
; -4.429 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 6.009      ;
; -4.363 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[3]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.405     ; 5.938      ;
; -4.323 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.900      ;
; -4.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 5.891      ;
; -4.301 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[9]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.878      ;
; -4.297 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[4]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.405     ; 5.872      ;
; -4.292 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[7]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.392     ; 5.880      ;
; -4.285 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[8]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.392     ; 5.873      ;
; -4.284 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 5.864      ;
; -4.277 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[2]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.405     ; 5.852      ;
; -4.265 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                            ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.842      ;
; -4.258 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[2]                                                                            ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.835      ;
; -4.253 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[5]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.830      ;
; -4.252 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[15]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 5.832      ;
; -4.246 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.823      ;
; -4.244 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[1]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.402     ; 5.822      ;
; -4.236 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.813      ;
; -4.218 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[0]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.795      ;
; -4.193 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 5.773      ;
; -4.186 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.763      ;
; -4.175 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[3]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.405     ; 5.750      ;
; -4.161 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[10]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.738      ;
; -4.161 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                        ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.406     ; 5.735      ;
; -4.139 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[0]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.402     ; 5.717      ;
; -4.127 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[3]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.405     ; 5.702      ;
; -4.102 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[6]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.392     ; 5.690      ;
; -4.087 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.664      ;
; -4.068 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[2]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.645      ;
; -4.065 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[9]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.642      ;
; -4.061 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[4]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.405     ; 5.636      ;
; -4.056 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[7]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.392     ; 5.644      ;
; -4.049 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[8]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.392     ; 5.637      ;
; -4.048 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[15]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 5.628      ;
; -4.041 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[2]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.405     ; 5.616      ;
; -4.035 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[1]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.402     ; 5.613      ;
; -4.029 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                            ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.606      ;
; -4.022 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[2]                                                                            ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.599      ;
; -4.017 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[5]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.594      ;
; -3.982 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[0]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.559      ;
; -3.982 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.559      ;
; -3.957 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                        ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.406     ; 5.531      ;
; -3.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[3]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.405     ; 5.514      ;
; -3.935 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[0]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.402     ; 5.513      ;
; -3.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[10]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.502      ;
; -3.866 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[6]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.392     ; 5.454      ;
; -3.864 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[2]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.403     ; 5.441      ;
; -3.846 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|rst1                                                   ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.397     ; 5.429      ;
; -3.651 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                           ; LT24_ADC_CS_N                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.761     ; 4.870      ;
; -3.545 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                  ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.396     ; 5.129      ;
; -3.493 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|rst1                                                   ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.397     ; 5.076      ;
; -3.490 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|spi_slave_select_reg[0]                                                                                ; LT24_ADC_CS_N                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.400     ; 5.070      ;
; -3.423 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                  ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.396     ; 5.007      ;
; -3.370 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|stateZero                                                                                              ; LT24_ADC_CS_N                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.762     ; 4.588      ;
; -3.353 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SSO_reg                                                                                                ; LT24_ADC_CS_N                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.398     ; 4.935      ;
; -3.323 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|wait_latency_counter[0] ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.396     ; 4.907      ;
; -3.148 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|wait_latency_counter[1] ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.396     ; 4.732      ;
; -3.050 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]                                                                            ; LT24_RS                                                                                                    ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.371     ; 4.659      ;
; -1.138 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n|data_out                                                                                                       ; LT24_RESET_N                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.357     ; 2.761      ;
; -1.138 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[10]                                                                                                                ; LT24_D[10]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.357     ; 2.761      ;
; -1.137 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[12]                                                                                                                ; LT24_D[12]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.356     ; 2.761      ;
; -1.137 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                                                                                                 ; LT24_D[9]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.356     ; 2.761      ;
; -1.132 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[14]                                                                                                                ; LT24_D[14]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.351     ; 2.761      ;
; -1.130 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                                                                                                ; LT24_D[11]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.349     ; 2.761      ;
; -1.031 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[15]                                                                                                                ; LT24_D[15]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.374     ; 2.637      ;
; -1.031 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]                                                                                                                 ; LT24_D[5]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.374     ; 2.637      ;
; -1.031 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|shift_reg[7]                                                                                           ; LT24_ADC_DIN                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.374     ; 2.637      ;
; -1.031 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg                                                                                               ; LT24_ADC_DCLK                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.374     ; 2.637      ;
; -1.030 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[8]                                                                                                                 ; LT24_D[8]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.373     ; 2.637      ;
; -1.030 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[7]                                                                                                                 ; LT24_D[7]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.373     ; 2.637      ;
; -1.029 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[3]                                                                                                                 ; LT24_D[3]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.372     ; 2.637      ;
; -1.029 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[2]                                                                                                                 ; LT24_D[2]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.372     ; 2.637      ;
; -1.028 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[6]                                                                                                                 ; LT24_D[6]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.371     ; 2.637      ;
; -1.028 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[4]                                                                                                                 ; LT24_D[4]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.371     ; 2.637      ;
; -1.027 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                                                                                                 ; LT24_D[1]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.370     ; 2.637      ;
; -1.027 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[0]                                                                                                                 ; LT24_D[0]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.370     ; 2.637      ;
; -1.009 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[13]                                                                                                                ; LT24_D[13]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.355     ; 2.634      ;
; -0.503 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.074     ; 10.327     ;
; -0.489 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.095     ; 10.294     ;
; -0.488 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.077     ; 10.309     ;
; -0.476 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.074     ; 10.300     ;
; -0.468 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.098     ; 10.270     ;
; -0.462 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.095     ; 10.267     ;
; -0.447 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.073     ; 10.272     ;
; -0.420 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.073     ; 10.245     ;
; -0.394 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.077     ; 10.215     ;
; -0.385 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.074     ; 10.209     ;
; -0.384 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.087     ; 10.197     ;
; -0.384 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.077     ; 10.205     ;
; -0.380 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.098     ; 10.182     ;
; -0.371 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.095     ; 10.176     ;
; -0.370 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.090     ; 10.180     ;
; -0.370 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.098     ; 10.172     ;
; -0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.087     ; 10.170     ;
; -0.351 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.076     ; 10.173     ;
; -0.344 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.070     ; 10.172     ;
; -0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.077     ; 10.164     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.159  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 6.602      ;
; 5.179  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 6.582      ;
; 5.180  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 6.581      ;
; 5.202  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 6.559      ;
; 5.238  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 6.523      ;
; 5.245  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 6.516      ;
; 5.297  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 6.460      ;
; 5.317  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 6.440      ;
; 5.318  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 6.439      ;
; 5.340  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 6.417      ;
; 5.376  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 6.381      ;
; 5.383  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 6.374      ;
; 6.156  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[12]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.599      ;
; 6.177  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[21]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.581      ;
; 6.189  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.502      ; 5.228      ;
; 6.231  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[17]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.527      ;
; 6.264  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[18]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.494      ;
; 6.294  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[12]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 5.457      ;
; 6.294  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.510      ; 5.131      ;
; 6.315  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[21]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.439      ;
; 6.317  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[10]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.438      ;
; 6.327  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.498      ; 5.086      ;
; 6.335  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[28]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.423      ;
; 6.341  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[9]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.414      ;
; 6.348  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 5.413      ;
; 6.356  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.502      ; 5.061      ;
; 6.369  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[23]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.389      ;
; 6.369  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[17]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.385      ;
; 6.402  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[18]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.352      ;
; 6.416  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[16]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.342      ;
; 6.427  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[19]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.331      ;
; 6.428  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.506      ; 4.993      ;
; 6.455  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[10]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 5.296      ;
; 6.463  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.502      ; 4.954      ;
; 6.464  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.510      ; 4.961      ;
; 6.466  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[28]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.288      ;
; 6.479  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[9]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 5.272      ;
; 6.486  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 5.271      ;
; 6.494  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.498      ; 4.919      ;
; 6.499  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[26]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.259      ;
; 6.507  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[23]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.247      ;
; 6.524  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[25]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.234      ;
; 6.527  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[4]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.228      ;
; 6.534  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[24]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.224      ;
; 6.540  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[20]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.218      ;
; 6.541  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.502      ; 4.876      ;
; 6.542  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[29]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.216      ;
; 6.554  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[16]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.200      ;
; 6.565  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[19]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.189      ;
; 6.574  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.506      ; 4.847      ;
; 6.594  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 5.167      ;
; 6.601  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.498      ; 4.812      ;
; 6.604  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[13]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.151      ;
; 6.615  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[11]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.140      ;
; 6.628  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[26]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.126      ;
; 6.640  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[31]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.118      ;
; 6.647  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[25]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.107      ;
; 6.659  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.502      ; 4.758      ;
; 6.665  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[4]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 5.086      ;
; 6.672  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[24]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.082      ;
; 6.675  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[7]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.080      ;
; 6.678  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[20]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.076      ;
; 6.679  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.498      ; 4.734      ;
; 6.680  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[29]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 5.074      ;
; 6.701  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[30]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 5.057      ;
; 6.714  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[6]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.041      ;
; 6.732  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 5.025      ;
; 6.742  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[13]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 5.009      ;
; 6.749  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[14]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 5.006      ;
; 6.751  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 5.010      ;
; 6.753  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[11]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.998      ;
; 6.762  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ_DONE                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.854      ; 5.007      ;
; 6.764  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.846      ; 4.997      ;
; 6.778  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[31]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 4.976      ;
; 6.797  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.498      ; 4.616      ;
; 6.813  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[7]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.938      ;
; 6.833  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[15]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 4.922      ;
; 6.839  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[30]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.839      ; 4.915      ;
; 6.852  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[6]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.899      ;
; 6.887  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[14]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.864      ;
; 6.889  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 4.868      ;
; 6.902  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.842      ; 4.855      ;
; 6.969  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[4]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 4.786      ;
; 6.971  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[15]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.780      ;
; 7.055  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[1]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 4.700      ;
; 7.056  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[0]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 4.699      ;
; 7.107  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[4]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.644      ;
; 7.193  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[1]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.558      ;
; 7.194  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[0]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.557      ;
; 7.211  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_WRITE_DONE                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.845      ; 4.549      ;
; 7.226  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[3]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 4.529      ;
; 7.289  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[2]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.840      ; 4.466      ;
; 7.340  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ_DONE                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.853      ; 4.428      ;
; 7.364  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[3]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.387      ;
; 7.397  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_WRITE_DONE                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.843      ; 4.361      ;
; 7.427  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[2]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.836      ; 4.324      ;
; 14.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 5.379      ;
; 14.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.356      ;
; 14.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.355      ;
; 14.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 5.340      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 8.132      ;
; 42.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 8.000      ;
; 42.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 7.399      ;
; 43.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 7.143      ;
; 43.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 7.000      ;
; 43.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 6.892      ;
; 43.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.629      ;
; 43.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.503      ;
; 43.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.494      ;
; 43.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.472      ;
; 43.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.397      ;
; 43.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.377      ;
; 44.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.161      ;
; 44.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.117      ;
; 44.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.055      ;
; 44.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.848      ;
; 44.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.532      ;
; 44.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 5.426      ;
; 44.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.444      ;
; 44.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 5.389      ;
; 45.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 4.328      ;
; 45.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 4.245      ;
; 46.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.853      ;
; 46.461 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.723      ;
; 46.480 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|sr[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.714      ;
; 46.543 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.641      ;
; 46.550 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.634      ;
; 46.592 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.592      ;
; 47.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.054      ;
; 47.204 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.980      ;
; 47.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.945      ;
; 47.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.713      ;
; 47.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.595      ;
; 47.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.494      ;
; 47.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.495      ;
; 47.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.410      ;
; 47.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.366      ;
; 48.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.065      ;
; 48.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.007      ;
; 48.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 1.875      ;
; 48.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 1.873      ;
; 49.482 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 0.710      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.536      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.281      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.138      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.030      ;
; 93.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.962      ;
; 94.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.843      ;
; 94.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.842      ;
; 94.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.840      ;
; 94.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.689      ;
; 94.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.711      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 87.726 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.316     ; 11.953     ;
; 87.772 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.316     ; 11.907     ;
; 87.938 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.316     ; 11.741     ;
; 87.944 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.316     ; 11.735     ;
; 87.959 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.316     ; 11.720     ;
; 87.964 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.316     ; 11.715     ;
; 88.499 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.075     ; 11.421     ;
; 88.961 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.075     ; 10.959     ;
; 89.026 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.075     ; 10.894     ;
; 89.105 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 10.821     ;
; 90.078 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.070     ; 9.847      ;
; 90.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.075     ; 9.723      ;
; 90.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 9.663      ;
; 90.377 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 9.549      ;
; 90.389 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.613      ;
; 90.435 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.567      ;
; 90.445 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.029     ; 9.554      ;
; 90.491 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.029     ; 9.508      ;
; 90.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.417      ;
; 90.590 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 9.336      ;
; 90.597 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.029     ; 9.402      ;
; 90.607 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.395      ;
; 90.622 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.380      ;
; 90.623 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.029     ; 9.376      ;
; 90.628 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.374      ;
; 90.631 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.371      ;
; 90.652 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.350      ;
; 90.663 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.029     ; 9.336      ;
; 90.678 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.029     ; 9.321      ;
; 90.726 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.276      ;
; 90.737 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.265      ;
; 90.763 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.239      ;
; 90.768 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.076     ; 9.151      ;
; 90.772 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.230      ;
; 90.773 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.070     ; 9.152      ;
; 90.779 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 9.147      ;
; 90.803 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.199      ;
; 90.805 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.070     ; 9.120      ;
; 90.818 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.184      ;
; 90.834 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.070     ; 9.091      ;
; 90.872 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 9.054      ;
; 90.944 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.058      ;
; 90.959 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.043      ;
; 90.965 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.037      ;
; 90.983 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.070     ; 8.942      ;
; 90.989 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 9.013      ;
; 91.073 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 8.853      ;
; 91.081 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 8.921      ;
; 91.082 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 8.844      ;
; 91.127 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 8.875      ;
; 91.136 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[1]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.070     ; 8.789      ;
; 91.162 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.248      ; 9.081      ;
; 91.193 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.187      ; 9.022      ;
; 91.210 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 8.716      ;
; 91.233 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 8.769      ;
; 91.259 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 8.743      ;
; 91.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 8.703      ;
; 91.302 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.069     ; 8.624      ;
; 91.314 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 8.688      ;
; 91.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.248      ; 8.885      ;
; 91.499 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.248      ; 8.744      ;
; 91.574 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.070     ; 8.351      ;
; 91.624 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.248      ; 8.619      ;
; 91.629 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 8.373      ;
; 91.655 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.187      ; 8.560      ;
; 91.675 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.007      ; 8.327      ;
; 91.689 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.248      ; 8.554      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.696 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.201      ;
; 91.720 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.187      ; 8.495      ;
; 91.739 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.193      ; 8.482      ;
; 91.742 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.155      ;
; 91.742 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.155      ;
; 91.742 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.155      ;
; 91.742 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.155      ;
; 91.742 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.155      ;
; 91.742 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.155      ;
; 91.742 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.155      ;
; 91.742 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.032     ; 8.155      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.242 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[13]                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram31|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.388      ; 0.817      ;
; 0.253 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[8]                                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram12|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.388      ; 0.828      ;
; 0.284 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.379      ; 0.850      ;
; 0.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.379      ; 0.860      ;
; 0.300 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.870      ;
; 0.301 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.871      ;
; 0.303 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.873      ;
; 0.303 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 0.874      ;
; 0.305 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.875      ;
; 0.306 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.876      ;
; 0.308 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[11]                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram32|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.382      ; 0.877      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.388      ; 0.887      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 0.883      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo|wr_ptr[3]                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_usg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 0.878      ;
; 0.314 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.884      ;
; 0.316 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 0.887      ;
; 0.318 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.888      ;
; 0.321 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.891      ;
; 0.321 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 0.886      ;
; 0.322 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[6]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.892      ;
; 0.322 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.379      ; 0.888      ;
; 0.324 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[7]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.894      ;
; 0.326 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[14]                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram32|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.387      ; 0.900      ;
; 0.326 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 0.891      ;
; 0.326 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 0.891      ;
; 0.327 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.379      ; 0.893      ;
; 0.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.379      ; 0.894      ;
; 0.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.900      ;
; 0.331 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 0.896      ;
; 0.333 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[5]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.903      ;
; 0.336 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|writedata[30]                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.385      ; 0.908      ;
; 0.337 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_st_data[30]                                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.907      ;
; 0.339 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_mem_baddr[10]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.909      ;
; 0.339 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.388      ; 0.914      ;
; 0.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.910      ;
; 0.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.911      ;
; 0.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.382      ; 0.910      ;
; 0.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.911      ;
; 0.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|writedata[31]                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.385      ; 0.913      ;
; 0.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 0.906      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.577      ;
; 0.345 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.580      ;
; 0.346 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]~_Duplicate_1                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.580      ;
; 0.346 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.580      ;
; 0.346 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 0.580      ;
; 0.347 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[7]                                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram22|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.382      ; 0.916      ;
; 0.347 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.917      ;
; 0.347 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 0.912      ;
; 0.350 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.388      ; 0.925      ;
; 0.352 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[10]                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram31|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.385      ; 0.924      ;
; 0.353 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[4]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.923      ;
; 0.355 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.383      ; 0.925      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_read                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0|DE0_Nano_SOPC_epcs_flash_controller_0_sub:the_DE0_Nano_SOPC_epcs_flash_controller_0_sub|ROE                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0|DE0_Nano_SOPC_epcs_flash_controller_0_sub:the_DE0_Nano_SOPC_epcs_flash_controller_0_sub|ROE                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][112]                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][112]                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[6]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[5]                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[10]                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[1]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[4]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[3]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[2]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|W_debug_mode                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_count[2]                                                                                                                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_count[0]                                                                                                                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_next.010000000                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000100000                                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.100000000                                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.064      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.874      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.874      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.868      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.879      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.892      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.595      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.601      ;
; 0.477 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.696      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.703      ;
; 0.499 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.718      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.736      ;
; 0.518 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.738      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.742      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.745      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.745      ;
; 0.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.754      ;
; 0.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 1.129      ;
; 0.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 1.134      ;
; 0.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 1.137      ;
; 0.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 1.139      ;
; 0.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 1.149      ;
; 0.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 1.152      ;
; 0.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 1.154      ;
; 0.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 1.154      ;
; 0.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 1.167      ;
; 0.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 1.167      ;
; 0.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 1.165      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 1.172      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 1.176      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 1.172      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 1.181      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 1.177      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.840      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 1.178      ;
; 0.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 1.192      ;
; 0.631 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.850      ;
; 0.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 1.188      ;
; 0.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 1.191      ;
; 0.641 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.859      ;
; 0.652 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.871      ;
; 0.655 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.874      ;
; 0.661 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.880      ;
; 0.680 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.898      ;
; 0.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.908      ;
; 0.691 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.910      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.919      ;
; 0.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.956      ;
; 0.720 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.939      ;
; 0.728 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.595      ;
; 0.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.947      ;
; 0.732 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.949      ;
; 0.734 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.951      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.978      ;
; 0.740 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.959      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.985      ;
; 0.743 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.961      ;
; 0.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.989      ;
; 0.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 1.335      ;
; 0.751 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.970      ;
; 0.758 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.975      ;
; 0.758 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.977      ;
; 0.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 0.975      ;
; 0.759 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.977      ;
; 0.760 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.978      ;
; 0.761 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.978      ;
; 0.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.988      ;
; 0.769 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.987      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.591      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|timeout_occurred                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|timeout_occurred                                                                                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.593      ;
; 0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.594      ;
; 0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.594      ;
; 0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.594      ;
; 0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.596      ;
; 0.369 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[2]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.589      ;
; 0.371 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.606      ;
; 0.372 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.606      ;
; 0.373 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.592      ;
; 0.376 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[3]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.596      ;
; 0.377 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[0]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[1]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[1]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[0]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[2]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[2]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[3]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[3]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.601      ;
; 0.382 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.602      ;
; 0.387 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.607      ;
; 0.388 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.608      ;
; 0.389 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.609      ;
; 0.394 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.614      ;
; 0.405 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.625      ;
; 0.412 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.632      ;
; 0.412 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.632      ;
; 0.415 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.635      ;
; 0.416 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.636      ;
; 0.417 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.637      ;
; 0.418 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.638      ;
; 0.418 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.638      ;
; 0.421 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.641      ;
; 0.475 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.709      ;
; 0.475 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.709      ;
; 0.477 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[3]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[3]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.697      ;
; 0.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.735      ;
; 0.502 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.736      ;
; 0.503 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.737      ;
; 0.516 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[9]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[5]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.751      ;
; 0.518 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[15]                                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 0.738      ;
; 0.519 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 0.738      ;
; 0.553 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.077      ; 0.787      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.594      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.367 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.601      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.373 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[9]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.880      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.883      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.216 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.086     ; 5.596      ;
; 4.216 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.087     ; 5.595      ;
; 4.216 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.086     ; 5.596      ;
; 4.217 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.090     ; 5.591      ;
; 4.217 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.090     ; 5.591      ;
; 4.217 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.088     ; 5.593      ;
; 4.217 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.088     ; 5.593      ;
; 4.217 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.089     ; 5.592      ;
; 4.217 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.087     ; 5.594      ;
; 4.227 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.103     ; 5.570      ;
; 4.227 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.103     ; 5.570      ;
; 4.231 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.089     ; 5.578      ;
; 4.231 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.089     ; 5.578      ;
; 4.233 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.111     ; 5.556      ;
; 4.241 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.103     ; 5.556      ;
; 4.250 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.105     ; 5.545      ;
; 4.250 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.108     ; 5.542      ;
; 4.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[4]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.076     ; 5.576      ;
; 4.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[10]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.076     ; 5.576      ;
; 4.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[11]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.076     ; 5.576      ;
; 4.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[3]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 5.585      ;
; 4.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[12]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 5.585      ;
; 4.354 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[14]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.065     ; 5.576      ;
; 4.354 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[13]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.065     ; 5.576      ;
; 4.354 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[19]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.065     ; 5.576      ;
; 4.354 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[21]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.065     ; 5.576      ;
; 4.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_actual_tag[2]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.074     ; 5.564      ;
; 4.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_tag[2]                                                                                                                                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.080     ; 5.558      ;
; 4.387 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.063     ; 5.545      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.513 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.054      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
; 4.524 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.065      ; 5.344      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.965 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.975      ;
; 17.965 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.975      ;
; 18.114 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.824      ;
; 18.114 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.824      ;
; 18.114 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.824      ;
; 18.114 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.824      ;
; 18.114 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.824      ;
; 18.114 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.824      ;
; 18.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.639      ;
; 18.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.639      ;
; 18.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.639      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.604      ;
; 18.496 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.435      ;
; 18.496 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.435      ;
; 18.496 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.435      ;
; 18.496 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.435      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.399      ;
; 18.620 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.314      ;
; 98.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.063     ; 1.604      ;
; 98.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.061     ; 1.399      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.591      ;
; 47.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.592      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.345      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.348      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.346      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.349      ;
; 96.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.353      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.343      ;
; 96.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.339      ;
; 96.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.339      ;
; 96.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.339      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.352      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.352      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.352      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.352      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.352      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.352      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.352      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.352      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.355      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.355      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.355      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.355      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.355      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.355      ;
; 96.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.355      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.177      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.177      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.177      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.177      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.898 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.091     ; 3.006      ;
; 96.898 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; io_clk       ; io_clk      ; 100.000      ; -0.091     ; 3.006      ;
; 96.898 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; io_clk       ; io_clk      ; 100.000      ; -0.091     ; 3.006      ;
; 96.898 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; io_clk       ; io_clk      ; 100.000      ; -0.091     ; 3.006      ;
; 96.898 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; io_clk       ; io_clk      ; 100.000      ; -0.091     ; 3.006      ;
; 96.898 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; io_clk       ; io_clk      ; 100.000      ; -0.091     ; 3.006      ;
; 96.898 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; io_clk       ; io_clk      ; 100.000      ; -0.091     ; 3.006      ;
; 96.912 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.080     ; 3.003      ;
; 96.912 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.080     ; 3.003      ;
; 96.912 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.080     ; 3.003      ;
; 96.912 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[3]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.080     ; 3.003      ;
; 96.912 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.080     ; 3.003      ;
; 96.912 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.080     ; 3.003      ;
; 96.912 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.080     ; 3.003      ;
; 96.918 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 100.000      ; -0.090     ; 2.987      ;
; 96.918 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 100.000      ; -0.090     ; 2.987      ;
; 96.918 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.090     ; 2.987      ;
; 96.918 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.090     ; 2.987      ;
; 96.918 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.090     ; 2.987      ;
; 96.918 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.090     ; 2.987      ;
; 96.918 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.090     ; 2.987      ;
; 96.918 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.090     ; 2.987      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.168      ; 2.953      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.003      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.269      ; 3.002      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.268      ; 3.000      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.270      ; 3.002      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.270      ; 3.002      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.270      ; 3.002      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.268      ; 3.000      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.268      ; 3.000      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.270      ; 3.002      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.268      ; 3.000      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.270      ; 3.002      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.270      ; 3.002      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.270      ; 3.002      ;
; 97.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.268      ; 3.000      ;
; 97.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[3]                                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; 0.238      ; 2.939      ;
; 97.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[2]                                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; 0.238      ; 2.939      ;
; 97.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[1]                                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; 0.238      ; 2.939      ;
; 97.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[0]                                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; 0.238      ; 2.939      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.232      ; 2.932      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[2]                                                                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[18]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[0]                                                                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[0]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[1]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[2]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[3]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[6]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[8]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[13]                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; -0.089     ; 2.608      ;
; 97.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; io_clk       ; io_clk      ; 100.000      ; -0.085     ; 2.611      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.939   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.157      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.049   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.268      ;
; 1.080   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.296      ;
; 1.080   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.296      ;
; 1.080   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.296      ;
; 1.080   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.296      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.260   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.476      ;
; 1.285   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.502      ;
; 1.285   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.502      ;
; 1.285   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.502      ;
; 1.464   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.687      ;
; 1.464   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.687      ;
; 1.464   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.687      ;
; 1.464   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.687      ;
; 1.464   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.687      ;
; 1.464   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.687      ;
; 1.572   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.797      ;
; 1.572   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.797      ;
; 101.029 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.062      ; 1.268      ;
; 101.240 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.059      ; 1.476      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.406      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.406      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.406      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.406      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.406      ;
; 1.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.406      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.683      ;
; 1.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.709      ;
; 1.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.709      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.710      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.746      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.746      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.746      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.746      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.743      ;
; 1.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.765      ;
; 1.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.765      ;
; 1.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.765      ;
; 1.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.765      ;
; 1.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.773      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.776      ;
; 1.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.814      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.970      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.970      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.970      ;
; 1.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.192      ;
; 2.021 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.239      ;
; 2.021 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.239      ;
; 2.021 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.239      ;
; 2.021 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.239      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.342      ;
; 2.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.364      ;
; 2.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.364      ;
; 2.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.364      ;
; 2.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.396      ;
; 2.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.396      ;
; 2.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.396      ;
; 2.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.396      ;
; 2.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.396      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
; 2.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.475      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.834 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.428      ; 2.419      ;
; 1.834 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.428      ; 2.419      ;
; 1.834 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.428      ; 2.419      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[3]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.408      ; 2.744      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[2]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.408      ; 2.744      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[1]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.408      ; 2.744      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[0]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.408      ; 2.744      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.402      ; 2.738      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[4]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[0]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[3]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[30]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[14]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[13]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[29]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[28]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[12]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[27]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[11]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[10]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[26]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                              ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[7]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[6]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[5]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[4]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[3]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                    ; io_clk       ; io_clk      ; 0.000        ; 0.066      ; 2.420      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                    ; io_clk       ; io_clk      ; 0.000        ; 0.066      ; 2.420      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.071      ; 2.425      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.426      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[16]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[17]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[18]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[19]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[20]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[21]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[22]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[23]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[24]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[25]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[26]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[27]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[28]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[29]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[30]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[31]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.069      ; 2.423      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[14]                                                                                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[13]                                                                                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[12]                                                                                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[11]                                                                                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[5]                                                                                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.070      ; 2.424      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[3]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.066      ; 2.420      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[3]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.066      ; 2.420      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|readdata[3]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.066      ; 2.420      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[1]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.066      ; 2.420      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[1]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.066      ; 2.420      ;
; 2.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|readdata[1]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.066      ; 2.420      ;
; 2.198 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.427      ;
; 2.198 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[2]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.072      ; 2.427      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.988 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.579      ;
; 2.988 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.579      ;
; 2.988 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.579      ;
; 2.988 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.579      ;
; 2.989 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.431      ; 3.577      ;
; 3.004 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.417      ; 3.578      ;
; 3.243 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[9]                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.461      ; 3.861      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.857      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.857      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[4]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.857      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.857      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.857      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.857      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.857      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.434      ; 3.857      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|wait_latency_counter[1]                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.438      ; 3.861      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.438      ; 3.861      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.441      ; 3.864      ;
; 3.266 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.441      ; 3.864      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.433      ; 3.857      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[0]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.439      ; 3.863      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[2]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.439      ; 3.863      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[3]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.439      ; 3.863      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.439      ; 3.863      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[1]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.439      ; 3.863      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.438      ; 3.862      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.438      ; 3.862      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.438      ; 3.862      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.438      ; 3.862      ;
; 3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|stateZero                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.439      ; 3.863      ;
; 3.280 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.430      ; 3.867      ;
; 3.280 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.430      ; 3.867      ;
; 3.280 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.430      ; 3.867      ;
; 3.280 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.430      ; 3.867      ;
; 3.280 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.430      ; 3.867      ;
; 3.281 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 3.860      ;
; 3.281 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 3.860      ;
; 3.285 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.427      ; 3.869      ;
; 3.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[10]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.413      ; 3.865      ;
; 3.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[12]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.413      ; 3.865      ;
; 3.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[13]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.413      ; 3.865      ;
; 3.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[11]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.413      ; 3.865      ;
; 3.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[15]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.413      ; 3.865      ;
; 3.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[14]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.413      ; 3.865      ;
; 3.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[8]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.413      ; 3.865      ;
; 3.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[9]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.413      ; 3.865      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.857      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.390      ; 3.854      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.583      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.583      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.583      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.583      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.583      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.085      ; 3.582      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.100000000                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.085      ; 3.582      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|f_pop                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.085      ; 3.582      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.081      ; 3.578      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.081      ; 3.578      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.081      ; 3.578      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.081      ; 3.578      ;
; 3.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000010                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.085      ; 3.582      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.084      ; 3.582      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.584      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_next.000010000                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.584      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_next.000001000                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.584      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000010000                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.085      ; 3.583      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000001000                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.085      ; 3.583      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.584      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000001                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.584      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module|entries[1]                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.080      ; 3.578      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module|rd_address                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.080      ; 3.578      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module|entries[0]                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.080      ; 3.578      ;
; 3.341 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.086      ; 3.584      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.261
Worst Case Available Settling Time: 13.184 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 71.21 MHz  ; 71.21 MHz       ; altera_reserved_tck ;      ;
; 73.72 MHz  ; 73.72 MHz       ; cpu_clk             ;      ;
; 89.73 MHz  ; 89.73 MHz       ; io_clk              ;      ;
; 204.58 MHz ; 204.58 MHz      ; CLOCK_50            ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; -3.564 ; -18.977       ;
; CLOCK_50            ; 5.619  ; 0.000         ;
; altera_reserved_tck ; 42.979 ; 0.000         ;
; io_clk              ; 88.855 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cpu_clk             ; 0.241 ; 0.000         ;
; CLOCK_50            ; 0.292 ; 0.000         ;
; altera_reserved_tck ; 0.311 ; 0.000         ;
; io_clk              ; 0.312 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; 4.853  ; 0.000         ;
; CLOCK_50            ; 18.191 ; 0.000         ;
; altera_reserved_tck ; 47.896 ; 0.000         ;
; io_clk              ; 97.259 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.847 ; 0.000         ;
; altera_reserved_tck ; 1.082 ; 0.000         ;
; io_clk              ; 1.630 ; 0.000         ;
; cpu_clk             ; 2.700 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; cpu_clk             ; 4.718  ; 0.000             ;
; CLOCK_50            ; 9.490  ; 0.000             ;
; altera_reserved_tck ; 49.446 ; 0.000             ;
; io_clk              ; 49.740 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.564 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.023     ; 5.521      ;
; -3.540 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.023     ; 5.497      ;
; -3.498 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.452      ;
; -3.490 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.444      ;
; -3.466 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.023     ; 5.423      ;
; -3.404 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[3]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.029     ; 5.355      ;
; -3.374 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.023     ; 5.331      ;
; -3.366 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.320      ;
; -3.350 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.023     ; 5.307      ;
; -3.324 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[9]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.278      ;
; -3.318 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[4]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.029     ; 5.269      ;
; -3.315 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[2]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.028     ; 5.267      ;
; -3.314 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[7]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.016     ; 5.278      ;
; -3.309 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[8]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.016     ; 5.273      ;
; -3.308 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.262      ;
; -3.303 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[15]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.023     ; 5.260      ;
; -3.301 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[2]                                                                            ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.255      ;
; -3.301 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[1]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.024     ; 5.257      ;
; -3.300 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.254      ;
; -3.276 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                            ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.230      ;
; -3.276 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[5]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.230      ;
; -3.276 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.023     ; 5.233      ;
; -3.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[0]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.221      ;
; -3.219 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[3]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.028     ; 5.171      ;
; -3.214 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[3]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.029     ; 5.165      ;
; -3.214 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                        ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.028     ; 5.166      ;
; -3.209 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.163      ;
; -3.196 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[10]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.150      ;
; -3.181 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[0]                                                                              ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.024     ; 5.137      ;
; -3.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.130      ;
; -3.149 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[6]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.016     ; 5.113      ;
; -3.134 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[9]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.088      ;
; -3.131 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[2]                                                                               ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.085      ;
; -3.128 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[4]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.029     ; 5.079      ;
; -3.125 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[2]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.028     ; 5.077      ;
; -3.124 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[7]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.016     ; 5.088      ;
; -3.119 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[8]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.016     ; 5.083      ;
; -3.113 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[15]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.023     ; 5.070      ;
; -3.111 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[2]                                                                            ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.065      ;
; -3.111 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[1]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.024     ; 5.067      ;
; -3.086 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                            ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.040      ;
; -3.086 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[5]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.040      ;
; -3.077 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[0]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 5.031      ;
; -3.029 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[3]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.028     ; 4.981      ;
; -3.024 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                        ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.028     ; 4.976      ;
; -3.019 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 4.973      ;
; -3.006 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[10]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 4.960      ;
; -2.991 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[0]                                                                              ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.024     ; 4.947      ;
; -2.959 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[6]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.016     ; 4.923      ;
; -2.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[2]                                                                               ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.026     ; 4.895      ;
; -2.899 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|rst1                                                   ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.019     ; 4.860      ;
; -2.731 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                           ; LT24_ADC_CS_N                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.346     ; 4.365      ;
; -2.669 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                  ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.018     ; 4.631      ;
; -2.603 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|rst1                                                   ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.019     ; 4.564      ;
; -2.554 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|spi_slave_select_reg[0]                                                                                ; LT24_ADC_CS_N                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.022     ; 4.512      ;
; -2.515 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                  ; LT24_CS_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.018     ; 4.477      ;
; -2.481 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|stateZero                                                                                              ; LT24_ADC_CS_N                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.347     ; 4.114      ;
; -2.463 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SSO_reg                                                                                                ; LT24_ADC_CS_N                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.020     ; 4.423      ;
; -2.439 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|wait_latency_counter[0] ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.018     ; 4.401      ;
; -2.289 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|wait_latency_counter[1] ; LT24_WR_N                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -3.018     ; 4.251      ;
; -2.124 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]                                                                            ; LT24_RS                                                                                                    ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.994     ; 4.110      ;
; -0.429 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n|data_out                                                                                                       ; LT24_RESET_N                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.988     ; 2.421      ;
; -0.427 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[12]                                                                                                                ; LT24_D[12]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.986     ; 2.421      ;
; -0.427 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[10]                                                                                                                ; LT24_D[10]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.986     ; 2.421      ;
; -0.427 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                                                                                                 ; LT24_D[9]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.986     ; 2.421      ;
; -0.422 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[14]                                                                                                                ; LT24_D[14]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.981     ; 2.421      ;
; -0.419 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                                                                                                ; LT24_D[11]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.978     ; 2.421      ;
; -0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[15]                                                                                                                ; LT24_D[15]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.998     ; 2.342      ;
; -0.360 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]                                                                                                                 ; LT24_D[5]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.998     ; 2.342      ;
; -0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[8]                                                                                                                 ; LT24_D[8]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.997     ; 2.342      ;
; -0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|shift_reg[7]                                                                                           ; LT24_ADC_DIN                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.997     ; 2.342      ;
; -0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg                                                                                               ; LT24_ADC_DCLK                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.997     ; 2.342      ;
; -0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[7]                                                                                                                 ; LT24_D[7]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.996     ; 2.342      ;
; -0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[3]                                                                                                                 ; LT24_D[3]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.995     ; 2.342      ;
; -0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[2]                                                                                                                 ; LT24_D[2]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.995     ; 2.342      ;
; -0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[6]                                                                                                                 ; LT24_D[6]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.994     ; 2.342      ;
; -0.356 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[4]                                                                                                                 ; LT24_D[4]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.994     ; 2.342      ;
; -0.355 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                                                                                                 ; LT24_D[1]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.993     ; 2.342      ;
; -0.355 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[0]                                                                                                                 ; LT24_D[0]                                                                                                  ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.993     ; 2.342      ;
; -0.342 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[13]                                                                                                                ; LT24_D[13]                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.984     ; 2.338      ;
; 0.414  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 9.422      ;
; 0.438  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 9.398      ;
; 0.474  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.084     ; 9.347      ;
; 0.498  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.084     ; 9.323      ;
; 0.507  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 9.329      ;
; 0.512  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 9.324      ;
; 0.527  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.070     ; 9.306      ;
; 0.528  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.070     ; 9.305      ;
; 0.531  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 9.305      ;
; 0.533  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.076     ; 9.296      ;
; 0.535  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.070     ; 9.298      ;
; 0.557  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.076     ; 9.272      ;
; 0.570  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[3]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.073     ; 9.260      ;
; 0.572  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.084     ; 9.249      ;
; 0.587  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.087     ; 9.231      ;
; 0.589  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.087     ; 9.229      ;
; 0.595  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                     ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.087     ; 9.223      ;
; 0.605  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 9.231      ;
; 0.610  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]                                      ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.063     ; 9.230      ;
; 0.620  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.070     ; 9.213      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.619  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 5.909      ;
; 5.623  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 5.905      ;
; 5.651  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 5.877      ;
; 5.654  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 5.874      ;
; 5.670  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 5.858      ;
; 5.685  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 5.843      ;
; 5.705  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 5.819      ;
; 5.709  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 5.815      ;
; 5.737  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 5.787      ;
; 5.740  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 5.784      ;
; 5.756  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 5.768      ;
; 5.771  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 5.753      ;
; 6.524  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[21]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.998      ;
; 6.527  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[12]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.994      ;
; 6.542  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[21]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.976      ;
; 6.582  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[17]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.940      ;
; 6.582  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.304      ; 4.637      ;
; 6.598  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.310      ; 4.627      ;
; 6.600  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[17]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.918      ;
; 6.607  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[18]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.915      ;
; 6.613  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[12]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.904      ;
; 6.616  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.306      ; 4.605      ;
; 6.625  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[18]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.893      ;
; 6.643  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[28]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.879      ;
; 6.644  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.300      ; 4.571      ;
; 6.661  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[28]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.857      ;
; 6.674  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[10]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.847      ;
; 6.675  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 4.853      ;
; 6.681  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[23]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.841      ;
; 6.699  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[23]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.819      ;
; 6.703  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[9]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.818      ;
; 6.731  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.310      ; 4.494      ;
; 6.734  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.304      ; 4.485      ;
; 6.735  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 4.789      ;
; 6.745  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[19]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.777      ;
; 6.749  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.306      ; 4.472      ;
; 6.755  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[16]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.767      ;
; 6.760  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[10]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.757      ;
; 6.763  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[19]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.755      ;
; 6.779  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[26]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.743      ;
; 6.786  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.300      ; 4.429      ;
; 6.789  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[9]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.728      ;
; 6.797  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[26]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.721      ;
; 6.800  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[25]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.722      ;
; 6.818  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[25]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.700      ;
; 6.823  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[24]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.699      ;
; 6.828  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.304      ; 4.391      ;
; 6.837  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[20]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.685      ;
; 6.841  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[24]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.677      ;
; 6.841  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[16]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.677      ;
; 6.855  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[20]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.663      ;
; 6.869  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[29]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.653      ;
; 6.878  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.300      ; 4.337      ;
; 6.879  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.304      ; 4.340      ;
; 6.885  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[4]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.636      ;
; 6.895  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 4.633      ;
; 6.900  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[29]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.618      ;
; 6.927  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.300      ; 4.288      ;
; 6.931  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[13]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.590      ;
; 6.948  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[11]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.573      ;
; 6.953  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[4]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.564      ;
; 6.955  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 4.569      ;
; 6.968  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[31]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.554      ;
; 6.987  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[31]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.531      ;
; 6.994  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.304      ; 4.225      ;
; 7.003  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[7]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.518      ;
; 7.005  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ_DONE                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.620      ; 4.530      ;
; 7.017  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[13]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.500      ;
; 7.017  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[30]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.607      ; 4.505      ;
; 7.029  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[11]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.488      ;
; 7.029  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.300      ; 4.186      ;
; 7.033  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[6]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.488      ;
; 7.037  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[30]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.603      ; 4.481      ;
; 7.063  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[14]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.458      ;
; 7.066  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[7]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.451      ;
; 7.068  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 4.460      ;
; 7.073  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.613      ; 4.455      ;
; 7.086  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 4.438      ;
; 7.098  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[6]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.419      ;
; 7.115  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.609      ; 4.409      ;
; 7.140  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[14]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.377      ;
; 7.147  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[15]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.606      ; 4.374      ;
; 7.210  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[15]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.602      ; 4.307      ;
; 7.257  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[4]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.608      ; 4.266      ;
; 7.275  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[4]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.604      ; 4.244      ;
; 7.364  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[0]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.608      ; 4.159      ;
; 7.365  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[1]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.608      ; 4.158      ;
; 7.387  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[0]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.604      ; 4.132      ;
; 7.396  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[1]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.604      ; 4.123      ;
; 7.440  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_WRITE_DONE                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.611      ; 4.086      ;
; 7.498  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[3]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.608      ; 4.025      ;
; 7.524  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ_DONE                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.619      ; 4.010      ;
; 7.546  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[3]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.604      ; 3.973      ;
; 7.549  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[2]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.608      ; 3.974      ;
; 7.576  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_WRITE_DONE                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.610      ; 3.949      ;
; 7.586  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[2]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.604      ; 3.933      ;
; 15.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.826      ;
; 15.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.826      ;
; 15.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.822      ;
; 15.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.786      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 7.258      ;
; 43.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 7.133      ;
; 43.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 6.568      ;
; 43.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 6.337      ;
; 43.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 6.251      ;
; 44.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 6.139      ;
; 44.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.912      ;
; 44.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.842      ;
; 44.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.786      ;
; 44.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.781      ;
; 44.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.700      ;
; 44.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.653      ;
; 44.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.523      ;
; 44.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.476      ;
; 44.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 5.383      ;
; 45.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.199      ;
; 45.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.911      ;
; 45.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.838      ;
; 45.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.823      ;
; 45.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.790      ;
; 46.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.890      ;
; 46.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.798      ;
; 46.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.434      ;
; 46.895 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.336      ;
; 46.952 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|sr[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.293      ;
; 46.990 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.241      ;
; 46.995 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.236      ;
; 47.035 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.196      ;
; 47.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.721      ;
; 47.557 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.674      ;
; 47.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.636      ;
; 47.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.408      ;
; 47.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.312      ;
; 47.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.228      ;
; 48.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.234      ;
; 48.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.141      ;
; 48.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.102      ;
; 48.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.835      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.778      ;
; 48.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.678      ;
; 48.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.666      ;
; 49.606 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 0.630      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.904      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.638      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.552      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.440      ;
; 94.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.415      ;
; 94.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.234      ;
; 94.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.232      ;
; 94.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.229      ;
; 94.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.096      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.109      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 88.855 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.279     ; 10.861     ;
; 88.856 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.279     ; 10.860     ;
; 89.044 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.279     ; 10.672     ;
; 89.065 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.279     ; 10.651     ;
; 89.073 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.279     ; 10.643     ;
; 89.090 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.279     ; 10.626     ;
; 89.535 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.067     ; 10.393     ;
; 89.921 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.067     ; 10.007     ;
; 89.999 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.067     ; 9.929      ;
; 90.139 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 9.794      ;
; 90.984 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 8.949      ;
; 91.083 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.068     ; 8.844      ;
; 91.122 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.061     ; 8.812      ;
; 91.237 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 8.696      ;
; 91.257 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.748      ;
; 91.258 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.747      ;
; 91.336 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.028     ; 8.656      ;
; 91.337 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.028     ; 8.655      ;
; 91.428 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.061     ; 8.506      ;
; 91.446 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.559      ;
; 91.467 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.538      ;
; 91.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.535      ;
; 91.471 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.534      ;
; 91.475 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.530      ;
; 91.492 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.513      ;
; 91.525 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.028     ; 8.467      ;
; 91.546 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.028     ; 8.446      ;
; 91.554 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.028     ; 8.438      ;
; 91.571 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.028     ; 8.421      ;
; 91.580 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.425      ;
; 91.581 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.424      ;
; 91.622 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 8.311      ;
; 91.644 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 8.289      ;
; 91.646 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 8.287      ;
; 91.648 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.067     ; 8.280      ;
; 91.659 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.346      ;
; 91.665 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 8.268      ;
; 91.678 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.061     ; 8.256      ;
; 91.680 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.325      ;
; 91.688 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.317      ;
; 91.705 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.300      ;
; 91.769 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.236      ;
; 91.790 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.215      ;
; 91.798 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.207      ;
; 91.801 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 8.132      ;
; 91.815 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.190      ;
; 91.871 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 8.062      ;
; 91.880 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.061     ; 8.054      ;
; 91.922 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.083      ;
; 91.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 8.082      ;
; 91.937 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.222      ; 8.280      ;
; 91.965 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[1]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 7.968      ;
; 91.995 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.163      ; 8.188      ;
; 92.004 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.061     ; 7.930      ;
; 92.079 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.061     ; 7.855      ;
; 92.111 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 7.894      ;
; 92.132 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 7.873      ;
; 92.140 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 7.865      ;
; 92.150 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.222      ; 8.067      ;
; 92.157 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.010      ; 7.848      ;
; 92.260 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.222      ; 7.957      ;
; 92.323 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.222      ; 7.894      ;
; 92.350 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.062     ; 7.583      ;
; 92.381 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.163      ; 7.802      ;
; 92.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.222      ; 7.816      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.458 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.450      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
; 92.459 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.030     ; 7.449      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[13]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram31|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 0.757      ;
; 0.248 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[8]                                                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram12|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 0.764      ;
; 0.288 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.338      ; 0.795      ;
; 0.288 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.338      ; 0.795      ;
; 0.292 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.343      ; 0.804      ;
; 0.294 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.343      ; 0.806      ;
; 0.295 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.343      ; 0.807      ;
; 0.298 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.342      ; 0.809      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.343      ; 0.812      ;
; 0.301 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.342      ; 0.812      ;
; 0.302 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.343      ; 0.814      ;
; 0.305 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[11]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram32|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.342      ; 0.816      ;
; 0.306 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.343      ; 0.818      ;
; 0.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]~_Duplicate_1                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]~_Duplicate_1                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.068      ; 0.519      ;
; 0.308 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.344      ; 0.821      ;
; 0.309 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.342      ; 0.820      ;
; 0.310 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.343      ; 0.822      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|wait_latency_counter[1]                                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|wait_latency_counter[1]                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][71]                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][71]                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n|data_out~_Duplicate_1                                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n|data_out~_Duplicate_1                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.343      ; 0.823      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[0]                                                                                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_line[0]                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_active                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_active                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_prevent_refill                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_prevent_refill                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|W_debug_mode                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|W_debug_mode                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.100000000                                                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.100000000                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[12]                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[12]                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[11]                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[11]                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[9]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[9]                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[8]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[8]                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[4]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|data_reg[4]                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator|end_begintransfer                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator|end_begintransfer                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator|burst_stalled                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator|burst_stalled                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_count[0]                                                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_count[0]                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_count[1]                                                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_count[1]                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_count[2]                                                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_count[2]                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0]                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0]                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|scfifo:the_master_to_user_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|scfifo:the_master_to_user_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|scfifo:the_master_to_user_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|scfifo:the_master_to_user_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|scfifo:the_master_to_user_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|scfifo:the_master_to_user_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ                                                                                                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_IDLE                                                                                                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_IDLE                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_read                                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_read                                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                                                                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_stall                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_stall                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.348      ; 0.809      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.806      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.803      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.810      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.826      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.424 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.622      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.628      ;
; 0.451 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.649      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.665      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.667      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.672      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.681      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.686      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.537 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 1.042      ;
; 0.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 1.047      ;
; 0.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.333      ; 1.050      ;
; 0.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.330      ; 1.051      ;
; 0.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 1.062      ;
; 0.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.760      ;
; 0.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.333      ; 1.064      ;
; 0.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.333      ; 1.066      ;
; 0.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 1.069      ;
; 0.575 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.773      ;
; 0.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.333      ; 1.078      ;
; 0.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.333      ; 1.079      ;
; 0.578 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.776      ;
; 0.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.330      ; 1.078      ;
; 0.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 1.084      ;
; 0.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.330      ; 1.085      ;
; 0.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 1.091      ;
; 0.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 1.091      ;
; 0.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.330      ; 1.088      ;
; 0.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.330      ; 1.089      ;
; 0.591 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.790      ;
; 0.596 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.796      ;
; 0.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 1.101      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 1.101      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.330      ; 1.099      ;
; 0.602 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.801      ;
; 0.611 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.809      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.823      ;
; 0.631 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.831      ;
; 0.633 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.832      ;
; 0.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.877      ;
; 0.656 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.854      ;
; 0.657 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.261     ; 0.540      ;
; 0.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.860      ;
; 0.670 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.868      ;
; 0.672 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.870      ;
; 0.672 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.870      ;
; 0.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.895      ;
; 0.674 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.873      ;
; 0.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.902      ;
; 0.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.904      ;
; 0.685 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.884      ;
; 0.688 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.887      ;
; 0.688 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.886      ;
; 0.689 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.887      ;
; 0.695 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.893      ;
; 0.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.896      ;
; 0.701 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.896      ;
; 0.702 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.899      ;
; 0.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 1.231      ;
; 0.707 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.904      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.326 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.530      ;
; 0.333 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.546      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[9]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|timeout_occurred                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|timeout_occurred                                                                                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.519      ;
; 0.324 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.535      ;
; 0.325 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.068      ; 0.537      ;
; 0.326 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.537      ;
; 0.326 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.068      ; 0.539      ;
; 0.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.068      ; 0.540      ;
; 0.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[2]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.529      ;
; 0.332 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.543      ;
; 0.332 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.543      ;
; 0.336 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[3]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[0]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[1]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.054      ; 0.538      ;
; 0.342 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[1]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[0]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[2]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[2]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[3]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[3]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.054      ; 0.546      ;
; 0.358 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.558      ;
; 0.367 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.566      ;
; 0.371 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.570      ;
; 0.372 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.571      ;
; 0.372 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.571      ;
; 0.373 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.572      ;
; 0.374 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.573      ;
; 0.380 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.579      ;
; 0.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.582      ;
; 0.421 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.632      ;
; 0.423 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.634      ;
; 0.431 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[3]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[3]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.630      ;
; 0.453 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.664      ;
; 0.454 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.665      ;
; 0.455 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.666      ;
; 0.466 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[9]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.677      ;
; 0.467 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[5]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[15]                                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.055      ; 0.667      ;
; 0.469 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.054      ; 0.667      ;
; 0.497 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.067      ; 0.708      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.853 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.080     ; 4.970      ;
; 4.853 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.080     ; 4.970      ;
; 4.853 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.081     ; 4.969      ;
; 4.853 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.077     ; 4.973      ;
; 4.853 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.079     ; 4.971      ;
; 4.853 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.078     ; 4.972      ;
; 4.853 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.077     ; 4.973      ;
; 4.854 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.081     ; 4.968      ;
; 4.854 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.081     ; 4.968      ;
; 4.866 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.081     ; 4.956      ;
; 4.866 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.081     ; 4.956      ;
; 4.872 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.090     ; 4.943      ;
; 4.872 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.090     ; 4.943      ;
; 4.876 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.098     ; 4.931      ;
; 4.883 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.090     ; 4.932      ;
; 4.889 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.095     ; 4.921      ;
; 4.890 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.092     ; 4.923      ;
; 4.975 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[4]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 4.953      ;
; 4.975 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[10]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 4.953      ;
; 4.975 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[11]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.067     ; 4.953      ;
; 4.975 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[3]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.060     ; 4.960      ;
; 4.975 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[12]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.060     ; 4.960      ;
; 4.985 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[14]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 4.953      ;
; 4.985 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[13]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 4.953      ;
; 4.985 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[19]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 4.953      ;
; 4.985 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[21]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 4.953      ;
; 4.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_actual_tag[2]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.064     ; 4.935      ;
; 4.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_tag[2]                                                                                                                                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.070     ; 4.929      ;
; 5.021 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.054     ; 4.920      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.115 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.036      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
; 5.123 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.044      ; 4.740      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.191 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.756      ;
; 18.191 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.756      ;
; 18.297 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.297 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.297 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.297 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.297 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.297 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.474 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.464      ;
; 18.474 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.464      ;
; 18.474 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.464      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.437      ;
; 18.660 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.277      ;
; 18.660 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.277      ;
; 18.660 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.277      ;
; 18.660 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.277      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.248      ;
; 18.771 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.170      ;
; 98.501 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.057     ; 1.437      ;
; 98.694 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.053     ; 1.248      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.327      ;
; 47.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.320      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.996      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.999      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.997      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.000      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.993      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.993      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.993      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.993      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.993      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.993      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.993      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.993      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.002      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.993      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.989      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.989      ;
; 96.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.989      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.004      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.004      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.004      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.004      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.004      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.004      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.004      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.001      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.001      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.001      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.001      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.001      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.001      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.001      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.001      ;
; 97.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.856      ;
; 97.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.856      ;
; 97.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.856      ;
; 97.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.856      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.259 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.082     ; 2.654      ;
; 97.259 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; io_clk       ; io_clk      ; 100.000      ; -0.082     ; 2.654      ;
; 97.259 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; io_clk       ; io_clk      ; 100.000      ; -0.082     ; 2.654      ;
; 97.259 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; io_clk       ; io_clk      ; 100.000      ; -0.082     ; 2.654      ;
; 97.259 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; io_clk       ; io_clk      ; 100.000      ; -0.082     ; 2.654      ;
; 97.259 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; io_clk       ; io_clk      ; 100.000      ; -0.082     ; 2.654      ;
; 97.259 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; io_clk       ; io_clk      ; 100.000      ; -0.082     ; 2.654      ;
; 97.273 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.072     ; 2.650      ;
; 97.273 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.072     ; 2.650      ;
; 97.273 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.072     ; 2.650      ;
; 97.273 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[3]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.072     ; 2.650      ;
; 97.273 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.072     ; 2.650      ;
; 97.273 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.072     ; 2.650      ;
; 97.273 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.072     ; 2.650      ;
; 97.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 100.000      ; -0.081     ; 2.636      ;
; 97.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 100.000      ; -0.081     ; 2.636      ;
; 97.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.081     ; 2.636      ;
; 97.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.081     ; 2.636      ;
; 97.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.081     ; 2.636      ;
; 97.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.081     ; 2.636      ;
; 97.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.081     ; 2.636      ;
; 97.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.081     ; 2.636      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.146      ; 2.614      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.650      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.239      ; 2.648      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.242      ; 2.651      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.242      ; 2.651      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.242      ; 2.651      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.239      ; 2.648      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.239      ; 2.648      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.242      ; 2.651      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.239      ; 2.648      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.242      ; 2.651      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.242      ; 2.651      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.242      ; 2.651      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.239      ; 2.648      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.586 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.240      ; 2.649      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.075     ; 2.307      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[0]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.076     ; 2.306      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[2]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.075     ; 2.307      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[1]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.075     ; 2.307      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[0]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.075     ; 2.307      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.207      ; 2.589      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.207      ; 2.589      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.207      ; 2.589      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.207      ; 2.589      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.207      ; 2.589      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; io_clk       ; io_clk      ; 100.000      ; -0.076     ; 2.306      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.076     ; 2.306      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; io_clk       ; io_clk      ; 100.000      ; -0.076     ; 2.306      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.076     ; 2.306      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.076     ; 2.306      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; io_clk       ; io_clk      ; 100.000      ; -0.076     ; 2.306      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[25]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[9]                                                                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[24]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[8]                                                                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[7]                                                                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[23]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[2]                                                                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[18]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
; 97.613 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[17]                                                                                                                                          ; io_clk       ; io_clk      ; 100.000      ; -0.079     ; 2.303      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.847   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.045      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.981   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.175      ;
; 0.981   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.175      ;
; 0.981   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.175      ;
; 0.981   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.175      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.145   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.340      ;
; 1.174   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.370      ;
; 1.174   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.370      ;
; 1.174   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.370      ;
; 1.329   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.532      ;
; 1.329   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.532      ;
; 1.329   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.532      ;
; 1.329   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.532      ;
; 1.329   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.532      ;
; 1.329   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.532      ;
; 1.437   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.642      ;
; 1.437   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.642      ;
; 100.932 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.055      ; 1.151      ;
; 101.125 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.051      ; 1.340      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.282      ;
; 1.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.282      ;
; 1.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.282      ;
; 1.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.282      ;
; 1.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.282      ;
; 1.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.282      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.541      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.557      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.557      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.553      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.581      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.590      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.590      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.590      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.590      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.615      ;
; 1.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.649      ;
; 1.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.790      ;
; 1.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.790      ;
; 1.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.790      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.981      ;
; 1.843 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.043      ;
; 1.843 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.043      ;
; 1.843 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.043      ;
; 1.843 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.043      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.150      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.153      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.153      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.153      ;
; 1.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.190      ;
; 1.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.190      ;
; 1.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.190      ;
; 1.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.190      ;
; 1.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.190      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
; 2.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.274      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.630 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.382      ; 2.156      ;
; 1.630 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.382      ; 2.156      ;
; 1.630 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.382      ; 2.156      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[3]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.363      ; 2.447      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[2]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.363      ; 2.447      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[1]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.363      ; 2.447      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[0]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.363      ; 2.447      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.357      ; 2.441      ;
; 1.955 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.162      ;
; 1.955 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.162      ;
; 1.955 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|irq_mask[1]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.162      ;
; 1.955 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|irq_mask[0]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.162      ;
; 1.955 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[4]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[0]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[3]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[31]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[15]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[30]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[14]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[13]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[29]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[28]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[12]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[27]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[11]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[10]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[26]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.061      ; 2.161      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[25]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[9]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[24]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[8]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[7]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[23]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[22]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[6]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[21]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[5]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[20]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[4]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[3]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[19]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.058      ; 2.158      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[2]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[18]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[17]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[1]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[16]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[0]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                              ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.062      ; 2.162      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.063      ; 2.163      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[1]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_is_running                                                                                                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[0]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[3]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[2]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|force_reload                                                                                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[5]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[0]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[1]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[2]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[3]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[4]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[7]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[6]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[10]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[8]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[9]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[11]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[12]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[14]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.060      ; 2.160      ;
; 1.956 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[13]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.059      ; 2.159      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.700 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.233      ;
; 2.700 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.233      ;
; 2.700 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.233      ;
; 2.700 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.233      ;
; 2.700 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.230      ;
; 2.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.372      ; 3.230      ;
; 2.943 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[9]                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 3.503      ;
; 2.967 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|wait_latency_counter[1]                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.392      ; 3.503      ;
; 2.967 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.392      ; 3.503      ;
; 2.967 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.396      ; 3.507      ;
; 2.967 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.396      ; 3.507      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.501      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.501      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[4]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.501      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.501      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.501      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.501      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.501      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.389      ; 3.501      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[0]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.505      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[2]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.505      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[3]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.505      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.505      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[1]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.505      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.392      ; 3.504      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.392      ; 3.504      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.392      ; 3.504      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.392      ; 3.504      ;
; 2.968 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|stateZero                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.393      ; 3.505      ;
; 2.970 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.500      ;
; 2.970 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.500      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.386      ; 3.501      ;
; 2.979 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 3.501      ;
; 2.979 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.378      ; 3.501      ;
; 2.982 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 3.510      ;
; 2.982 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 3.510      ;
; 2.982 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 3.510      ;
; 2.982 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 3.510      ;
; 2.982 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 3.510      ;
; 2.983 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.384      ; 3.511      ;
; 2.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[10]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.367      ; 3.507      ;
; 2.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[12]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.367      ; 3.507      ;
; 2.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[13]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.367      ; 3.507      ;
; 2.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[11]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.367      ; 3.507      ;
; 2.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[15]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.367      ; 3.507      ;
; 2.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[14]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.367      ; 3.507      ;
; 2.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[8]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.367      ; 3.507      ;
; 2.996 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[9]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.367      ; 3.507      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.349      ; 3.500      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.007 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.347      ; 3.498      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.073      ; 3.231      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.073      ; 3.231      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.073      ; 3.231      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.073      ; 3.231      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.073      ; 3.231      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.074      ; 3.232      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.074      ; 3.232      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.074      ; 3.232      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.074      ; 3.232      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.074      ; 3.232      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.074      ; 3.232      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.074      ; 3.232      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_next.000                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_state.001                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_state.000                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_state.011                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_next.101                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_state.101                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_cmd[0]                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_cmd[1]                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_cmd[2]                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.075      ; 3.233      ;
; 3.014 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|za_valid                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.074      ; 3.232      ;
; 3.015 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 3.236      ;
; 3.015 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.077      ; 3.236      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.261
Worst Case Available Settling Time: 13.851 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; -0.670 ; -1.730        ;
; CLOCK_50            ; 6.963  ; 0.000         ;
; altera_reserved_tck ; 45.583 ; 0.000         ;
; io_clk              ; 92.915 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cpu_clk             ; 0.109 ; 0.000         ;
; CLOCK_50            ; 0.145 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
; io_clk              ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; 6.554  ; 0.000         ;
; CLOCK_50            ; 18.802 ; 0.000         ;
; altera_reserved_tck ; 48.854 ; 0.000         ;
; io_clk              ; 98.165 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.515 ; 0.000         ;
; altera_reserved_tck ; 0.647 ; 0.000         ;
; io_clk              ; 1.078 ; 0.000         ;
; cpu_clk             ; 1.748 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; cpu_clk             ; 4.748  ; 0.000             ;
; CLOCK_50            ; 9.209  ; 0.000             ;
; altera_reserved_tck ; 49.297 ; 0.000             ;
; io_clk              ; 49.752 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cpu_clk'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.670 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.610      ;
; -0.659 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.599      ;
; -0.641 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.580      ;
; -0.639 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.578      ;
; -0.615 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.555      ;
; -0.601 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[1]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.541      ;
; -0.579 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[15]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.519      ;
; -0.574 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.514      ;
; -0.572 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[2]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.045     ; 3.507      ;
; -0.569 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[3]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.045     ; 3.504      ;
; -0.563 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.503      ;
; -0.556 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.495      ;
; -0.551 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[9]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.490      ;
; -0.546 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[8]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.490      ;
; -0.545 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.484      ;
; -0.545 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[7]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.489      ;
; -0.543 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[5]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.482      ;
; -0.537 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[2]                                                                            ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.476      ;
; -0.533 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[0]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.473      ;
; -0.532 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.471      ;
; -0.531 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                        ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.044     ; 3.467      ;
; -0.530 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[4]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.045     ; 3.465      ;
; -0.519 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.459      ;
; -0.517 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                            ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.456      ;
; -0.512 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[3]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.045     ; 3.447      ;
; -0.505 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[1]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.445      ;
; -0.499 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[0]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.438      ;
; -0.485 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[5]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.424      ;
; -0.483 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[15]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.423      ;
; -0.476 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[2]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.045     ; 3.411      ;
; -0.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[10]                                                                              ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.409      ;
; -0.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[3]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.045     ; 3.405      ;
; -0.470 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[2]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.409      ;
; -0.460 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.399      ;
; -0.455 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[9]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.394      ;
; -0.450 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[8]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.394      ;
; -0.449 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[7]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.393      ;
; -0.441 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[2]                                                                            ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.380      ;
; -0.437 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[0]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.040     ; 3.377      ;
; -0.436 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.375      ;
; -0.435 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_write                                                                                                                        ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.044     ; 3.371      ;
; -0.431 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[4]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.045     ; 3.366      ;
; -0.418 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                            ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.357      ;
; -0.416 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[3]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.045     ; 3.351      ;
; -0.407 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[6]                                                                               ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.351      ;
; -0.403 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[0]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.342      ;
; -0.391 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|rst1                                                   ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.335      ;
; -0.386 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[5]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.325      ;
; -0.374 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[10]                                                                              ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.313      ;
; -0.374 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[2]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.041     ; 3.313      ;
; -0.311 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[6]                                                                               ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.255      ;
; -0.278 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]                                                                            ; LT24_RS                                                                ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.020     ; 3.238      ;
; -0.208 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                           ; LT24_ADC_CS_N                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.234     ; 2.954      ;
; -0.178 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|rst1                                                   ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.122      ;
; -0.172 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|spi_slave_select_reg[0]                                                                                ; LT24_ADC_CS_N                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.039     ; 3.113      ;
; -0.157 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                  ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.101      ;
; -0.086 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|stateZero                                                                                              ; LT24_ADC_CS_N                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.235     ; 2.831      ;
; -0.067 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                  ; LT24_CS_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 3.011      ;
; -0.054 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|wait_latency_counter[0] ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 2.998      ;
; -0.043 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SSO_reg                                                                                                ; LT24_ADC_CS_N                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.038     ; 2.985      ;
; 0.055  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|wait_latency_counter[1] ; LT24_WR_N                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.036     ; 2.889      ;
; 1.191  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n|data_out                                                                                                       ; LT24_RESET_N                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.015     ; 1.774      ;
; 1.193  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[10]                                                                                                                ; LT24_D[10]                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.013     ; 1.774      ;
; 1.194  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[12]                                                                                                                ; LT24_D[12]                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.012     ; 1.774      ;
; 1.194  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                                                                                                 ; LT24_D[9]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.012     ; 1.774      ;
; 1.198  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[14]                                                                                                                ; LT24_D[14]                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.008     ; 1.774      ;
; 1.200  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                                                                                                ; LT24_D[11]                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.006     ; 1.774      ;
; 1.252  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[15]                                                                                                                ; LT24_D[15]                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.024     ; 1.704      ;
; 1.252  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]                                                                                                                 ; LT24_D[5]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.024     ; 1.704      ;
; 1.253  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[8]                                                                                                                 ; LT24_D[8]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.023     ; 1.704      ;
; 1.253  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|shift_reg[7]                                                                                           ; LT24_ADC_DIN                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.023     ; 1.704      ;
; 1.253  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg                                                                                               ; LT24_ADC_DCLK                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.023     ; 1.704      ;
; 1.254  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[7]                                                                                                                 ; LT24_D[7]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.022     ; 1.704      ;
; 1.255  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[3]                                                                                                                 ; LT24_D[3]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.021     ; 1.704      ;
; 1.255  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[2]                                                                                                                 ; LT24_D[2]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.021     ; 1.704      ;
; 1.256  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[6]                                                                                                                 ; LT24_D[6]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.020     ; 1.704      ;
; 1.256  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[4]                                                                                                                 ; LT24_D[4]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.020     ; 1.704      ;
; 1.257  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                                                                                                 ; LT24_D[1]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.019     ; 1.704      ;
; 1.257  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[0]                                                                                                                 ; LT24_D[0]                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.019     ; 1.704      ;
; 1.276  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[13]                                                                                                                ; LT24_D[13]                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -2.010     ; 1.694      ;
; 3.915  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.046     ; 5.978      ;
; 3.937  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.058     ; 5.945      ;
; 3.946  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.045     ; 5.948      ;
; 3.957  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.045     ; 5.937      ;
; 3.968  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 5.915      ;
; 3.979  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 5.904      ;
; 3.993  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.053     ; 5.894      ;
; 4.000  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.046     ; 5.893      ;
; 4.001  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.045     ; 5.893      ;
; 4.008  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.042     ; 5.889      ;
; 4.021  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|length[5]                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.065     ; 5.853      ;
; 4.022  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[13]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.058     ; 5.860      ;
; 4.023  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[12]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 5.860      ;
; 4.024  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.052     ; 5.864      ;
; 4.035  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[14]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.052     ; 5.853      ;
; 4.037  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[15]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.045     ; 5.857      ;
; 4.039  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[11]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.041     ; 5.859      ;
; 4.043  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|length[5]                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.077     ; 5.820      ;
; 4.046  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_tag_field[3]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.050     ; 5.843      ;
; 4.046  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_line_field[4]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.046     ; 5.847      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.963  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 4.041      ;
; 6.995  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 4.009      ;
; 7.015  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 3.989      ;
; 7.044  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 3.960      ;
; 7.049  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[4]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 3.952      ;
; 7.079  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 3.925      ;
; 7.081  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[6]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 3.920      ;
; 7.101  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[7]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 3.900      ;
; 7.116  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 3.888      ;
; 7.130  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[5]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 3.871      ;
; 7.165  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[9]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 3.836      ;
; 7.202  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[8]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 3.799      ;
; 7.707  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[21]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.290      ;
; 7.724  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[12]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 3.275      ;
; 7.731  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[17]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.266      ;
; 7.738  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 3.266      ;
; 7.739  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.908      ; 3.076      ;
; 7.745  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[18]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.252      ;
; 7.765  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.910      ; 3.052      ;
; 7.793  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[21]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.201      ;
; 7.796  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[28]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.201      ;
; 7.807  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[10]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 3.192      ;
; 7.808  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[23]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.189      ;
; 7.810  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[12]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 3.186      ;
; 7.817  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[17]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.177      ;
; 7.819  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[9]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 3.180      ;
; 7.824  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[1]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 3.177      ;
; 7.825  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.905      ; 2.987      ;
; 7.827  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.908      ; 2.988      ;
; 7.831  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[19]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.166      ;
; 7.831  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[18]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.163      ;
; 7.851  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.907      ; 2.963      ;
; 7.857  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.910      ; 2.960      ;
; 7.873  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ_DONE                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.103      ; 3.137      ;
; 7.874  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 3.130      ;
; 7.881  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[26]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.116      ;
; 7.882  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[28]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.112      ;
; 7.884  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.908      ; 2.931      ;
; 7.891  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[20]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.106      ;
; 7.893  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[25]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.104      ;
; 7.893  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[10]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 3.103      ;
; 7.894  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[23]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.100      ;
; 7.895  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[24]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.102      ;
; 7.905  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[9]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 3.091      ;
; 7.913  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.905      ; 2.899      ;
; 7.917  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[19]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.077      ;
; 7.920  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[16]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.077      ;
; 7.923  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[4]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 3.076      ;
; 7.928  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[29]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.069      ;
; 7.943  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.907      ; 2.871      ;
; 7.960  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[0]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 3.041      ;
; 7.963  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[11]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 3.036      ;
; 7.967  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.908      ; 2.848      ;
; 7.967  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[26]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.027      ;
; 7.970  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.905      ; 2.842      ;
; 7.977  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[20]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.017      ;
; 7.979  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[25]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.015      ;
; 7.981  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[24]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 3.013      ;
; 7.981  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[31]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 3.016      ;
; 8.006  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[16]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 2.988      ;
; 8.006  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[13]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 2.993      ;
; 8.006  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[30]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 2.991      ;
; 8.009  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[4]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 2.987      ;
; 8.014  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[29]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 2.980      ;
; 8.031  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.908      ; 2.784      ;
; 8.049  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[11]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 2.947      ;
; 8.053  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.905      ; 2.759      ;
; 8.055  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[7]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 2.944      ;
; 8.066  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[6]                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 2.933      ;
; 8.067  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[31]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 2.927      ;
; 8.084  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[14]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 2.915      ;
; 8.086  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 2.918      ;
; 8.092  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[13]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 2.904      ;
; 8.092  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[30]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.087      ; 2.902      ;
; 8.112  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 2.892      ;
; 8.117  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 0.905      ; 2.695      ;
; 8.132  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[15]                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.092      ; 2.867      ;
; 8.141  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[7]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 2.855      ;
; 8.152  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[6]                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 2.844      ;
; 8.170  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[14]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 2.826      ;
; 8.172  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[2]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 2.829      ;
; 8.198  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_matrix_cursor[3]                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 2.803      ;
; 8.207  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_WRITE_DONE                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.097      ; 2.797      ;
; 8.218  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[15]                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.089      ; 2.778      ;
; 8.228  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[4]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.093      ; 2.772      ;
; 8.239  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ_DONE                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.101      ; 2.769      ;
; 8.280  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[0]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.093      ; 2.720      ;
; 8.281  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[1]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.093      ; 2.719      ;
; 8.289  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_WRITE_DONE                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.094      ; 2.712      ;
; 8.314  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[4]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 2.683      ;
; 8.366  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[0]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 2.631      ;
; 8.367  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[1]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 2.630      ;
; 8.397  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[3]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.093      ; 2.603      ;
; 8.419  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[2]                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                      ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.093      ; 2.581      ;
; 8.483  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[3]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 2.514      ;
; 8.505  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|reads_pending[2]                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; cpu_clk      ; CLOCK_50    ; 10.000       ; 1.090      ; 2.492      ;
; 16.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.120      ;
; 16.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.118      ;
; 16.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.117      ;
; 16.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 3.102      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 4.848      ;
; 45.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 4.769      ;
; 46.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 4.352      ;
; 46.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 4.178      ;
; 46.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 4.105      ;
; 46.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 4.049      ;
; 46.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.913      ;
; 46.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.822      ;
; 46.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.805      ;
; 46.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.757      ;
; 46.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.753      ;
; 46.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.733      ;
; 46.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.600      ;
; 46.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.569      ;
; 46.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.530      ;
; 47.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.392      ;
; 47.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.186      ;
; 47.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.157      ;
; 47.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 3.136      ;
; 47.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.135      ;
; 47.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.499      ;
; 47.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.468      ;
; 48.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.218      ;
; 48.266 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.158      ;
; 48.288 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|sr[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.145      ;
; 48.336 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.088      ;
; 48.342 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.082      ;
; 48.369 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.055      ;
; 48.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.768      ;
; 48.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.747      ;
; 48.705 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.719      ;
; 48.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.574      ;
; 48.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.523      ;
; 48.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.457      ;
; 48.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.436      ;
; 49.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.389      ;
; 49.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.374      ;
; 49.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.158      ;
; 49.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.137      ;
; 49.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.073      ;
; 49.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.060      ;
; 50.043 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.386      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.745      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.696      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.623      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.567      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.540      ;
; 96.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.537      ;
; 96.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.537      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.461      ;
; 96.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.458      ;
; 96.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.458      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 92.915 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.180     ; 6.892      ;
; 93.040 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.180     ; 6.767      ;
; 93.056 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.180     ; 6.751      ;
; 93.059 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.180     ; 6.748      ;
; 93.068 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.180     ; 6.739      ;
; 93.071 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.180     ; 6.736      ;
; 93.386 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 6.554      ;
; 93.677 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 6.263      ;
; 93.695 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 6.245      ;
; 93.781 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 6.164      ;
; 94.339 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 5.650      ;
; 94.373 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 5.572      ;
; 94.404 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 5.536      ;
; 94.432 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.550      ;
; 94.464 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 5.525      ;
; 94.466 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.041     ; 5.480      ;
; 94.480 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 5.509      ;
; 94.483 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 5.506      ;
; 94.492 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 5.497      ;
; 94.495 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 5.494      ;
; 94.500 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.482      ;
; 94.532 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 5.413      ;
; 94.557 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.425      ;
; 94.573 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.409      ;
; 94.576 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.406      ;
; 94.585 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.397      ;
; 94.588 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.394      ;
; 94.603 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.041     ; 5.343      ;
; 94.625 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.357      ;
; 94.641 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.341      ;
; 94.644 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.338      ;
; 94.648 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.334      ;
; 94.653 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.329      ;
; 94.656 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.326      ;
; 94.729 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 5.216      ;
; 94.730 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 5.215      ;
; 94.737 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 5.208      ;
; 94.764 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.218      ;
; 94.773 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.209      ;
; 94.789 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.193      ;
; 94.792 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.190      ;
; 94.797 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.100      ; 5.312      ;
; 94.801 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.181      ;
; 94.802 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 5.143      ;
; 94.804 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.178      ;
; 94.806 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 5.134      ;
; 94.823 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.041     ; 5.123      ;
; 94.889 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.093      ;
; 94.903 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.128      ; 5.212      ;
; 94.905 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.077      ;
; 94.908 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.074      ;
; 94.909 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 5.036      ;
; 94.911 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.041     ; 5.035      ;
; 94.917 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.065      ;
; 94.920 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 5.062      ;
; 94.932 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.041     ; 5.014      ;
; 94.952 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 4.993      ;
; 94.971 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.128      ; 5.144      ;
; 95.031 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[1]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.042     ; 4.914      ;
; 95.068 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 4.914      ;
; 95.079 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.041     ; 4.867      ;
; 95.088 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.100      ; 5.021      ;
; 95.106 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.100      ; 5.003      ;
; 95.119 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.128      ; 4.996      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.142 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.793      ;
; 95.192 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_mvc1:auto_generated|ram_block1a0~portb_address_reg0 ; io_clk       ; io_clk      ; 100.000      ; 0.105      ; 4.922      ;
; 95.193 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 4.789      ;
; 95.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.128      ; 4.921      ;
; 95.209 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 4.773      ;
; 95.212 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.128      ; 4.903      ;
; 95.212 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 4.770      ;
; 95.221 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 4.761      ;
; 95.224 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.005     ; 4.758      ;
; 95.235 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.128      ; 4.880      ;
; 95.262 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; io_clk       ; io_clk      ; 100.000      ; 0.128      ; 4.853      ;
; 95.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.668      ;
; 95.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.668      ;
; 95.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; io_clk       ; io_clk      ; 100.000      ; -0.020     ; 4.668      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.109 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[13]                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram31|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.224      ; 0.437      ;
; 0.113 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[8]                                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram12|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.224      ; 0.441      ;
; 0.144 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.466      ;
; 0.145 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.469      ;
; 0.146 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.468      ;
; 0.147 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.222      ; 0.473      ;
; 0.148 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.472      ;
; 0.150 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[11]                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram32|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.223      ; 0.478      ;
; 0.152 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|writedata[30]                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_st_data[30]                                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|writedata[31]                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.480      ;
; 0.158 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[6]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[7]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[14]                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram32|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo|wr_ptr[3]                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_usg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.482      ;
; 0.161 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.483      ;
; 0.162 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.484      ;
; 0.164 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.486      ;
; 0.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_mem_baddr[10]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.487      ;
; 0.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[5]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.489      ;
; 0.167 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.491      ;
; 0.168 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[7]                                                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram22|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.493      ;
; 0.169 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.222      ; 0.495      ;
; 0.170 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 0.500      ;
; 0.170 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.492      ;
; 0.173 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|data_in[10]                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|ram:ram31|altsyncram:altsyncram_component|altsyncram_1gf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.222      ; 0.499      ;
; 0.174 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[4]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.499      ;
; 0.178 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.502      ;
; 0.178 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[8]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_mem_baddr[9]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.223      ; 0.506      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.505      ;
; 0.184 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_tag[2]                                                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.508      ;
; 0.186 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]~_Duplicate_1                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ                                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ                                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_IDLE                                                                                                                                                         ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_IDLE                                                                                                                                                                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                    ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_stall                                                                                                                                        ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_stall                                                                                                                                                                                                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|read                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|write                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0|DE0_Nano_SOPC_epcs_flash_controller_0_sub:the_DE0_Nano_SOPC_epcs_flash_controller_0_sub|ROE                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0|DE0_Nano_SOPC_epcs_flash_controller_0_sub:the_DE0_Nano_SOPC_epcs_flash_controller_0_sub|ROE                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][112]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                                         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem_used[0]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|wait_latency_counter[1]                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.476      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.473      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.484      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.253 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.377      ;
; 0.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.612      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.625      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.622      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.630      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.627      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.636      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.637      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.640      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.444      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.646      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.647      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.646      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.647      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.647      ;
; 0.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.652      ;
; 0.334 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.651      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.652      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.652      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.652      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.654      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.460      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.659      ;
; 0.347 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.467      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.473      ;
; 0.357 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.477      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.484      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.488      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.512      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.500      ;
; 0.382 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                                                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.502      ;
; 0.382 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.501      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.522      ;
; 0.386 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.505      ;
; 0.387 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.154     ; 0.317      ;
; 0.388 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.526      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.528      ;
; 0.392 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.512      ;
; 0.393 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.514      ;
; 0.397 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.518      ;
; 0.400 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.520      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.737      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.521      ;
; 0.404 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.522      ;
; 0.404 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.523      ;
; 0.404 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.524      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.525      ;
; 0.407 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.527      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.478      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8824:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.480      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[9]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573|RIII8273[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|timeout_occurred                                                                                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|timeout_occurred                                                                                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                      ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.316      ;
; 0.191 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.318      ;
; 0.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[2]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[2]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[1]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[3]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[3]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[3]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[0]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[0]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[1]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d1_data_in[2]                                                                                                                                                       ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|d2_data_in[2]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                          ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.325      ;
; 0.209 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.328      ;
; 0.209 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.328      ;
; 0.217 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.339      ;
; 0.221 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.341      ;
; 0.224 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.343      ;
; 0.224 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.344      ;
; 0.224 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.344      ;
; 0.224 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.343      ;
; 0.225 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                            ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.345      ;
; 0.227 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.346      ;
; 0.253 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[3]                                                                                                                                           ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[3]                                                                                                                                                   ; io_clk       ; io_clk      ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.381      ;
; 0.255 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.382      ;
; 0.260 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.388      ;
; 0.267 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[9]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.386      ;
; 0.269 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[5]                                                                                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 0.396      ;
; 0.270 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|readdata[15]                                                                                                                                                  ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.390      ;
; 0.271 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 0.390      ;
; 0.286 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_ovc1:auto_generated|ram_block1a0~porta_datain_reg0              ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 0.609      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.554 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 3.328      ;
; 6.554 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.057     ; 3.328      ;
; 6.554 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.055     ; 3.330      ;
; 6.554 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.056     ; 3.329      ;
; 6.555 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.059     ; 3.325      ;
; 6.555 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.059     ; 3.325      ;
; 6.555 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.058     ; 3.326      ;
; 6.555 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.056     ; 3.328      ;
; 6.555 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.054     ; 3.330      ;
; 6.556 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.066     ; 3.318      ;
; 6.556 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.066     ; 3.318      ;
; 6.558 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.071     ; 3.311      ;
; 6.563 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.058     ; 3.318      ;
; 6.563 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.058     ; 3.318      ;
; 6.563 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.065     ; 3.312      ;
; 6.567 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.068     ; 3.305      ;
; 6.568 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.069     ; 3.303      ;
; 6.606 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[4]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.046     ; 3.335      ;
; 6.606 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[10]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.046     ; 3.335      ;
; 6.606 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[11]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.046     ; 3.335      ;
; 6.607 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[3]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.042     ; 3.338      ;
; 6.607 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src2[12]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.042     ; 3.338      ;
; 6.612 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[14]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.040     ; 3.335      ;
; 6.612 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[13]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.040     ; 3.335      ;
; 6.612 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[19]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.040     ; 3.335      ;
; 6.612 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_ci_multi_src1[21]                                                                                                                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.040     ; 3.335      ;
; 6.620 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_actual_tag[2]                                                                                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.047     ; 3.320      ;
; 6.621 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|A_dc_wb_tag[2]                                                                                                                                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.052     ; 3.314      ;
; 6.639 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 10.000       ; -0.036     ; 3.312      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.714 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.033      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
; 6.719 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; cpu_clk      ; cpu_clk     ; 10.000       ; 0.038      ; 3.191      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.802 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.155      ;
; 18.802 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.155      ;
; 18.905 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.050      ;
; 18.905 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.050      ;
; 18.905 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.050      ;
; 18.905 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.050      ;
; 18.905 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.050      ;
; 18.905 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.050      ;
; 19.012 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.938      ;
; 19.012 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.938      ;
; 19.012 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.938      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.913      ;
; 19.136 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 0.812      ;
; 19.136 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 0.812      ;
; 19.136 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 0.812      ;
; 19.136 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 0.812      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.793      ;
; 19.209 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.742      ;
; 99.036 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.038     ; 0.913      ;
; 99.159 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.035     ; 0.793      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.561      ;
; 48.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.557      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.995      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.997      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.998      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.001      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.000      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.994      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.003      ;
; 97.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.003      ;
; 97.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.003      ;
; 97.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.003      ;
; 97.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.003      ;
; 97.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.003      ;
; 97.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.003      ;
; 97.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.000      ;
; 97.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.000      ;
; 97.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.000      ;
; 97.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.000      ;
; 97.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.000      ;
; 97.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.000      ;
; 97.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.000      ;
; 97.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.000      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.876      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.876      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.876      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.876      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; io_clk       ; io_clk      ; 100.000      ; -0.057     ; 1.765      ;
; 98.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; io_clk       ; io_clk      ; 100.000      ; -0.057     ; 1.765      ;
; 98.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; io_clk       ; io_clk      ; 100.000      ; -0.057     ; 1.765      ;
; 98.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; io_clk       ; io_clk      ; 100.000      ; -0.057     ; 1.765      ;
; 98.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; io_clk       ; io_clk      ; 100.000      ; -0.057     ; 1.765      ;
; 98.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; io_clk       ; io_clk      ; 100.000      ; -0.057     ; 1.765      ;
; 98.165 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; io_clk       ; io_clk      ; 100.000      ; -0.057     ; 1.765      ;
; 98.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[1]                                                                                                                                                   ; io_clk       ; io_clk      ; 100.000      ; -0.056     ; 1.755      ;
; 98.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|edge_capture[0]                                                                                                                                                   ; io_clk       ; io_clk      ; 100.000      ; -0.056     ; 1.755      ;
; 98.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.056     ; 1.755      ;
; 98.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[1]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.056     ; 1.755      ;
; 98.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[1]                                                                                                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.056     ; 1.755      ;
; 98.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d1_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.056     ; 1.755      ;
; 98.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|d2_data_in[0]                                                                                                                                                     ; io_clk       ; io_clk      ; 100.000      ; -0.056     ; 1.755      ;
; 98.176 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|readdata[0]                                                                                                                                                       ; io_clk       ; io_clk      ; 100.000      ; -0.056     ; 1.755      ;
; 98.177 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 1.763      ;
; 98.177 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 1.763      ;
; 98.177 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 1.763      ;
; 98.177 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[3]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 1.763      ;
; 98.177 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 1.763      ;
; 98.177 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 1.763      ;
; 98.177 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.047     ; 1.763      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.330 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; io_clk       ; io_clk      ; 100.000      ; 0.090      ; 1.715      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.364 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.764      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.140      ; 1.762      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.140      ; 1.762      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.140      ; 1.762      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.140      ; 1.762      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.140      ; 1.762      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.365 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; io_clk       ; io_clk      ; 100.000      ; 0.141      ; 1.763      ;
; 98.366 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.142      ; 1.763      ;
; 98.366 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.142      ; 1.763      ;
; 98.366 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.142      ; 1.763      ;
; 98.366 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.142      ; 1.763      ;
; 98.366 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; io_clk       ; io_clk      ; 100.000      ; 0.142      ; 1.763      ;
; 98.366 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.142      ; 1.763      ;
; 98.366 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; io_clk       ; io_clk      ; 100.000      ; 0.142      ; 1.763      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.383 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; io_clk       ; io_clk      ; 100.000      ; 0.118      ; 1.722      ;
; 98.384 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[3]                                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; 0.124      ; 1.727      ;
; 98.384 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[2]                                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; 0.124      ; 1.727      ;
; 98.384 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[1]                                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; 0.124      ; 1.727      ;
; 98.384 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[0]                                                                                                                                                         ; io_clk       ; io_clk      ; 100.000      ; 0.124      ; 1.727      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[4]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[3]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                            ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                              ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
; 98.401 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                              ; io_clk       ; io_clk      ; 100.000      ; -0.051     ; 1.535      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.515   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.635      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.567   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.586   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.703      ;
; 0.586   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][112]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.703      ;
; 0.586   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][111]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.703      ;
; 0.586   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.703      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.679   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.797      ;
; 0.694   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.813      ;
; 0.694   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.813      ;
; 0.694   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.813      ;
; 0.786   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.910      ;
; 0.786   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.910      ;
; 0.786   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.910      ;
; 0.786   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.910      ;
; 0.786   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.910      ;
; 0.786   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.910      ;
; 0.861   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.987      ;
; 0.861   ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.987      ;
; 100.547 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.037      ; 0.688      ;
; 100.659 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.034      ; 0.797      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.768      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.768      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.768      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.768      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.768      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.768      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.915      ;
; 0.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.941      ;
; 0.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.941      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.959      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.965      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.978      ;
; 0.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.982      ;
; 0.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.982      ;
; 0.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.982      ;
; 0.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.982      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.988      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.988      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.988      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.988      ;
; 0.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.012      ;
; 0.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 1.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IEXU8249                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.200      ;
; 1.109 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.229      ;
; 1.109 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.229      ;
; 1.109 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.229      ;
; 1.109 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.229      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.313      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.330      ;
; 1.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.335      ;
; 1.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.335      ;
; 1.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.335      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.397      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.397      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.397      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.397      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.397      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.415      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.415      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.415      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.415      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.415      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.415      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.415      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'io_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.078 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.233      ; 1.395      ;
; 1.078 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.233      ; 1.395      ;
; 1.078 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1 ; io_clk       ; io_clk      ; 0.000        ; 0.233      ; 1.395      ;
; 1.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[3]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.225      ; 1.572      ;
; 1.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[2]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.225      ; 1.572      ;
; 1.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[1]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.225      ; 1.572      ;
; 1.263 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|irq_mask[0]                                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.225      ; 1.572      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                  ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.264 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.219      ; 1.567      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[31]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[15]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[25]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[9]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[24]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[8]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[7]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[23]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[22]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[6]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[21]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[5]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[20]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[4]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[3]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[19]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[17]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[1]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_snapshot[16]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                              ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[1]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|counter_is_running                                                                                                                                           ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[0]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[3]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|control_register[2]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|force_reload                                                                                                                                                 ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[5]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[4]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[7]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[10]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[9]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[11]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[12]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[14]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_h_register[15]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[1]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[2]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[3]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 1.393      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[4]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[5]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[6]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[7]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[8]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 1.393      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[9]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[10]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[11]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[12]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[13]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.035      ; 1.393      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[14]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|period_l_register[15]                                                                                                                                        ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|timeout_occurred                                                                                                                                             ; io_clk       ; io_clk      ; 0.000        ; 0.040      ; 1.398      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[7]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[6]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[5]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[4]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_led:led|data_out[3]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.041      ; 1.399      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[3]                                                                                                                                                    ; io_clk       ; io_clk      ; 0.000        ; 0.037      ; 1.395      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sw:sw|edge_capture[1]                                                                                                                                                    ; io_clk       ; io_clk      ; 0.000        ; 0.037      ; 1.395      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|irq_mask[1]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_key:key|irq_mask[0]                                                                                                                                                      ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][82]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][82]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                               ; io_clk       ; io_clk      ; 0.000        ; 0.043      ; 1.401      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[0]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[1]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[2]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[3]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[4]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[5]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[6]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[7]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[8]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[9]                                                                                                                                          ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[10]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[11]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[12]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
; 1.274 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_timer:timer|internal_counter[13]                                                                                                                                         ; io_clk       ; io_clk      ; 0.000        ; 0.039      ; 1.397      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.748 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.071      ;
; 1.748 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.071      ;
; 1.748 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.071      ;
; 1.748 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.071      ;
; 1.750 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.236      ; 2.070      ;
; 1.759 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.069      ;
; 1.913 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[9]                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.249      ; 2.246      ;
; 1.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[0]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.246      ;
; 1.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[2]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.246      ;
; 1.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[3]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.246      ;
; 1.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[4]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.246      ;
; 1.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|state[1]                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.246      ;
; 1.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.244      ; 2.251      ;
; 1.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.244      ; 2.251      ;
; 1.923 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|stateZero                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.246      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[4]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|wait_latency_counter[1]                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|transmitting                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.246      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|tx_holding_primed                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.246      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|SCLK_reg~_Duplicate_1                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.246      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|MISO_reg                                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.246      ;
; 1.924 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|rd_strobe                                                                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.245      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.925 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.237      ; 2.246      ;
; 1.927 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[27]                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.236      ; 2.247      ;
; 1.927 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[22]                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.236      ; 2.247      ;
; 1.930 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1|scfifo:the_user_to_master_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.239      ; 2.253      ;
; 1.931 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[5]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.253      ;
; 1.931 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[1]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.253      ;
; 1.931 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[2]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.253      ;
; 1.931 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[3]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.253      ;
; 1.931 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0|length[8]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.238      ; 2.253      ;
; 1.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[10]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.249      ;
; 1.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[12]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.249      ;
; 1.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[13]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.249      ;
; 1.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[11]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.249      ;
; 1.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[15]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.249      ;
; 1.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[14]                                                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.249      ;
; 1.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[8]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.249      ;
; 1.939 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi|endofpacketvalue_reg[9]                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.226      ; 2.249      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_next.000010000                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_next.000001000                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.049      ; 2.073      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000010000                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.049      ; 2.073      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000001000                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.049      ; 2.073      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000001                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module|entries[1]                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module|rd_address                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module|entries[0]                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.100000000                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.049      ; 2.073      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|f_pop                                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.049      ; 2.073      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.070      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|init_done                                                                                                                                                                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_state.000000010                                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.049      ; 2.073      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|rd_valid[0]                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|rd_valid[1]                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.940 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|rd_valid[2]                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.051      ; 2.075      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.049      ; 2.074      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.046      ; 2.071      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.050      ; 2.075      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.050      ; 2.075      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.050      ; 2.075      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.044      ; 2.069      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.050      ; 2.075      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.044      ; 2.069      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.050      ; 2.075      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.044      ; 2.069      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.047      ; 2.072      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                          ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.047      ; 2.072      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.047      ; 2.072      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                           ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.047      ; 2.072      ;
; 1.941 ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug|resetrequest ; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.047      ; 2.072      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.261
Worst Case Available Settling Time: 16.131 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+---------+-------+----------+---------+---------------------+
; Clock                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -4.547  ; 0.109 ; 4.216    ; 0.515   ; 4.693               ;
;  CLOCK_50            ; 5.159   ; 0.145 ; 17.965   ; 0.515   ; 9.209               ;
;  altera_reserved_tck ; 42.058  ; 0.186 ; 47.585   ; 0.647   ; 49.297              ;
;  cpu_clk             ; -4.547  ; 0.109 ; 4.216    ; 1.748   ; 4.693               ;
;  io_clk              ; 87.726  ; 0.186 ; 96.898   ; 1.078   ; 49.740              ;
; Design-wide TNS      ; -39.131 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cpu_clk             ; -39.131 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  io_clk              ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_PENIRQ_N   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_BUSY       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_DOUT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6733       ; 0          ; 86       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; cpu_clk             ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 3927       ; 0          ; 0        ; 0        ;
; cpu_clk             ; CLOCK_50            ; 106        ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; cpu_clk             ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; cpu_clk             ; 5          ; 0          ; 0        ; 0        ;
; cpu_clk             ; cpu_clk             ; 2121724    ; 0          ; 0        ; 0        ;
; io_clk              ; cpu_clk             ; 25         ; 0          ; 0        ; 0        ;
; cpu_clk             ; io_clk              ; 11         ; 0          ; 0        ; 0        ;
; io_clk              ; io_clk              ; 12384      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6733       ; 0          ; 86       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; cpu_clk             ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 3927       ; 0          ; 0        ; 0        ;
; cpu_clk             ; CLOCK_50            ; 106        ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; cpu_clk             ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; cpu_clk             ; 5          ; 0          ; 0        ; 0        ;
; cpu_clk             ; cpu_clk             ; 2121724    ; 0          ; 0        ; 0        ;
; io_clk              ; cpu_clk             ; 25         ; 0          ; 0        ; 0        ;
; cpu_clk             ; io_clk              ; 11         ; 0          ; 0        ; 0        ;
; io_clk              ; io_clk              ; 12384      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 217        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 38         ; 0        ; 0        ; 0        ;
; cpu_clk             ; CLOCK_50            ; 3          ; 0        ; 0        ; 0        ;
; cpu_clk             ; cpu_clk             ; 4217       ; 0        ; 0        ; 0        ;
; cpu_clk             ; io_clk              ; 3          ; 0        ; 0        ; 0        ;
; io_clk              ; io_clk              ; 329        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 217        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 38         ; 0        ; 0        ; 0        ;
; cpu_clk             ; CLOCK_50            ; 3          ; 0        ; 0        ; 0        ;
; cpu_clk             ; cpu_clk             ; 4217       ; 0        ; 0        ; 0        ;
; cpu_clk             ; io_clk              ; 3          ; 0        ; 0        ; 0        ;
; io_clk              ; io_clk              ; 329        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 113   ; 113  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 69    ; 69   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                               ;
+----------------------------------------------------------------------------------+---------------------+-----------+---------------+
; Target                                                                           ; Clock               ; Type      ; Status        ;
+----------------------------------------------------------------------------------+---------------------+-----------+---------------+
; CLOCK_50                                                                         ; CLOCK_50            ; Base      ; Constrained   ;
; DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ ;                     ; Base      ; Unconstrained ;
; DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|clk[0]                                    ; cpu_clk             ; Generated ; Constrained   ;
; DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|clk[1]                                    ; cpu_shifted_clk     ; Generated ; Constrained   ;
; DE0_Nano_SOPC_inst|altpll_sys|sd1|pll7|clk[2]                                    ; io_clk              ; Generated ; Constrained   ;
; altera_reserved_tck                                                              ; altera_reserved_tck ; Base      ; Constrained   ;
+----------------------------------------------------------------------------------+---------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jan 14 17:20:21 2025
Info: Command: quartus_sta DE0_Nano -c DE0_Nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity YPHP7743
        Info (332166): set_disable_timing [get_cells -hierarchical VVYU6267_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_1]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_2]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_3]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_4]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_5]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_6]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BVXN3148_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|state.STATE2 is being clocked by DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.547             -39.131 cpu_clk 
    Info (332119):     5.159               0.000 CLOCK_50 
    Info (332119):    42.058               0.000 altera_reserved_tck 
    Info (332119):    87.726               0.000 io_clk 
Info (332146): Worst-case hold slack is 0.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.242               0.000 cpu_clk 
    Info (332119):     0.299               0.000 CLOCK_50 
    Info (332119):     0.357               0.000 io_clk 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.216               0.000 cpu_clk 
    Info (332119):    17.965               0.000 CLOCK_50 
    Info (332119):    47.585               0.000 altera_reserved_tck 
    Info (332119):    96.898               0.000 io_clk 
Info (332146): Worst-case removal slack is 0.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.939               0.000 CLOCK_50 
    Info (332119):     1.186               0.000 altera_reserved_tck 
    Info (332119):     1.834               0.000 io_clk 
    Info (332119):     2.988               0.000 cpu_clk 
Info (332146): Worst-case minimum pulse width slack is 4.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.693               0.000 cpu_clk 
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):    49.496               0.000 altera_reserved_tck 
    Info (332119):    49.744               0.000 io_clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.261
    Info (332114): Worst Case Available Settling Time: 13.184 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|state.STATE2 is being clocked by DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.564             -18.977 cpu_clk 
    Info (332119):     5.619               0.000 CLOCK_50 
    Info (332119):    42.979               0.000 altera_reserved_tck 
    Info (332119):    88.855               0.000 io_clk 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.241               0.000 cpu_clk 
    Info (332119):     0.292               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 io_clk 
Info (332146): Worst-case recovery slack is 4.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.853               0.000 cpu_clk 
    Info (332119):    18.191               0.000 CLOCK_50 
    Info (332119):    47.896               0.000 altera_reserved_tck 
    Info (332119):    97.259               0.000 io_clk 
Info (332146): Worst-case removal slack is 0.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.847               0.000 CLOCK_50 
    Info (332119):     1.082               0.000 altera_reserved_tck 
    Info (332119):     1.630               0.000 io_clk 
    Info (332119):     2.700               0.000 cpu_clk 
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 cpu_clk 
    Info (332119):     9.490               0.000 CLOCK_50 
    Info (332119):    49.446               0.000 altera_reserved_tck 
    Info (332119):    49.740               0.000 io_clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.261
    Info (332114): Worst Case Available Settling Time: 13.851 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0|state.STATE2 is being clocked by DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|state.STA_READ
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.670              -1.730 cpu_clk 
    Info (332119):     6.963               0.000 CLOCK_50 
    Info (332119):    45.583               0.000 altera_reserved_tck 
    Info (332119):    92.915               0.000 io_clk 
Info (332146): Worst-case hold slack is 0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.109               0.000 cpu_clk 
    Info (332119):     0.145               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 io_clk 
Info (332146): Worst-case recovery slack is 6.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.554               0.000 cpu_clk 
    Info (332119):    18.802               0.000 CLOCK_50 
    Info (332119):    48.854               0.000 altera_reserved_tck 
    Info (332119):    98.165               0.000 io_clk 
Info (332146): Worst-case removal slack is 0.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.515               0.000 CLOCK_50 
    Info (332119):     0.647               0.000 altera_reserved_tck 
    Info (332119):     1.078               0.000 io_clk 
    Info (332119):     1.748               0.000 cpu_clk 
Info (332146): Worst-case minimum pulse width slack is 4.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.748               0.000 cpu_clk 
    Info (332119):     9.209               0.000 CLOCK_50 
    Info (332119):    49.297               0.000 altera_reserved_tck 
    Info (332119):    49.752               0.000 io_clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.261
    Info (332114): Worst Case Available Settling Time: 16.131 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5011 megabytes
    Info: Processing ended: Tue Jan 14 17:20:30 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


