-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--TC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X22_Y5_N25
--register power-up is low

TC1_W_alu_result[4] = DFFEAS(TC1L315, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X22_Y5_N43
--register power-up is low

TC1_W_alu_result[5] = DFFEAS(TC1L316, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X22_Y5_N52
--register power-up is low

TC1_W_alu_result[6] = DFFEAS(TC1L317, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X19_Y5_N13
--register power-up is low

TC1_W_alu_result[16] = DFFEAS(TC1L327, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X19_Y5_N31
--register power-up is low

TC1_W_alu_result[15] = DFFEAS(TC1L326, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X21_Y5_N16
--register power-up is low

TC1_W_alu_result[14] = DFFEAS(TC1L325, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X21_Y5_N43
--register power-up is low

TC1_W_alu_result[13] = DFFEAS(TC1L324, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X21_Y5_N1
--register power-up is low

TC1_W_alu_result[12] = DFFEAS(TC1L323, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X21_Y5_N46
--register power-up is low

TC1_W_alu_result[11] = DFFEAS(TC1L322, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X22_Y5_N34
--register power-up is low

TC1_W_alu_result[7] = DFFEAS(TC1L318, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X22_Y5_N40
--register power-up is low

TC1_W_alu_result[8] = DFFEAS(TC1L319, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X22_Y5_N22
--register power-up is low

TC1_W_alu_result[9] = DFFEAS(TC1L320, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X19_Y5_N1
--register power-up is low

TC1_W_alu_result[10] = DFFEAS(TC1L321, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X19_Y5_N4
--register power-up is low

TC1_W_alu_result[2] = DFFEAS(TC1L313, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X19_Y5_N43
--register power-up is low

TC1_W_alu_result[3] = DFFEAS(TC1L314, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--EB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X2_Y3_N26
--register power-up is low

EB1_td_shift[0] = AMPP_FUNCTION(A1L5, EB1L84, !N1_clr_reg, !Q1_state[4], EB1L71);


--QD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X1_Y4_N17
--register power-up is low

QD1_sr[1] = DFFEAS(QD1L58, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--ZC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[0] = ZC2_q_b[0]_PORT_B_data_out[0];

--ZC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[31] = ZC2_q_b[0]_PORT_B_data_out[31];

--ZC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[30] = ZC2_q_b[0]_PORT_B_data_out[30];

--ZC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[29] = ZC2_q_b[0]_PORT_B_data_out[29];

--ZC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[28] = ZC2_q_b[0]_PORT_B_data_out[28];

--ZC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[27] = ZC2_q_b[0]_PORT_B_data_out[27];

--ZC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[26] = ZC2_q_b[0]_PORT_B_data_out[26];

--ZC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[25] = ZC2_q_b[0]_PORT_B_data_out[25];

--ZC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[24] = ZC2_q_b[0]_PORT_B_data_out[24];

--ZC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[23] = ZC2_q_b[0]_PORT_B_data_out[23];

--ZC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[22] = ZC2_q_b[0]_PORT_B_data_out[22];

--ZC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[21] = ZC2_q_b[0]_PORT_B_data_out[21];

--ZC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[20] = ZC2_q_b[0]_PORT_B_data_out[20];

--ZC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[19] = ZC2_q_b[0]_PORT_B_data_out[19];

--ZC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[18] = ZC2_q_b[0]_PORT_B_data_out[18];

--ZC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[17] = ZC2_q_b[0]_PORT_B_data_out[17];

--ZC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[16] = ZC2_q_b[0]_PORT_B_data_out[16];

--ZC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[15] = ZC2_q_b[0]_PORT_B_data_out[15];

--ZC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[14] = ZC2_q_b[0]_PORT_B_data_out[14];

--ZC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[13] = ZC2_q_b[0]_PORT_B_data_out[13];

--ZC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[12] = ZC2_q_b[0]_PORT_B_data_out[12];

--ZC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[11] = ZC2_q_b[0]_PORT_B_data_out[11];

--ZC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[10] = ZC2_q_b[0]_PORT_B_data_out[10];

--ZC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[9] = ZC2_q_b[0]_PORT_B_data_out[9];

--ZC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[8] = ZC2_q_b[0]_PORT_B_data_out[8];

--ZC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[7] = ZC2_q_b[0]_PORT_B_data_out[7];

--ZC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[6] = ZC2_q_b[0]_PORT_B_data_out[6];

--ZC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[5] = ZC2_q_b[0]_PORT_B_data_out[5];

--ZC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[4] = ZC2_q_b[0]_PORT_B_data_out[4];

--ZC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[3] = ZC2_q_b[0]_PORT_B_data_out[3];

--ZC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[2] = ZC2_q_b[0]_PORT_B_data_out[2];

--ZC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[1] = ZC2_q_b[0]_PORT_B_data_out[1];


--TC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X23_Y5_N52
--register power-up is low

TC1_E_shift_rot_result[4] = DFFEAS(TC1L454, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[4],  ,  , TC1_E_new_inst);


--TC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X24_Y5_N15
TC1L62_adder_eqn = ( TC1_E_src1[4] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[4]) ) + ( TC1L119 );
TC1L62 = SUM(TC1L62_adder_eqn);

--TC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X24_Y5_N15
TC1L63_adder_eqn = ( TC1_E_src1[4] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[4]) ) + ( TC1L119 );
TC1L63 = CARRY(TC1L63_adder_eqn);


--TC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X23_Y5_N22
--register power-up is low

TC1_E_shift_rot_result[5] = DFFEAS(TC1L455, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[5],  ,  , TC1_E_new_inst);


--TC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X22_Y7_N13
--register power-up is low

TC1_E_src2[5] = DFFEAS(TC1L531, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[5],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X24_Y5_N18
TC1L66_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[5]) ) + ( TC1_E_src1[5] ) + ( TC1L63 );
TC1L66 = SUM(TC1L66_adder_eqn);

--TC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X24_Y5_N18
TC1L67_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[5]) ) + ( TC1_E_src1[5] ) + ( TC1L63 );
TC1L67 = CARRY(TC1L67_adder_eqn);


--TC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X23_Y5_N28
--register power-up is low

TC1_E_shift_rot_result[6] = DFFEAS(TC1L456, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[6],  ,  , TC1_E_new_inst);


--TC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X22_Y7_N10
--register power-up is low

TC1_E_src2[6] = DFFEAS(TC1L533, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[6],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X24_Y5_N21
TC1L70_adder_eqn = ( TC1_E_src1[6] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[6]) ) + ( TC1L67 );
TC1L70 = SUM(TC1L70_adder_eqn);

--TC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X24_Y5_N21
TC1L71_adder_eqn = ( TC1_E_src1[6] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[6]) ) + ( TC1L67 );
TC1L71 = CARRY(TC1L71_adder_eqn);


--TC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X23_Y4_N16
--register power-up is low

TC1_E_shift_rot_result[16] = DFFEAS(TC1L466, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[16],  ,  , TC1_E_new_inst);


--TC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X24_Y7_N13
--register power-up is low

TC1_E_src2[16] = DFFEAS(TC1L760, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X24_Y5_N51
TC1L74_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[16]) ) + ( TC1_E_src1[16] ) + ( TC1L79 );
TC1L74 = SUM(TC1L74_adder_eqn);

--TC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X24_Y5_N51
TC1L75_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[16]) ) + ( TC1_E_src1[16] ) + ( TC1L79 );
TC1L75 = CARRY(TC1L75_adder_eqn);


--TC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X23_Y4_N31
--register power-up is low

TC1_E_shift_rot_result[15] = DFFEAS(TC1L465, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[15],  ,  , TC1_E_new_inst);


--TC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X17_Y7_N52
--register power-up is low

TC1_E_src2[15] = DFFEAS(TC1L552, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[15],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X24_Y5_N48
TC1L78_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[15]) ) + ( TC1_E_src1[15] ) + ( TC1L83 );
TC1L78 = SUM(TC1L78_adder_eqn);

--TC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X24_Y5_N48
TC1L79_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[15]) ) + ( TC1_E_src1[15] ) + ( TC1L83 );
TC1L79 = CARRY(TC1L79_adder_eqn);


--TC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X23_Y4_N35
--register power-up is low

TC1_E_shift_rot_result[14] = DFFEAS(TC1L464, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[14],  ,  , TC1_E_new_inst);


--TC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X22_Y7_N25
--register power-up is low

TC1_E_src2[14] = DFFEAS(TC1L550, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[14],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X24_Y5_N45
TC1L82_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[14]) ) + ( TC1_E_src1[14] ) + ( TC1L87 );
TC1L82 = SUM(TC1L82_adder_eqn);

--TC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X24_Y5_N45
TC1L83_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[14]) ) + ( TC1_E_src1[14] ) + ( TC1L87 );
TC1L83 = CARRY(TC1L83_adder_eqn);


--TC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X23_Y5_N8
--register power-up is low

TC1_E_shift_rot_result[13] = DFFEAS(TC1L463, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[13],  ,  , TC1_E_new_inst);


--TC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X22_Y7_N28
--register power-up is low

TC1_E_src2[13] = DFFEAS(TC1L548, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[13],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X24_Y5_N42
TC1L86_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[13]) ) + ( TC1_E_src1[13] ) + ( TC1L91 );
TC1L86 = SUM(TC1L86_adder_eqn);

--TC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X24_Y5_N42
TC1L87_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[13]) ) + ( TC1_E_src1[13] ) + ( TC1L91 );
TC1L87 = CARRY(TC1L87_adder_eqn);


--TC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X23_Y5_N14
--register power-up is low

TC1_E_shift_rot_result[12] = DFFEAS(TC1L462, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[12],  ,  , TC1_E_new_inst);


--TC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X22_Y7_N19
--register power-up is low

TC1_E_src2[12] = DFFEAS(TC1L546, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[12],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X24_Y5_N39
TC1L90_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[12]) ) + ( TC1L499Q ) + ( TC1L95 );
TC1L90 = SUM(TC1L90_adder_eqn);

--TC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X24_Y5_N39
TC1L91_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[12]) ) + ( TC1L499Q ) + ( TC1L95 );
TC1L91 = CARRY(TC1L91_adder_eqn);


--TC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X23_Y5_N11
--register power-up is low

TC1_E_shift_rot_result[11] = DFFEAS(TC1L461, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[11],  ,  , TC1_E_new_inst);


--TC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X22_Y7_N23
--register power-up is low

TC1_E_src2[11] = DFFEAS(TC1L544, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[11],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X24_Y5_N36
TC1L94_adder_eqn = ( TC1_E_src1[11] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[11]) ) + ( TC1L111 );
TC1L94 = SUM(TC1L94_adder_eqn);

--TC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X24_Y5_N36
TC1L95_adder_eqn = ( TC1_E_src1[11] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[11]) ) + ( TC1L111 );
TC1L95 = CARRY(TC1L95_adder_eqn);


--TC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X23_Y5_N26
--register power-up is low

TC1_E_shift_rot_result[7] = DFFEAS(TC1L457, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[7],  ,  , TC1_E_new_inst);


--TC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X22_Y7_N49
--register power-up is low

TC1_E_src2[7] = DFFEAS(TC1L535, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[7],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X24_Y5_N24
TC1L98_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[7]) ) + ( TC1_E_src1[7] ) + ( TC1L71 );
TC1L98 = SUM(TC1L98_adder_eqn);

--TC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X24_Y5_N24
TC1L99_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[7]) ) + ( TC1_E_src1[7] ) + ( TC1L71 );
TC1L99 = CARRY(TC1L99_adder_eqn);


--TC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X23_Y5_N35
--register power-up is low

TC1_E_shift_rot_result[8] = DFFEAS(TC1L458, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[8],  ,  , TC1_E_new_inst);


--TC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X22_Y7_N46
--register power-up is low

TC1_E_src2[8] = DFFEAS(TC1L538, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[8],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X24_Y5_N27
TC1L102_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[8]) ) + ( TC1L493Q ) + ( TC1L99 );
TC1L102 = SUM(TC1L102_adder_eqn);

--TC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X24_Y5_N27
TC1L103_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[8]) ) + ( TC1L493Q ) + ( TC1L99 );
TC1L103 = CARRY(TC1L103_adder_eqn);


--TC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X23_Y5_N32
--register power-up is low

TC1_E_shift_rot_result[9] = DFFEAS(TC1L459, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[9],  ,  , TC1_E_new_inst);


--TC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X22_Y7_N37
--register power-up is low

TC1_E_src2[9] = DFFEAS(TC1L540, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[9],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X24_Y5_N30
TC1L106_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[9]) ) + ( TC1_E_src1[9] ) + ( TC1L103 );
TC1L106 = SUM(TC1L106_adder_eqn);

--TC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X24_Y5_N30
TC1L107_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[9]) ) + ( TC1_E_src1[9] ) + ( TC1L103 );
TC1L107 = CARRY(TC1L107_adder_eqn);


--TC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X23_Y5_N17
--register power-up is low

TC1_E_shift_rot_result[10] = DFFEAS(TC1L460, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[10],  ,  , TC1_E_new_inst);


--TC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X22_Y7_N40
--register power-up is low

TC1_E_src2[10] = DFFEAS(TC1L542, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[10],  , TC1L537, !TC1_R_src2_use_imm);


--TC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X24_Y5_N33
TC1L110_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[10]) ) + ( TC1L496Q ) + ( TC1L107 );
TC1L110 = SUM(TC1L110_adder_eqn);

--TC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X24_Y5_N33
TC1L111_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[10]) ) + ( TC1L496Q ) + ( TC1L107 );
TC1L111 = CARRY(TC1L111_adder_eqn);


--TC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X23_Y5_N49
--register power-up is low

TC1_E_shift_rot_result[2] = DFFEAS(TC1L452, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[2],  ,  , TC1_E_new_inst);


--TC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X24_Y5_N9
TC1L114_adder_eqn = ( TC1_E_src1[2] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[2]) ) + ( TC1L123 );
TC1L114 = SUM(TC1L114_adder_eqn);

--TC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X24_Y5_N9
TC1L115_adder_eqn = ( TC1_E_src1[2] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[2]) ) + ( TC1L123 );
TC1L115 = CARRY(TC1L115_adder_eqn);


--TC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X23_Y5_N4
--register power-up is low

TC1_E_shift_rot_result[3] = DFFEAS(TC1L453, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[3],  ,  , TC1_E_new_inst);


--TC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X24_Y5_N12
TC1L118_adder_eqn = ( TC1_E_src1[3] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[3]) ) + ( TC1L115 );
TC1L118 = SUM(TC1L118_adder_eqn);

--TC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X24_Y5_N12
TC1L119_adder_eqn = ( TC1_E_src1[3] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[3]) ) + ( TC1L115 );
TC1L119 = CARRY(TC1L119_adder_eqn);


--TC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X16_Y6_N17
--register power-up is low

TC1_R_ctrl_st = DFFEAS(TC1L250, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , !TC1_D_iw[2],  );


--EB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X2_Y3_N35
--register power-up is low

EB1_count[1] = AMPP_FUNCTION(A1L5, EB1_count[0], !N1_clr_reg, !Q1_state[4], GND, EB1L71);


--EB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X2_Y3_N2
--register power-up is low

EB1_td_shift[9] = AMPP_FUNCTION(A1L5, EB1L85, !N1_clr_reg, !Q1_state[4], EB1L71);


--QD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X1_Y4_N20
--register power-up is low

QD1_sr[2] = DFFEAS(QD1L59, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--CD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y5_N52
--register power-up is low

CD1_break_readreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[0],  , CD1L44, VCC);


--TC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X15_Y3_N13
--register power-up is low

TC1_av_ld_byte0_data[0] = DFFEAS(HC1_src_data[0], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L911, TC1_av_ld_byte1_data[0],  ,  , TC1L1017);


--TC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X19_Y5_N47
--register power-up is low

TC1_W_alu_result[0] = DFFEAS(TC1L311, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X13_Y6_N37
--register power-up is low

TC1_D_iw[22] = DFFEAS(TC1L655, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X22_Y6_N49
--register power-up is low

TC1_D_iw[23] = DFFEAS(TC1L656, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X22_Y6_N43
--register power-up is low

TC1_D_iw[24] = DFFEAS(TC1L657, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X22_Y6_N13
--register power-up is low

TC1_D_iw[25] = DFFEAS(TC1L658, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X22_Y6_N16
--register power-up is low

TC1_D_iw[26] = DFFEAS(TC1L659, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X22_Y6_N32
--register power-up is low

TC1_D_iw[12] = DFFEAS(TC1L645, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X13_Y6_N34
--register power-up is low

TC1_D_iw[14] = DFFEAS(TC1L647, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X17_Y4_N13
--register power-up is low

TC1_D_iw[0] = DFFEAS(TC1L633, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X17_Y4_N17
--register power-up is low

TC1_D_iw[2] = DFFEAS(TC1L635, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X17_Y5_N6
TC1L2_adder_eqn = ( TC1L669Q ) + ( GND ) + ( TC1L59 );
TC1L2 = SUM(TC1L2_adder_eqn);

--TC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X17_Y5_N6
TC1L3_adder_eqn = ( TC1L669Q ) + ( GND ) + ( TC1L59 );
TC1L3 = CARRY(TC1L3_adder_eqn);


--TC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X22_Y6_N28
--register power-up is low

TC1_D_iw[8] = DFFEAS(TC1L641, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X22_Y6_N34
--register power-up is low

TC1_D_iw[10] = DFFEAS(TC1L643, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X17_Y5_N9
TC1L6_adder_eqn = ( TC1_F_pc[3] ) + ( GND ) + ( TC1L3 );
TC1L6 = SUM(TC1L6_adder_eqn);

--TC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X17_Y5_N9
TC1L7_adder_eqn = ( TC1_F_pc[3] ) + ( GND ) + ( TC1L3 );
TC1L7 = CARRY(TC1L7_adder_eqn);


--TC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X13_Y6_N1
--register power-up is low

TC1_D_iw[9] = DFFEAS(TC1L642, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X17_Y5_N12
TC1L10_adder_eqn = ( TC1_F_pc[4] ) + ( GND ) + ( TC1L7 );
TC1L10 = SUM(TC1L10_adder_eqn);

--TC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X17_Y5_N12
TC1L11_adder_eqn = ( TC1_F_pc[4] ) + ( GND ) + ( TC1L7 );
TC1L11 = CARRY(TC1L11_adder_eqn);


--TC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X23_Y4_N38
--register power-up is low

TC1_E_shift_rot_result[17] = DFFEAS(TC1L467, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[17],  ,  , TC1_E_new_inst);


--TC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X17_Y5_N42
TC1L14_adder_eqn = ( TC1_F_pc[14] ) + ( GND ) + ( TC1L19 );
TC1L14 = SUM(TC1L14_adder_eqn);


--TC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X22_Y6_N55
--register power-up is low

TC1_D_iw[6] = DFFEAS(TC1L639, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X17_Y5_N39
TC1L18_adder_eqn = ( !TC1_F_pc[13] ) + ( GND ) + ( TC1L23 );
TC1L18 = SUM(TC1L18_adder_eqn);

--TC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X17_Y5_N39
TC1L19_adder_eqn = ( !TC1_F_pc[13] ) + ( GND ) + ( TC1L23 );
TC1L19 = CARRY(TC1L19_adder_eqn);


--TC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X17_Y5_N36
TC1L22_adder_eqn = ( TC1L681Q ) + ( GND ) + ( TC1L27 );
TC1L22 = SUM(TC1L22_adder_eqn);

--TC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X17_Y5_N36
TC1L23_adder_eqn = ( TC1L681Q ) + ( GND ) + ( TC1L27 );
TC1L23 = CARRY(TC1L23_adder_eqn);


--TC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X22_Y6_N46
--register power-up is low

TC1_D_iw[17] = DFFEAS(TC1L650, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X17_Y5_N33
TC1L26_adder_eqn = ( TC1L679Q ) + ( GND ) + ( TC1L31 );
TC1L26 = SUM(TC1L26_adder_eqn);

--TC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X17_Y5_N33
TC1L27_adder_eqn = ( TC1L679Q ) + ( GND ) + ( TC1L31 );
TC1L27 = CARRY(TC1L27_adder_eqn);


--TC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X17_Y5_N30
TC1L30_adder_eqn = ( TC1_F_pc[10] ) + ( GND ) + ( TC1L35 );
TC1L30 = SUM(TC1L30_adder_eqn);

--TC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X17_Y5_N30
TC1L31_adder_eqn = ( TC1_F_pc[10] ) + ( GND ) + ( TC1L35 );
TC1L31 = CARRY(TC1L31_adder_eqn);


--TC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X17_Y5_N27
TC1L34_adder_eqn = ( TC1_F_pc[9] ) + ( GND ) + ( TC1L51 );
TC1L34 = SUM(TC1L34_adder_eqn);

--TC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X17_Y5_N27
TC1L35_adder_eqn = ( TC1_F_pc[9] ) + ( GND ) + ( TC1L51 );
TC1L35 = CARRY(TC1L35_adder_eqn);


--TC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X17_Y5_N15
TC1L38_adder_eqn = ( TC1_F_pc[5] ) + ( GND ) + ( TC1L11 );
TC1L38 = SUM(TC1L38_adder_eqn);

--TC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X17_Y5_N15
TC1L39_adder_eqn = ( TC1_F_pc[5] ) + ( GND ) + ( TC1L11 );
TC1L39 = CARRY(TC1L39_adder_eqn);


--TC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X17_Y5_N18
TC1L42_adder_eqn = ( TC1_F_pc[6] ) + ( GND ) + ( TC1L39 );
TC1L42 = SUM(TC1L42_adder_eqn);

--TC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X17_Y5_N18
TC1L43_adder_eqn = ( TC1_F_pc[6] ) + ( GND ) + ( TC1L39 );
TC1L43 = CARRY(TC1L43_adder_eqn);


--TC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X17_Y5_N21
TC1L46_adder_eqn = ( TC1_F_pc[7] ) + ( GND ) + ( TC1L43 );
TC1L46 = SUM(TC1L46_adder_eqn);

--TC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X17_Y5_N21
TC1L47_adder_eqn = ( TC1_F_pc[7] ) + ( GND ) + ( TC1L43 );
TC1L47 = CARRY(TC1L47_adder_eqn);


--TC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X17_Y5_N24
TC1L50_adder_eqn = ( TC1_F_pc[8] ) + ( GND ) + ( TC1L47 );
TC1L50 = SUM(TC1L50_adder_eqn);

--TC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X17_Y5_N24
TC1L51_adder_eqn = ( TC1_F_pc[8] ) + ( GND ) + ( TC1L47 );
TC1L51 = CARRY(TC1L51_adder_eqn);


--TC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X23_Y5_N1
--register power-up is low

TC1_E_shift_rot_result[1] = DFFEAS(TC1L451, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[1],  ,  , TC1_E_new_inst);


--TC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X17_Y5_N0
TC1L54_adder_eqn = ( TC1_F_pc[0] ) + ( VCC ) + ( !VCC );
TC1L54 = SUM(TC1L54_adder_eqn);

--TC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X17_Y5_N0
TC1L55_adder_eqn = ( TC1_F_pc[0] ) + ( VCC ) + ( !VCC );
TC1L55 = CARRY(TC1L55_adder_eqn);


--TC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X24_Y5_N6
TC1L122_adder_eqn = ( TC1_E_src1[1] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[1]) ) + ( TC1L131 );
TC1L122 = SUM(TC1L122_adder_eqn);

--TC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X24_Y5_N6
TC1L123_adder_eqn = ( TC1_E_src1[1] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[1]) ) + ( TC1L131 );
TC1L123 = CARRY(TC1L123_adder_eqn);


--TC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at LABCELL_X17_Y5_N3
TC1L58_adder_eqn = ( TC1_F_pc[1] ) + ( GND ) + ( TC1L55 );
TC1L58 = SUM(TC1L58_adder_eqn);

--TC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at LABCELL_X17_Y5_N3
TC1L59_adder_eqn = ( TC1_F_pc[1] ) + ( GND ) + ( TC1L55 );
TC1L59 = CARRY(TC1L59_adder_eqn);


--TC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X22_Y6_N58
--register power-up is low

TC1_D_iw[7] = DFFEAS(TC1L640, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X18_Y5_N38
--register power-up is low

TC1_F_pc[10] = DFFEAS(TC1L693, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X18_Y5_N35
--register power-up is low

TC1_F_pc[9] = DFFEAS(TC1L692, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X18_Y5_N2
--register power-up is low

TC1_F_pc[14] = DFFEAS(TC1L697, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X18_Y5_N7
--register power-up is low

TC1_F_pc[12] = DFFEAS(TC1L695, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X18_Y5_N5
--register power-up is low

TC1_F_pc[11] = DFFEAS(TC1L694, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X22_Y5_N1
--register power-up is low

TC1_W_alu_result[1] = DFFEAS(TC1L312, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X16_Y4_N13
--register power-up is low

TC1_av_ld_byte0_data[1] = DFFEAS(HC1_src_data[1], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L911, TC1_av_ld_byte1_data[1],  ,  , TC1L1017);


--TC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X18_Y3_N25
--register power-up is low

TC1_av_ld_byte0_data[2] = DFFEAS(HC1L16, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L911, TC1_av_ld_byte1_data[2],  ,  , TC1L1017);


--TC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X16_Y4_N19
--register power-up is low

TC1_av_ld_byte0_data[3] = DFFEAS(HC1L18, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L911, TC1_av_ld_byte1_data[3],  ,  , TC1L1017);


--TC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X16_Y4_N25
--register power-up is low

TC1_av_ld_byte0_data[4] = DFFEAS(HC1L21, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L911, TC1_av_ld_byte1_data[4],  ,  , TC1L1017);


--TC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X16_Y4_N7
--register power-up is low

TC1_av_ld_byte0_data[5] = DFFEAS(HC1L24, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L911, TC1_av_ld_byte1_data[5],  ,  , TC1L1017);


--TC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X16_Y4_N1
--register power-up is low

TC1_av_ld_byte0_data[6] = DFFEAS(HC1L27, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L911, TC1_av_ld_byte1_data[6],  ,  , TC1L1017);


--TC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X18_Y3_N31
--register power-up is low

TC1_av_ld_byte0_data[7] = DFFEAS(HC1L30, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L911, TC1_av_ld_byte1_data[7],  ,  , TC1L1017);


--EB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X2_Y3_N7
--register power-up is low

EB1_count[0] = AMPP_FUNCTION(A1L5, EB1L23, !N1_clr_reg, !Q1_state[4], EB1L71);


--EB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X6_Y2_N14
--register power-up is low

EB1_td_shift[10] = AMPP_FUNCTION(A1L5, EB1L82, !N1_clr_reg, !Q1_state[4], EB1L71);


--EB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X2_Y3_N17
--register power-up is low

EB1_count[8] = AMPP_FUNCTION(A1L5, EB1_count[7], !N1_clr_reg, !Q1_state[4], GND, EB1L71);


--QD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y4_N23
--register power-up is low

QD1_sr[3] = DFFEAS(QD1L60, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--CD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y5_N20
--register power-up is low

CD1_break_readreg[1] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[1],  , CD1L44, VCC);


--MD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X7_Y4_N4
--register power-up is low

MD1_MonDReg[1] = DFFEAS(MD1L53, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[1],  , MD1L100, !PD1_take_action_ocimem_b);


--YD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[0] = YD1_q_a[0]_PORT_A_data_out[0];

--YD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[23] = YD1_q_a[0]_PORT_A_data_out[17];

--YD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[22] = YD1_q_a[0]_PORT_A_data_out[16];

--YD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[21] = YD1_q_a[0]_PORT_A_data_out[15];

--YD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[20] = YD1_q_a[0]_PORT_A_data_out[14];

--YD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[19] = YD1_q_a[0]_PORT_A_data_out[13];

--YD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[18] = YD1_q_a[0]_PORT_A_data_out[12];

--YD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[17] = YD1_q_a[0]_PORT_A_data_out[11];

--YD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[16] = YD1_q_a[0]_PORT_A_data_out[10];

--YD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[7] = YD1_q_a[0]_PORT_A_data_out[7];

--YD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[6] = YD1_q_a[0]_PORT_A_data_out[6];

--YD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[5] = YD1_q_a[0]_PORT_A_data_out[5];

--YD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[4] = YD1_q_a[0]_PORT_A_data_out[4];

--YD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[3] = YD1_q_a[0]_PORT_A_data_out[3];

--YD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[2] = YD1_q_a[0]_PORT_A_data_out[2];

--YD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y4_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L160, MD1L161, MD1L162, MD1L163, MD1L164, MD1L165, MD1L166, MD1L167, , , MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, MD1L181, MD1L182, MD1L183, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L192;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L192;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L155, MD1L157);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[1] = YD1_q_a[0]_PORT_A_data_out[1];


--MD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X6_Y5_N31
--register power-up is low

MD1_MonAReg[2] = DFFEAS(MD1L7, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[26],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X6_Y5_N38
--register power-up is low

MD1_MonAReg[4] = DFFEAS(MD1L11, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[28],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X6_Y5_N34
--register power-up is low

MD1_MonAReg[3] = DFFEAS(MD1L15, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[27],  ,  , PD1_take_action_ocimem_a);


--TC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X18_Y7_N5
--register power-up is low

TC1_E_shift_rot_cnt[4] = DFFEAS(TC1L197, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src2[4],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X18_Y7_N35
--register power-up is low

TC1_E_shift_rot_cnt[3] = DFFEAS(TC1L198, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src2[3],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X18_Y7_N17
--register power-up is low

TC1_E_shift_rot_cnt[2] = DFFEAS(TC1L199, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src2[2],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X18_Y7_N8
--register power-up is low

TC1_E_shift_rot_cnt[1] = DFFEAS(TC1L200, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src2[1],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X25_Y7_N38
--register power-up is low

TC1_E_shift_rot_cnt[0] = DFFEAS(TC1L395, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L394,  ,  , !TC1_E_new_inst);


--ZD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[0]_PORT_A_data_in = WB2L25;
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = Y1L2;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = WB2_src_data[32];
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[0] = ZD1_q_a[0]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X6_Y3_N58
--register power-up is low

ZB1_av_readdata_pre[0] = DFFEAS(ZB1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[0],  ,  , U1_read_0);


--TC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X24_Y4_N39
TC1L126_adder_eqn = ( TC1_E_alu_sub ) + ( GND ) + ( TC1L135 );
TC1L126 = SUM(TC1L126_adder_eqn);


--TC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X24_Y7_N16
--register power-up is low

TC1_E_src2[17] = DFFEAS(TC1L761, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X27_Y5_N49
--register power-up is low

TC1_E_src1[17] = DFFEAS(TC1L505, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L514,  );


--TC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X27_Y5_N55
--register power-up is low

TC1_E_src1[1] = DFFEAS(TC1L485, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L514,  );


--TC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X24_Y7_N43
--register power-up is low

TC1_E_src2[23] = DFFEAS(TC1L767, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X24_Y4_N44
--register power-up is low

TC1_E_src1[23] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[23],  , TC1L514, VCC);


--TC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X24_Y7_N46
--register power-up is low

TC1_E_src2[22] = DFFEAS(TC1L766, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X24_Y4_N47
--register power-up is low

TC1_E_src1[22] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[22],  , TC1L514, VCC);


--TC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X24_Y7_N25
--register power-up is low

TC1_E_src2[21] = DFFEAS(TC1L765, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X24_Y4_N50
--register power-up is low

TC1_E_src1[21] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[21],  , TC1L514, VCC);


--TC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X24_Y7_N29
--register power-up is low

TC1_E_src2[20] = DFFEAS(TC1L764, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X24_Y4_N53
--register power-up is low

TC1_E_src1[20] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[20],  , TC1L514, VCC);


--TC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X24_Y7_N56
--register power-up is low

TC1_E_src2[19] = DFFEAS(TC1L763, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X24_Y4_N56
--register power-up is low

TC1_E_src1[19] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[19],  , TC1L514, VCC);


--TC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X24_Y7_N58
--register power-up is low

TC1_E_src2[18] = DFFEAS(TC1L762, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X24_Y5_N32
--register power-up is low

TC1_E_src1[18] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[18],  , TC1L514, VCC);


--TC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X24_Y7_N1
--register power-up is low

TC1_E_src2[25] = DFFEAS(TC1L769, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X22_Y4_N13
--register power-up is low

TC1_E_src1[25] = DFFEAS(TC1L515, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L514,  );


--TC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X24_Y7_N5
--register power-up is low

TC1_E_src2[24] = DFFEAS(TC1L768, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X22_Y4_N16
--register power-up is low

TC1_E_src1[24] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[24],  , TC1L514, VCC);


--TC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X24_Y7_N19
--register power-up is low

TC1_E_src2[27] = DFFEAS(TC1L771, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X24_Y4_N38
--register power-up is low

TC1_E_src1[27] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[27],  , TC1L514, VCC);


--TC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X24_Y7_N22
--register power-up is low

TC1_E_src2[26] = DFFEAS(TC1L770, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X22_Y4_N11
--register power-up is low

TC1_E_src1[26] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[26],  , TC1L514, VCC);


--TC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X24_Y7_N49
--register power-up is low

TC1_E_src2[29] = DFFEAS(TC1L773, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X22_Y4_N52
--register power-up is low

TC1_E_src1[29] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[29],  , TC1L514, VCC);


--TC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X24_Y7_N52
--register power-up is low

TC1_E_src2[28] = DFFEAS(TC1L772, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X22_Y4_N59
--register power-up is low

TC1_E_src1[28] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[28],  , TC1L514, VCC);


--TC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X27_Y5_N28
--register power-up is low

TC1_E_src1[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[0],  , TC1L514, VCC);


--TC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X22_Y4_N37
--register power-up is low

TC1_E_src1[31] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[31],  , TC1L514, VCC);


--TC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X24_Y7_N31
--register power-up is low

TC1_E_src2[30] = DFFEAS(TC1L774, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L776,  );


--TC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X24_Y4_N59
--register power-up is low

TC1_E_src1[30] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[30],  , TC1L514, VCC);


--TC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X23_Y7_N2
--register power-up is low

TC1_W_estatus_reg = DFFEAS(TC1L835, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R, TC1_W_status_reg_pie,  ,  , TC1_R_ctrl_exception);


--TC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X23_Y4_N40
--register power-up is low

TC1_E_shift_rot_result[0] = DFFEAS(TC1L450, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[0],  ,  , TC1_E_new_inst);


--TC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X24_Y5_N3
TC1L130_adder_eqn = ( TC1_E_src1[0] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[0]) ) + ( TC1L139 );
TC1L130 = SUM(TC1L130_adder_eqn);

--TC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X24_Y5_N3
TC1L131_adder_eqn = ( TC1_E_src1[0] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[0]) ) + ( TC1L139 );
TC1L131 = CARRY(TC1L131_adder_eqn);


--ZD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[22]_PORT_A_data_in = WB2L26;
ZD1_q_a[22]_PORT_A_data_in_reg = DFFE(ZD1_q_a[22]_PORT_A_data_in, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[22]_PORT_A_address_reg = DFFE(ZD1_q_a[22]_PORT_A_address, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[22]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[22]_PORT_A_write_enable, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_read_enable = Y1L2;
ZD1_q_a[22]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[22]_PORT_A_read_enable, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_byte_mask = WB2_src_data[34];
ZD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[22]_PORT_A_byte_mask, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[22]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[22]_PORT_A_data_out = MEMORY(ZD1_q_a[22]_PORT_A_data_in_reg, , ZD1_q_a[22]_PORT_A_address_reg, , ZD1_q_a[22]_PORT_A_write_enable_reg, ZD1_q_a[22]_PORT_A_read_enable_reg, , , ZD1_q_a[22]_PORT_A_byte_mask_reg, , ZD1_q_a[22]_clock_0, , ZD1_q_a[22]_clock_enable_0, , , , , );
ZD1_q_a[22] = ZD1_q_a[22]_PORT_A_data_out[0];


--ZD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[23]_PORT_A_data_in = WB2L27;
ZD1_q_a[23]_PORT_A_data_in_reg = DFFE(ZD1_q_a[23]_PORT_A_data_in, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[23]_PORT_A_address_reg = DFFE(ZD1_q_a[23]_PORT_A_address, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[23]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[23]_PORT_A_write_enable, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_PORT_A_read_enable = Y1L2;
ZD1_q_a[23]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[23]_PORT_A_read_enable, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_PORT_A_byte_mask = WB2_src_data[34];
ZD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[23]_PORT_A_byte_mask, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[23]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[23]_PORT_A_data_out = MEMORY(ZD1_q_a[23]_PORT_A_data_in_reg, , ZD1_q_a[23]_PORT_A_address_reg, , ZD1_q_a[23]_PORT_A_write_enable_reg, ZD1_q_a[23]_PORT_A_read_enable_reg, , , ZD1_q_a[23]_PORT_A_byte_mask_reg, , ZD1_q_a[23]_clock_0, , ZD1_q_a[23]_clock_enable_0, , , , , );
ZD1_q_a[23] = ZD1_q_a[23]_PORT_A_data_out[0];


--ZD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[24]_PORT_A_data_in = WB2L28;
ZD1_q_a[24]_PORT_A_data_in_reg = DFFE(ZD1_q_a[24]_PORT_A_data_in, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[24]_PORT_A_address_reg = DFFE(ZD1_q_a[24]_PORT_A_address, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[24]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[24]_PORT_A_write_enable, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_read_enable = Y1L2;
ZD1_q_a[24]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[24]_PORT_A_read_enable, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_byte_mask = WB2_src_data[35];
ZD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[24]_PORT_A_byte_mask, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[24]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[24]_PORT_A_data_out = MEMORY(ZD1_q_a[24]_PORT_A_data_in_reg, , ZD1_q_a[24]_PORT_A_address_reg, , ZD1_q_a[24]_PORT_A_write_enable_reg, ZD1_q_a[24]_PORT_A_read_enable_reg, , , ZD1_q_a[24]_PORT_A_byte_mask_reg, , ZD1_q_a[24]_clock_0, , ZD1_q_a[24]_clock_enable_0, , , , , );
ZD1_q_a[24] = ZD1_q_a[24]_PORT_A_data_out[0];


--ZD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[25]_PORT_A_data_in = WB2L29;
ZD1_q_a[25]_PORT_A_data_in_reg = DFFE(ZD1_q_a[25]_PORT_A_data_in, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[25]_PORT_A_address_reg = DFFE(ZD1_q_a[25]_PORT_A_address, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[25]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[25]_PORT_A_write_enable, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_PORT_A_read_enable = Y1L2;
ZD1_q_a[25]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[25]_PORT_A_read_enable, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_PORT_A_byte_mask = WB2_src_data[35];
ZD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[25]_PORT_A_byte_mask, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[25]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[25]_PORT_A_data_out = MEMORY(ZD1_q_a[25]_PORT_A_data_in_reg, , ZD1_q_a[25]_PORT_A_address_reg, , ZD1_q_a[25]_PORT_A_write_enable_reg, ZD1_q_a[25]_PORT_A_read_enable_reg, , , ZD1_q_a[25]_PORT_A_byte_mask_reg, , ZD1_q_a[25]_clock_0, , ZD1_q_a[25]_clock_enable_0, , , , , );
ZD1_q_a[25] = ZD1_q_a[25]_PORT_A_data_out[0];


--ZD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[26]_PORT_A_data_in = WB2L30;
ZD1_q_a[26]_PORT_A_data_in_reg = DFFE(ZD1_q_a[26]_PORT_A_data_in, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[26]_PORT_A_address_reg = DFFE(ZD1_q_a[26]_PORT_A_address, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[26]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[26]_PORT_A_write_enable, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_read_enable = Y1L2;
ZD1_q_a[26]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[26]_PORT_A_read_enable, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_byte_mask = WB2_src_data[35];
ZD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[26]_PORT_A_byte_mask, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[26]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[26]_PORT_A_data_out = MEMORY(ZD1_q_a[26]_PORT_A_data_in_reg, , ZD1_q_a[26]_PORT_A_address_reg, , ZD1_q_a[26]_PORT_A_write_enable_reg, ZD1_q_a[26]_PORT_A_read_enable_reg, , , ZD1_q_a[26]_PORT_A_byte_mask_reg, , ZD1_q_a[26]_clock_0, , ZD1_q_a[26]_clock_enable_0, , , , , );
ZD1_q_a[26] = ZD1_q_a[26]_PORT_A_data_out[0];


--ZD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[11]_PORT_A_data_in = WB2L31;
ZD1_q_a[11]_PORT_A_data_in_reg = DFFE(ZD1_q_a[11]_PORT_A_data_in, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[11]_PORT_A_address_reg = DFFE(ZD1_q_a[11]_PORT_A_address, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[11]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[11]_PORT_A_write_enable, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_read_enable = Y1L2;
ZD1_q_a[11]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[11]_PORT_A_read_enable, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_byte_mask = WB2_src_data[33];
ZD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[11]_PORT_A_byte_mask, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[11]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[11]_PORT_A_data_out = MEMORY(ZD1_q_a[11]_PORT_A_data_in_reg, , ZD1_q_a[11]_PORT_A_address_reg, , ZD1_q_a[11]_PORT_A_write_enable_reg, ZD1_q_a[11]_PORT_A_read_enable_reg, , , ZD1_q_a[11]_PORT_A_byte_mask_reg, , ZD1_q_a[11]_clock_0, , ZD1_q_a[11]_clock_enable_0, , , , , );
ZD1_q_a[11] = ZD1_q_a[11]_PORT_A_data_out[0];


--ZD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12] at M10K_X5_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[12]_PORT_A_data_in = WB2L32;
ZD1_q_a[12]_PORT_A_data_in_reg = DFFE(ZD1_q_a[12]_PORT_A_data_in, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[12]_PORT_A_address_reg = DFFE(ZD1_q_a[12]_PORT_A_address, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[12]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[12]_PORT_A_write_enable, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_PORT_A_read_enable = Y1L2;
ZD1_q_a[12]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[12]_PORT_A_read_enable, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_PORT_A_byte_mask = WB2_src_data[33];
ZD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[12]_PORT_A_byte_mask, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[12]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[12]_PORT_A_data_out = MEMORY(ZD1_q_a[12]_PORT_A_data_in_reg, , ZD1_q_a[12]_PORT_A_address_reg, , ZD1_q_a[12]_PORT_A_write_enable_reg, ZD1_q_a[12]_PORT_A_read_enable_reg, , , ZD1_q_a[12]_PORT_A_byte_mask_reg, , ZD1_q_a[12]_clock_0, , ZD1_q_a[12]_clock_enable_0, , , , , );
ZD1_q_a[12] = ZD1_q_a[12]_PORT_A_data_out[0];


--ZD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[13]_PORT_A_data_in = WB2L33;
ZD1_q_a[13]_PORT_A_data_in_reg = DFFE(ZD1_q_a[13]_PORT_A_data_in, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[13]_PORT_A_address_reg = DFFE(ZD1_q_a[13]_PORT_A_address, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[13]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[13]_PORT_A_write_enable, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_read_enable = Y1L2;
ZD1_q_a[13]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[13]_PORT_A_read_enable, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_byte_mask = WB2_src_data[33];
ZD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[13]_PORT_A_byte_mask, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[13]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[13]_PORT_A_data_out = MEMORY(ZD1_q_a[13]_PORT_A_data_in_reg, , ZD1_q_a[13]_PORT_A_address_reg, , ZD1_q_a[13]_PORT_A_write_enable_reg, ZD1_q_a[13]_PORT_A_read_enable_reg, , , ZD1_q_a[13]_PORT_A_byte_mask_reg, , ZD1_q_a[13]_clock_0, , ZD1_q_a[13]_clock_enable_0, , , , , );
ZD1_q_a[13] = ZD1_q_a[13]_PORT_A_data_out[0];


--ZD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14] at M10K_X26_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[14]_PORT_A_data_in = WB2L34;
ZD1_q_a[14]_PORT_A_data_in_reg = DFFE(ZD1_q_a[14]_PORT_A_data_in, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[14]_PORT_A_address_reg = DFFE(ZD1_q_a[14]_PORT_A_address, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[14]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[14]_PORT_A_write_enable, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_PORT_A_read_enable = Y1L2;
ZD1_q_a[14]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[14]_PORT_A_read_enable, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_PORT_A_byte_mask = WB2_src_data[33];
ZD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[14]_PORT_A_byte_mask, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[14]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[14]_PORT_A_data_out = MEMORY(ZD1_q_a[14]_PORT_A_data_in_reg, , ZD1_q_a[14]_PORT_A_address_reg, , ZD1_q_a[14]_PORT_A_write_enable_reg, ZD1_q_a[14]_PORT_A_read_enable_reg, , , ZD1_q_a[14]_PORT_A_byte_mask_reg, , ZD1_q_a[14]_clock_0, , ZD1_q_a[14]_clock_enable_0, , , , , );
ZD1_q_a[14] = ZD1_q_a[14]_PORT_A_data_out[0];


--ZD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[15]_PORT_A_data_in = WB2L35;
ZD1_q_a[15]_PORT_A_data_in_reg = DFFE(ZD1_q_a[15]_PORT_A_data_in, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[15]_PORT_A_address_reg = DFFE(ZD1_q_a[15]_PORT_A_address, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[15]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[15]_PORT_A_write_enable, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_PORT_A_read_enable = Y1L2;
ZD1_q_a[15]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[15]_PORT_A_read_enable, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_PORT_A_byte_mask = WB2_src_data[33];
ZD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[15]_PORT_A_byte_mask, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[15]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[15]_PORT_A_data_out = MEMORY(ZD1_q_a[15]_PORT_A_data_in_reg, , ZD1_q_a[15]_PORT_A_address_reg, , ZD1_q_a[15]_PORT_A_write_enable_reg, ZD1_q_a[15]_PORT_A_read_enable_reg, , , ZD1_q_a[15]_PORT_A_byte_mask_reg, , ZD1_q_a[15]_clock_0, , ZD1_q_a[15]_clock_enable_0, , , , , );
ZD1_q_a[15] = ZD1_q_a[15]_PORT_A_data_out[0];


--ZD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[16]_PORT_A_data_in = WB2L36;
ZD1_q_a[16]_PORT_A_data_in_reg = DFFE(ZD1_q_a[16]_PORT_A_data_in, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[16]_PORT_A_address_reg = DFFE(ZD1_q_a[16]_PORT_A_address, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[16]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[16]_PORT_A_write_enable, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_read_enable = Y1L2;
ZD1_q_a[16]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[16]_PORT_A_read_enable, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_byte_mask = WB2_src_data[34];
ZD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[16]_PORT_A_byte_mask, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[16]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[16]_PORT_A_data_out = MEMORY(ZD1_q_a[16]_PORT_A_data_in_reg, , ZD1_q_a[16]_PORT_A_address_reg, , ZD1_q_a[16]_PORT_A_write_enable_reg, ZD1_q_a[16]_PORT_A_read_enable_reg, , , ZD1_q_a[16]_PORT_A_byte_mask_reg, , ZD1_q_a[16]_clock_0, , ZD1_q_a[16]_clock_enable_0, , , , , );
ZD1_q_a[16] = ZD1_q_a[16]_PORT_A_data_out[0];


--ZD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[1]_PORT_A_data_in = WB2L37;
ZD1_q_a[1]_PORT_A_data_in_reg = DFFE(ZD1_q_a[1]_PORT_A_data_in, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[1]_PORT_A_address_reg = DFFE(ZD1_q_a[1]_PORT_A_address, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[1]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[1]_PORT_A_write_enable, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_PORT_A_read_enable = Y1L2;
ZD1_q_a[1]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[1]_PORT_A_read_enable, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_PORT_A_byte_mask = WB2_src_data[32];
ZD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[1]_PORT_A_byte_mask, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[1]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[1]_PORT_A_data_out = MEMORY(ZD1_q_a[1]_PORT_A_data_in_reg, , ZD1_q_a[1]_PORT_A_address_reg, , ZD1_q_a[1]_PORT_A_write_enable_reg, ZD1_q_a[1]_PORT_A_read_enable_reg, , , ZD1_q_a[1]_PORT_A_byte_mask_reg, , ZD1_q_a[1]_clock_0, , ZD1_q_a[1]_clock_enable_0, , , , , );
ZD1_q_a[1] = ZD1_q_a[1]_PORT_A_data_out[0];


--ZD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2] at M10K_X26_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[2]_PORT_A_data_in = WB2L38;
ZD1_q_a[2]_PORT_A_data_in_reg = DFFE(ZD1_q_a[2]_PORT_A_data_in, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[2]_PORT_A_address_reg = DFFE(ZD1_q_a[2]_PORT_A_address, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[2]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[2]_PORT_A_write_enable, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_read_enable = Y1L2;
ZD1_q_a[2]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[2]_PORT_A_read_enable, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_byte_mask = WB2_src_data[32];
ZD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[2]_PORT_A_byte_mask, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[2]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[2]_PORT_A_data_out = MEMORY(ZD1_q_a[2]_PORT_A_data_in_reg, , ZD1_q_a[2]_PORT_A_address_reg, , ZD1_q_a[2]_PORT_A_write_enable_reg, ZD1_q_a[2]_PORT_A_read_enable_reg, , , ZD1_q_a[2]_PORT_A_byte_mask_reg, , ZD1_q_a[2]_clock_0, , ZD1_q_a[2]_clock_enable_0, , , , , );
ZD1_q_a[2] = ZD1_q_a[2]_PORT_A_data_out[0];


--ZD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3] at M10K_X5_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[3]_PORT_A_data_in = WB2L39;
ZD1_q_a[3]_PORT_A_data_in_reg = DFFE(ZD1_q_a[3]_PORT_A_data_in, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[3]_PORT_A_address_reg = DFFE(ZD1_q_a[3]_PORT_A_address, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[3]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[3]_PORT_A_write_enable, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_PORT_A_read_enable = Y1L2;
ZD1_q_a[3]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[3]_PORT_A_read_enable, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_PORT_A_byte_mask = WB2_src_data[32];
ZD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[3]_PORT_A_byte_mask, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[3]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[3]_PORT_A_data_out = MEMORY(ZD1_q_a[3]_PORT_A_data_in_reg, , ZD1_q_a[3]_PORT_A_address_reg, , ZD1_q_a[3]_PORT_A_write_enable_reg, ZD1_q_a[3]_PORT_A_read_enable_reg, , , ZD1_q_a[3]_PORT_A_byte_mask_reg, , ZD1_q_a[3]_clock_0, , ZD1_q_a[3]_clock_enable_0, , , , , );
ZD1_q_a[3] = ZD1_q_a[3]_PORT_A_data_out[0];


--ZD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[4]_PORT_A_data_in = WB2L40;
ZD1_q_a[4]_PORT_A_data_in_reg = DFFE(ZD1_q_a[4]_PORT_A_data_in, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[4]_PORT_A_address_reg = DFFE(ZD1_q_a[4]_PORT_A_address, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[4]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[4]_PORT_A_write_enable, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_read_enable = Y1L2;
ZD1_q_a[4]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[4]_PORT_A_read_enable, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_byte_mask = WB2_src_data[32];
ZD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[4]_PORT_A_byte_mask, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[4]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[4]_PORT_A_data_out = MEMORY(ZD1_q_a[4]_PORT_A_data_in_reg, , ZD1_q_a[4]_PORT_A_address_reg, , ZD1_q_a[4]_PORT_A_write_enable_reg, ZD1_q_a[4]_PORT_A_read_enable_reg, , , ZD1_q_a[4]_PORT_A_byte_mask_reg, , ZD1_q_a[4]_clock_0, , ZD1_q_a[4]_clock_enable_0, , , , , );
ZD1_q_a[4] = ZD1_q_a[4]_PORT_A_data_out[0];


--ZD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[5]_PORT_A_data_in = WB2L41;
ZD1_q_a[5]_PORT_A_data_in_reg = DFFE(ZD1_q_a[5]_PORT_A_data_in, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[5]_PORT_A_address_reg = DFFE(ZD1_q_a[5]_PORT_A_address, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[5]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[5]_PORT_A_write_enable, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_PORT_A_read_enable = Y1L2;
ZD1_q_a[5]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[5]_PORT_A_read_enable, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_PORT_A_byte_mask = WB2_src_data[32];
ZD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[5]_PORT_A_byte_mask, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[5]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[5]_PORT_A_data_out = MEMORY(ZD1_q_a[5]_PORT_A_data_in_reg, , ZD1_q_a[5]_PORT_A_address_reg, , ZD1_q_a[5]_PORT_A_write_enable_reg, ZD1_q_a[5]_PORT_A_read_enable_reg, , , ZD1_q_a[5]_PORT_A_byte_mask_reg, , ZD1_q_a[5]_clock_0, , ZD1_q_a[5]_clock_enable_0, , , , , );
ZD1_q_a[5] = ZD1_q_a[5]_PORT_A_data_out[0];


--TC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X16_Y5_N17
--register power-up is low

TC1_F_pc[2] = DFFEAS(TC1L686, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--ZD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8] at M10K_X5_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[8]_PORT_A_data_in = WB2L42;
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = Y1L2;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = WB2_src_data[33];
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[8] = ZD1_q_a[8]_PORT_A_data_out[0];


--TC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X22_Y6_N25
--register power-up is low

TC1_D_iw[27] = DFFEAS(TC1L660, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X22_Y6_N1
--register power-up is low

TC1_D_iw[28] = DFFEAS(TC1L661, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X22_Y6_N4
--register power-up is low

TC1_D_iw[29] = DFFEAS(TC1L662, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X22_Y6_N52
--register power-up is low

TC1_D_iw[30] = DFFEAS(TC1L663, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X22_Y6_N22
--register power-up is low

TC1_D_iw[31] = DFFEAS(TC1L664, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--ZD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[10]_PORT_A_data_in = WB2L43;
ZD1_q_a[10]_PORT_A_data_in_reg = DFFE(ZD1_q_a[10]_PORT_A_data_in, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[10]_PORT_A_address_reg = DFFE(ZD1_q_a[10]_PORT_A_address, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[10]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[10]_PORT_A_write_enable, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_PORT_A_read_enable = Y1L2;
ZD1_q_a[10]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[10]_PORT_A_read_enable, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_PORT_A_byte_mask = WB2_src_data[33];
ZD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[10]_PORT_A_byte_mask, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[10]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[10]_PORT_A_data_out = MEMORY(ZD1_q_a[10]_PORT_A_data_in_reg, , ZD1_q_a[10]_PORT_A_address_reg, , ZD1_q_a[10]_PORT_A_write_enable_reg, ZD1_q_a[10]_PORT_A_read_enable_reg, , , ZD1_q_a[10]_PORT_A_byte_mask_reg, , ZD1_q_a[10]_clock_0, , ZD1_q_a[10]_clock_enable_0, , , , , );
ZD1_q_a[10] = ZD1_q_a[10]_PORT_A_data_out[0];


--TC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X17_Y5_N49
--register power-up is low

TC1_F_pc[3] = DFFEAS(TC1L698, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid, VCC,  ,  , TC1_R_ctrl_exception);


--ZD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[9]_PORT_A_data_in = WB2L44;
ZD1_q_a[9]_PORT_A_data_in_reg = DFFE(ZD1_q_a[9]_PORT_A_data_in, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[9]_PORT_A_address_reg = DFFE(ZD1_q_a[9]_PORT_A_address, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[9]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[9]_PORT_A_write_enable, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_read_enable = Y1L2;
ZD1_q_a[9]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[9]_PORT_A_read_enable, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_byte_mask = WB2_src_data[33];
ZD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[9]_PORT_A_byte_mask, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[9]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[9]_PORT_A_data_out = MEMORY(ZD1_q_a[9]_PORT_A_data_in_reg, , ZD1_q_a[9]_PORT_A_address_reg, , ZD1_q_a[9]_PORT_A_write_enable_reg, ZD1_q_a[9]_PORT_A_read_enable_reg, , , ZD1_q_a[9]_PORT_A_byte_mask_reg, , ZD1_q_a[9]_clock_0, , ZD1_q_a[9]_clock_enable_0, , , , , );
ZD1_q_a[9] = ZD1_q_a[9]_PORT_A_data_out[0];


--TC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X16_Y5_N19
--register power-up is low

TC1_F_pc[4] = DFFEAS(TC1L687, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X23_Y4_N47
--register power-up is low

TC1_E_shift_rot_result[18] = DFFEAS(TC1L468, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[18],  ,  , TC1_E_new_inst);


--ZD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[20]_PORT_A_data_in = WB2L45;
ZD1_q_a[20]_PORT_A_data_in_reg = DFFE(ZD1_q_a[20]_PORT_A_data_in, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[20]_PORT_A_address_reg = DFFE(ZD1_q_a[20]_PORT_A_address, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[20]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[20]_PORT_A_write_enable, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_read_enable = Y1L2;
ZD1_q_a[20]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[20]_PORT_A_read_enable, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_byte_mask = WB2_src_data[34];
ZD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[20]_PORT_A_byte_mask, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[20]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[20]_PORT_A_data_out = MEMORY(ZD1_q_a[20]_PORT_A_data_in_reg, , ZD1_q_a[20]_PORT_A_address_reg, , ZD1_q_a[20]_PORT_A_write_enable_reg, ZD1_q_a[20]_PORT_A_read_enable_reg, , , ZD1_q_a[20]_PORT_A_byte_mask_reg, , ZD1_q_a[20]_clock_0, , ZD1_q_a[20]_clock_enable_0, , , , , );
ZD1_q_a[20] = ZD1_q_a[20]_PORT_A_data_out[0];


--ZD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6] at M10K_X14_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[6]_PORT_A_data_in = WB2L46;
ZD1_q_a[6]_PORT_A_data_in_reg = DFFE(ZD1_q_a[6]_PORT_A_data_in, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[6]_PORT_A_address_reg = DFFE(ZD1_q_a[6]_PORT_A_address, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[6]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[6]_PORT_A_write_enable, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_read_enable = Y1L2;
ZD1_q_a[6]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[6]_PORT_A_read_enable, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_byte_mask = WB2_src_data[32];
ZD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[6]_PORT_A_byte_mask, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[6]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[6]_PORT_A_data_out = MEMORY(ZD1_q_a[6]_PORT_A_data_in_reg, , ZD1_q_a[6]_PORT_A_address_reg, , ZD1_q_a[6]_PORT_A_write_enable_reg, ZD1_q_a[6]_PORT_A_read_enable_reg, , , ZD1_q_a[6]_PORT_A_byte_mask_reg, , ZD1_q_a[6]_clock_0, , ZD1_q_a[6]_clock_enable_0, , , , , );
ZD1_q_a[6] = ZD1_q_a[6]_PORT_A_data_out[0];


--ZD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21] at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[21]_PORT_A_data_in = WB2L47;
ZD1_q_a[21]_PORT_A_data_in_reg = DFFE(ZD1_q_a[21]_PORT_A_data_in, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[21]_PORT_A_address_reg = DFFE(ZD1_q_a[21]_PORT_A_address, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[21]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[21]_PORT_A_write_enable, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_PORT_A_read_enable = Y1L2;
ZD1_q_a[21]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[21]_PORT_A_read_enable, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_PORT_A_byte_mask = WB2_src_data[34];
ZD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[21]_PORT_A_byte_mask, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[21]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[21]_PORT_A_data_out = MEMORY(ZD1_q_a[21]_PORT_A_data_in_reg, , ZD1_q_a[21]_PORT_A_address_reg, , ZD1_q_a[21]_PORT_A_write_enable_reg, ZD1_q_a[21]_PORT_A_read_enable_reg, , , ZD1_q_a[21]_PORT_A_byte_mask_reg, , ZD1_q_a[21]_clock_0, , ZD1_q_a[21]_clock_enable_0, , , , , );
ZD1_q_a[21] = ZD1_q_a[21]_PORT_A_data_out[0];


--ZD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[19]_PORT_A_data_in = WB2L48;
ZD1_q_a[19]_PORT_A_data_in_reg = DFFE(ZD1_q_a[19]_PORT_A_data_in, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[19]_PORT_A_address_reg = DFFE(ZD1_q_a[19]_PORT_A_address, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[19]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[19]_PORT_A_write_enable, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_PORT_A_read_enable = Y1L2;
ZD1_q_a[19]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[19]_PORT_A_read_enable, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_PORT_A_byte_mask = WB2_src_data[34];
ZD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[19]_PORT_A_byte_mask, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[19]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[19]_PORT_A_data_out = MEMORY(ZD1_q_a[19]_PORT_A_data_in_reg, , ZD1_q_a[19]_PORT_A_address_reg, , ZD1_q_a[19]_PORT_A_write_enable_reg, ZD1_q_a[19]_PORT_A_read_enable_reg, , , ZD1_q_a[19]_PORT_A_byte_mask_reg, , ZD1_q_a[19]_clock_0, , ZD1_q_a[19]_clock_enable_0, , , , , );
ZD1_q_a[19] = ZD1_q_a[19]_PORT_A_data_out[0];


--ZD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18] at M10K_X14_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[18]_PORT_A_data_in = WB2L49;
ZD1_q_a[18]_PORT_A_data_in_reg = DFFE(ZD1_q_a[18]_PORT_A_data_in, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[18]_PORT_A_address_reg = DFFE(ZD1_q_a[18]_PORT_A_address, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[18]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[18]_PORT_A_write_enable, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_read_enable = Y1L2;
ZD1_q_a[18]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[18]_PORT_A_read_enable, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_byte_mask = WB2_src_data[34];
ZD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[18]_PORT_A_byte_mask, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[18]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[18]_PORT_A_data_out = MEMORY(ZD1_q_a[18]_PORT_A_data_in_reg, , ZD1_q_a[18]_PORT_A_address_reg, , ZD1_q_a[18]_PORT_A_write_enable_reg, ZD1_q_a[18]_PORT_A_read_enable_reg, , , ZD1_q_a[18]_PORT_A_byte_mask_reg, , ZD1_q_a[18]_clock_0, , ZD1_q_a[18]_clock_enable_0, , , , , );
ZD1_q_a[18] = ZD1_q_a[18]_PORT_A_data_out[0];


--ZD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[17]_PORT_A_data_in = WB2L50;
ZD1_q_a[17]_PORT_A_data_in_reg = DFFE(ZD1_q_a[17]_PORT_A_data_in, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[17]_PORT_A_address_reg = DFFE(ZD1_q_a[17]_PORT_A_address, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[17]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[17]_PORT_A_write_enable, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_PORT_A_read_enable = Y1L2;
ZD1_q_a[17]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[17]_PORT_A_read_enable, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_PORT_A_byte_mask = WB2_src_data[34];
ZD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[17]_PORT_A_byte_mask, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[17]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[17]_PORT_A_data_out = MEMORY(ZD1_q_a[17]_PORT_A_data_in_reg, , ZD1_q_a[17]_PORT_A_address_reg, , ZD1_q_a[17]_PORT_A_write_enable_reg, ZD1_q_a[17]_PORT_A_read_enable_reg, , , ZD1_q_a[17]_PORT_A_byte_mask_reg, , ZD1_q_a[17]_clock_0, , ZD1_q_a[17]_clock_enable_0, , , , , );
ZD1_q_a[17] = ZD1_q_a[17]_PORT_A_data_out[0];


--TC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X18_Y5_N25
--register power-up is low

TC1_F_pc[5] = DFFEAS(TC1L688, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X18_Y5_N29
--register power-up is low

TC1_F_pc[6] = DFFEAS(TC1L689, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X18_Y5_N55
--register power-up is low

TC1_F_pc[7] = DFFEAS(TC1L690, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X18_Y5_N58
--register power-up is low

TC1_F_pc[8] = DFFEAS(TC1L691, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X18_Y5_N16
--register power-up is low

TC1_F_pc[0] = DFFEAS(TC1L684, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X16_Y5_N49
--register power-up is low

TC1_F_pc[1] = DFFEAS(TC1L685, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--ZD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7] at M10K_X26_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[7]_PORT_A_data_in = WB2L51;
ZD1_q_a[7]_PORT_A_data_in_reg = DFFE(ZD1_q_a[7]_PORT_A_data_in, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[7]_PORT_A_address_reg = DFFE(ZD1_q_a[7]_PORT_A_address, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[7]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[7]_PORT_A_write_enable, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_PORT_A_read_enable = Y1L2;
ZD1_q_a[7]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[7]_PORT_A_read_enable, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_PORT_A_byte_mask = WB2_src_data[32];
ZD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[7]_PORT_A_byte_mask, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[7]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[7]_PORT_A_data_out = MEMORY(ZD1_q_a[7]_PORT_A_data_in_reg, , ZD1_q_a[7]_PORT_A_address_reg, , ZD1_q_a[7]_PORT_A_write_enable_reg, ZD1_q_a[7]_PORT_A_read_enable_reg, , , ZD1_q_a[7]_PORT_A_byte_mask_reg, , ZD1_q_a[7]_clock_0, , ZD1_q_a[7]_clock_enable_0, , , , , );
ZD1_q_a[7] = ZD1_q_a[7]_PORT_A_data_out[0];


--MD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at MLABCELL_X6_Y5_N54
MD1L2_adder_eqn = ( MD1_MonAReg[10] ) + ( VCC ) + ( MD1L20 );
MD1L2 = SUM(MD1L2_adder_eqn);


--ZB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X12_Y3_N4
--register power-up is low

ZB1_av_readdata_pre[1] = DFFEAS(ZB1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[1],  ,  , U1_read_0);


--ZB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X13_Y3_N5
--register power-up is low

ZB1_av_readdata_pre[2] = DFFEAS(ZB1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[2],  ,  , U1_read_0);


--ZB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X13_Y3_N44
--register power-up is low

ZB1_av_readdata_pre[3] = DFFEAS(ZB1L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[3],  ,  , U1_read_0);


--ZB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X13_Y3_N40
--register power-up is low

ZB1_av_readdata_pre[4] = DFFEAS(ZB1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[4],  ,  , U1_read_0);


--ZB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X13_Y3_N58
--register power-up is low

ZB1_av_readdata_pre[5] = DFFEAS(ZB1L13, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[5],  ,  , U1_read_0);


--ZB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X13_Y3_N50
--register power-up is low

ZB1_av_readdata_pre[6] = DFFEAS(ZB1L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[6],  ,  , U1_read_0);


--ZB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X13_Y3_N32
--register power-up is low

ZB1_av_readdata_pre[7] = DFFEAS(ZB1L17, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[7],  ,  , U1_read_0);


--EB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X6_Y2_N34
--register power-up is low

EB1_count[7] = AMPP_FUNCTION(A1L5, EB1L19, !N1_clr_reg, !Q1_state[4], EB1L71);


--QD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y4_N38
--register power-up is low

QD1_sr[4] = DFFEAS(QD1L61, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--CD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X4_Y5_N22
--register power-up is low

CD1_break_readreg[2] = DFFEAS(CD1L5, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--MD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X7_Y4_N10
--register power-up is low

MD1_MonDReg[2] = DFFEAS(MD1L55, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[2],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X6_Y5_N40
--register power-up is low

MD1_MonAReg[5] = DFFEAS(MD1L23, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[29],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X6_Y5_N44
--register power-up is low

MD1_MonAReg[6] = DFFEAS(MD1L27, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[30],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X6_Y5_N47
--register power-up is low

MD1_MonAReg[7] = DFFEAS(MD1L31, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[31],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X6_Y5_N49
--register power-up is low

MD1_MonAReg[8] = DFFEAS(MD1L35, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[32],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X6_Y5_N52
--register power-up is low

MD1_MonAReg[9] = DFFEAS(MD1L19, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[33],  ,  , PD1_take_action_ocimem_a);


--MD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at MLABCELL_X6_Y5_N30
MD1L7_adder_eqn = ( MD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
MD1L7 = SUM(MD1L7_adder_eqn);

--MD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at MLABCELL_X6_Y5_N30
MD1L8_adder_eqn = ( MD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
MD1L8 = CARRY(MD1L8_adder_eqn);


--MD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at MLABCELL_X6_Y5_N36
MD1L11_adder_eqn = ( MD1_MonAReg[4] ) + ( GND ) + ( MD1L16 );
MD1L11 = SUM(MD1L11_adder_eqn);

--MD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at MLABCELL_X6_Y5_N36
MD1L12_adder_eqn = ( MD1_MonAReg[4] ) + ( GND ) + ( MD1L16 );
MD1L12 = CARRY(MD1L12_adder_eqn);


--MD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at MLABCELL_X6_Y5_N33
MD1L15_adder_eqn = ( MD1_MonAReg[3] ) + ( GND ) + ( MD1L8 );
MD1L15 = SUM(MD1L15_adder_eqn);

--MD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at MLABCELL_X6_Y5_N33
MD1L16_adder_eqn = ( MD1_MonAReg[3] ) + ( GND ) + ( MD1L8 );
MD1L16 = CARRY(MD1L16_adder_eqn);


--PB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[0] = PB2_q_b[0]_PORT_B_data_out[0];

--PB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y3_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[7] = PB2_q_b[0]_PORT_B_data_out[7];

--PB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y3_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[6] = PB2_q_b[0]_PORT_B_data_out[6];

--PB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y3_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[5] = PB2_q_b[0]_PORT_B_data_out[5];

--PB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y3_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[4] = PB2_q_b[0]_PORT_B_data_out[4];

--PB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y3_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[3] = PB2_q_b[0]_PORT_B_data_out[3];

--PB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y3_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[2] = PB2_q_b[0]_PORT_B_data_out[2];

--PB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y3_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[1] = PB2_q_b[0]_PORT_B_data_out[1];


--TC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X24_Y4_N36
TC1L134_adder_eqn = ( !TC1_E_invert_arith_src_msb $ (!TC1_E_src1[31]) ) + ( !TC1_E_invert_arith_src_msb $ (!TC1_E_alu_sub $ (TC1_E_src2[31])) ) + ( TC1L143 );
TC1L134 = SUM(TC1L134_adder_eqn);

--TC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X24_Y4_N36
TC1L135_adder_eqn = ( !TC1_E_invert_arith_src_msb $ (!TC1_E_src1[31]) ) + ( !TC1_E_invert_arith_src_msb $ (!TC1_E_alu_sub $ (TC1_E_src2[31])) ) + ( TC1L143 );
TC1L135 = CARRY(TC1L135_adder_eqn);


--ZC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[0] = ZC1_q_b[0]_PORT_B_data_out[0];

--ZC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[31] = ZC1_q_b[0]_PORT_B_data_out[31];

--ZC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[30] = ZC1_q_b[0]_PORT_B_data_out[30];

--ZC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[29] = ZC1_q_b[0]_PORT_B_data_out[29];

--ZC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[28] = ZC1_q_b[0]_PORT_B_data_out[28];

--ZC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[27] = ZC1_q_b[0]_PORT_B_data_out[27];

--ZC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[26] = ZC1_q_b[0]_PORT_B_data_out[26];

--ZC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[25] = ZC1_q_b[0]_PORT_B_data_out[25];

--ZC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[24] = ZC1_q_b[0]_PORT_B_data_out[24];

--ZC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[23] = ZC1_q_b[0]_PORT_B_data_out[23];

--ZC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[22] = ZC1_q_b[0]_PORT_B_data_out[22];

--ZC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[21] = ZC1_q_b[0]_PORT_B_data_out[21];

--ZC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[20] = ZC1_q_b[0]_PORT_B_data_out[20];

--ZC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[19] = ZC1_q_b[0]_PORT_B_data_out[19];

--ZC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[18] = ZC1_q_b[0]_PORT_B_data_out[18];

--ZC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[17] = ZC1_q_b[0]_PORT_B_data_out[17];

--ZC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[16] = ZC1_q_b[0]_PORT_B_data_out[16];

--ZC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[15] = ZC1_q_b[0]_PORT_B_data_out[15];

--ZC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[14] = ZC1_q_b[0]_PORT_B_data_out[14];

--ZC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[13] = ZC1_q_b[0]_PORT_B_data_out[13];

--ZC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[12] = ZC1_q_b[0]_PORT_B_data_out[12];

--ZC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[11] = ZC1_q_b[0]_PORT_B_data_out[11];

--ZC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[10] = ZC1_q_b[0]_PORT_B_data_out[10];

--ZC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[9] = ZC1_q_b[0]_PORT_B_data_out[9];

--ZC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[8] = ZC1_q_b[0]_PORT_B_data_out[8];

--ZC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[7] = ZC1_q_b[0]_PORT_B_data_out[7];

--ZC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[6] = ZC1_q_b[0]_PORT_B_data_out[6];

--ZC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[5] = ZC1_q_b[0]_PORT_B_data_out[5];

--ZC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[4] = ZC1_q_b[0]_PORT_B_data_out[4];

--ZC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[3] = ZC1_q_b[0]_PORT_B_data_out[3];

--ZC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[2] = ZC1_q_b[0]_PORT_B_data_out[2];

--ZC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y5_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(TC1L851, TC1L855, TC1L856, TC1L857, TC1L858, TC1L859, TC1L860, TC1L861, TC1L862, TC1L863, TC1L864, TC1L865, TC1L866, TC1L867, TC1L868, TC1L869, TC1L870, TC1L871, TC1L872, TC1L873, TC1L874, TC1L875, TC1L876, TC1L877, TC1L878, TC1L879, TC1L880, TC1L881, TC1L882, TC1L883, TC1L884, TC1L885, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[1] = ZC1_q_b[0]_PORT_B_data_out[1];


--TC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X23_Y4_N5
--register power-up is low

TC1_E_shift_rot_result[31] = DFFEAS(TC1L481, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[31],  ,  , TC1_E_new_inst);


--TC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X24_Y5_N0
TC1L139_adder_eqn = ( TC1_E_alu_sub ) + ( VCC ) + ( !VCC );
TC1L139 = CARRY(TC1L139_adder_eqn);


--WC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X8_Y4_N40
--register power-up is low

WC1_readdata[22] = DFFEAS(WC1L62, GLOBAL(A1L23),  ,  ,  , YD1_q_a[22],  ,  , !WC1_address[8]);


--TC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X16_Y7_N52
--register power-up is low

TC1_d_writedata[22] = DFFEAS(TC1L1073, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[22],  ,  , TC1L569);


--WC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X10_Y4_N25
--register power-up is low

WC1_readdata[23] = DFFEAS(WC1L64, GLOBAL(A1L23),  ,  ,  , YD1_q_a[23],  ,  , !WC1_address[8]);


--TC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X16_Y7_N31
--register power-up is low

TC1_d_writedata[23] = DFFEAS(TC1L1075, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[23],  ,  , TC1L569);


--WC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X8_Y4_N58
--register power-up is low

WC1_readdata[24] = DFFEAS(WC1L66, GLOBAL(A1L23),  ,  ,  , YD1_q_a[24],  ,  , !WC1_address[8]);


--WC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X8_Y4_N52
--register power-up is low

WC1_readdata[25] = DFFEAS(WC1L68, GLOBAL(A1L23),  ,  ,  , YD1_q_a[25],  ,  , !WC1_address[8]);


--WC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X7_Y6_N25
--register power-up is low

WC1_readdata[26] = DFFEAS(WC1L70, GLOBAL(A1L23),  ,  ,  , YD1_q_a[26],  ,  , !WC1_address[8]);


--WC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X9_Y4_N16
--register power-up is low

WC1_readdata[11] = DFFEAS(WC1L40, GLOBAL(A1L23),  ,  ,  , YD1_q_a[11],  ,  , !WC1_address[8]);


--TC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X13_Y7_N2
--register power-up is low

TC1_d_writedata[11] = DFFEAS(TC1L1050, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[11],  ,  , TC1L234);


--WC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X7_Y6_N58
--register power-up is low

WC1_readdata[12] = DFFEAS(WC1L42, GLOBAL(A1L23),  ,  ,  , YD1_q_a[12],  ,  , !WC1_address[8]);


--TC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X6_Y7_N50
--register power-up is low

TC1_d_writedata[12] = DFFEAS(TC1L1052, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[12],  ,  , TC1L234);


--WC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X7_Y6_N16
--register power-up is low

WC1_readdata[13] = DFFEAS(WC1L44, GLOBAL(A1L23),  ,  ,  , YD1_q_a[13],  ,  , !WC1_address[8]);


--TC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X15_Y7_N5
--register power-up is low

TC1_d_writedata[13] = DFFEAS(TC1L1055, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[13],  ,  , TC1L234);


--WC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X8_Y4_N20
--register power-up is low

WC1_readdata[14] = DFFEAS(WC1L46, GLOBAL(A1L23),  ,  ,  , YD1_q_a[14],  ,  , !WC1_address[8]);


--TC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X15_Y7_N59
--register power-up is low

TC1_d_writedata[14] = DFFEAS(TC1L1057, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[14],  ,  , TC1L234);


--WC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X8_Y4_N13
--register power-up is low

WC1_readdata[15] = DFFEAS(WC1L48, GLOBAL(A1L23),  ,  ,  , YD1_q_a[15],  ,  , !WC1_address[8]);


--TC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X15_Y7_N41
--register power-up is low

TC1_d_writedata[15] = DFFEAS(TC1L1059, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[15],  ,  , TC1L234);


--WC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X8_Y4_N10
--register power-up is low

WC1_readdata[16] = DFFEAS(WC1L50, GLOBAL(A1L23),  ,  ,  , YD1_q_a[16],  ,  , !WC1_address[8]);


--TC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X16_Y7_N34
--register power-up is low

TC1_d_writedata[16] = DFFEAS(TC1L1061, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[16],  ,  , TC1L569);


--WC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X9_Y4_N22
--register power-up is low

WC1_readdata[3] = DFFEAS(BD1L12, GLOBAL(A1L23),  ,  ,  , YD1_q_a[3],  ,  , !WC1_address[8]);


--WC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X7_Y6_N43
--register power-up is low

WC1_readdata[4] = DFFEAS(WC1L26, GLOBAL(A1L23),  ,  ,  , YD1_q_a[4],  ,  , !WC1_address[8]);


--WC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X7_Y6_N1
--register power-up is low

WC1_readdata[5] = DFFEAS(WC1L28, GLOBAL(A1L23),  ,  ,  , YD1_q_a[5],  ,  , !WC1_address[8]);


--WC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X7_Y6_N55
--register power-up is low

WC1_readdata[8] = DFFEAS(WC1L34, GLOBAL(A1L23),  ,  ,  , YD1_q_a[8],  ,  , !WC1_address[8]);


--TC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X13_Y7_N20
--register power-up is low

TC1_d_writedata[8] = DFFEAS(TC1L1044, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[8],  ,  , TC1L234);


--ZD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[27]_PORT_A_data_in = WB2L52;
ZD1_q_a[27]_PORT_A_data_in_reg = DFFE(ZD1_q_a[27]_PORT_A_data_in, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[27]_PORT_A_address_reg = DFFE(ZD1_q_a[27]_PORT_A_address, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[27]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[27]_PORT_A_write_enable, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_PORT_A_read_enable = Y1L2;
ZD1_q_a[27]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[27]_PORT_A_read_enable, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_PORT_A_byte_mask = WB2_src_data[35];
ZD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[27]_PORT_A_byte_mask, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[27]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[27]_PORT_A_data_out = MEMORY(ZD1_q_a[27]_PORT_A_data_in_reg, , ZD1_q_a[27]_PORT_A_address_reg, , ZD1_q_a[27]_PORT_A_write_enable_reg, ZD1_q_a[27]_PORT_A_read_enable_reg, , , ZD1_q_a[27]_PORT_A_byte_mask_reg, , ZD1_q_a[27]_clock_0, , ZD1_q_a[27]_clock_enable_0, , , , , );
ZD1_q_a[27] = ZD1_q_a[27]_PORT_A_data_out[0];


--ZD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[28]_PORT_A_data_in = WB2L53;
ZD1_q_a[28]_PORT_A_data_in_reg = DFFE(ZD1_q_a[28]_PORT_A_data_in, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[28]_PORT_A_address_reg = DFFE(ZD1_q_a[28]_PORT_A_address, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[28]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[28]_PORT_A_write_enable, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_read_enable = Y1L2;
ZD1_q_a[28]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[28]_PORT_A_read_enable, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_byte_mask = WB2_src_data[35];
ZD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[28]_PORT_A_byte_mask, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[28]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[28]_PORT_A_data_out = MEMORY(ZD1_q_a[28]_PORT_A_data_in_reg, , ZD1_q_a[28]_PORT_A_address_reg, , ZD1_q_a[28]_PORT_A_write_enable_reg, ZD1_q_a[28]_PORT_A_read_enable_reg, , , ZD1_q_a[28]_PORT_A_byte_mask_reg, , ZD1_q_a[28]_clock_0, , ZD1_q_a[28]_clock_enable_0, , , , , );
ZD1_q_a[28] = ZD1_q_a[28]_PORT_A_data_out[0];


--ZD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[29]_PORT_A_data_in = WB2L54;
ZD1_q_a[29]_PORT_A_data_in_reg = DFFE(ZD1_q_a[29]_PORT_A_data_in, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[29]_PORT_A_address_reg = DFFE(ZD1_q_a[29]_PORT_A_address, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[29]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[29]_PORT_A_write_enable, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_PORT_A_read_enable = Y1L2;
ZD1_q_a[29]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[29]_PORT_A_read_enable, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_PORT_A_byte_mask = WB2_src_data[35];
ZD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[29]_PORT_A_byte_mask, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[29]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[29]_PORT_A_data_out = MEMORY(ZD1_q_a[29]_PORT_A_data_in_reg, , ZD1_q_a[29]_PORT_A_address_reg, , ZD1_q_a[29]_PORT_A_write_enable_reg, ZD1_q_a[29]_PORT_A_read_enable_reg, , , ZD1_q_a[29]_PORT_A_byte_mask_reg, , ZD1_q_a[29]_clock_0, , ZD1_q_a[29]_clock_enable_0, , , , , );
ZD1_q_a[29] = ZD1_q_a[29]_PORT_A_data_out[0];


--ZD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[30]_PORT_A_data_in = WB2L55;
ZD1_q_a[30]_PORT_A_data_in_reg = DFFE(ZD1_q_a[30]_PORT_A_data_in, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[30]_PORT_A_address_reg = DFFE(ZD1_q_a[30]_PORT_A_address, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[30]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[30]_PORT_A_write_enable, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_read_enable = Y1L2;
ZD1_q_a[30]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[30]_PORT_A_read_enable, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_byte_mask = WB2_src_data[35];
ZD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[30]_PORT_A_byte_mask, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[30]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[30]_PORT_A_data_out = MEMORY(ZD1_q_a[30]_PORT_A_data_in_reg, , ZD1_q_a[30]_PORT_A_address_reg, , ZD1_q_a[30]_PORT_A_write_enable_reg, ZD1_q_a[30]_PORT_A_read_enable_reg, , , ZD1_q_a[30]_PORT_A_byte_mask_reg, , ZD1_q_a[30]_clock_0, , ZD1_q_a[30]_clock_enable_0, , , , , );
ZD1_q_a[30] = ZD1_q_a[30]_PORT_A_data_out[0];


--ZD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[31]_PORT_A_data_in = WB2L56;
ZD1_q_a[31]_PORT_A_data_in_reg = DFFE(ZD1_q_a[31]_PORT_A_data_in, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49], WB2_src_data[50]);
ZD1_q_a[31]_PORT_A_address_reg = DFFE(ZD1_q_a[31]_PORT_A_address, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[31]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[31]_PORT_A_write_enable, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_PORT_A_read_enable = Y1L2;
ZD1_q_a[31]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[31]_PORT_A_read_enable, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_PORT_A_byte_mask = WB2_src_data[35];
ZD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[31]_PORT_A_byte_mask, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[31]_clock_enable_0 = !AB1_r_early_rst;
ZD1_q_a[31]_PORT_A_data_out = MEMORY(ZD1_q_a[31]_PORT_A_data_in_reg, , ZD1_q_a[31]_PORT_A_address_reg, , ZD1_q_a[31]_PORT_A_write_enable_reg, ZD1_q_a[31]_PORT_A_read_enable_reg, , , ZD1_q_a[31]_PORT_A_byte_mask_reg, , ZD1_q_a[31]_clock_0, , ZD1_q_a[31]_clock_enable_0, , , , , );
ZD1_q_a[31] = ZD1_q_a[31]_PORT_A_data_out[0];


--WC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X11_Y4_N26
--register power-up is low

WC1_readdata[10] = DFFEAS(WC1L38, GLOBAL(A1L23),  ,  ,  , YD1_q_a[10],  ,  , !WC1_address[8]);


--TC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X15_Y7_N22
--register power-up is low

TC1_d_writedata[10] = DFFEAS(TC1L1048, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[10],  ,  , TC1L234);


--WC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X7_Y6_N4
--register power-up is low

WC1_readdata[9] = DFFEAS(WC1L36, GLOBAL(A1L23),  ,  ,  , YD1_q_a[9],  ,  , !WC1_address[8]);


--TC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X13_Y7_N14
--register power-up is low

TC1_d_writedata[9] = DFFEAS(TC1L1046, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[9],  ,  , TC1L234);


--TC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X23_Y4_N44
--register power-up is low

TC1_E_shift_rot_result[19] = DFFEAS(TC1L469, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[19],  ,  , TC1_E_new_inst);


--WC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X10_Y4_N19
--register power-up is low

WC1_readdata[20] = DFFEAS(WC1L58, GLOBAL(A1L23),  ,  ,  , YD1_q_a[20],  ,  , !WC1_address[8]);


--TC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X21_Y7_N38
--register power-up is low

TC1_d_writedata[20] = DFFEAS(TC1L1069, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[20],  ,  , TC1L569);


--ZB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X9_Y3_N1
--register power-up is low

ZB1_av_readdata_pre[16] = DFFEAS(U1L30, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[0],  ,  , U1_read_0);


--TC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X19_Y6_N1
--register power-up is low

TC1_av_ld_byte3_data[0] = DFFEAS(HC1L31, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--WC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X8_Y4_N50
--register power-up is low

WC1_readdata[6] = DFFEAS(WC1L30, GLOBAL(A1L23),  ,  ,  , YD1_q_a[6],  ,  , !WC1_address[8]);


--WC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X8_Y4_N7
--register power-up is low

WC1_readdata[21] = DFFEAS(WC1L60, GLOBAL(A1L23),  ,  ,  , YD1_q_a[21],  ,  , !WC1_address[8]);


--TC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X16_Y7_N13
--register power-up is low

TC1_d_writedata[21] = DFFEAS(TC1L1071, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[21],  ,  , TC1L569);


--WC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X9_Y4_N52
--register power-up is low

WC1_readdata[19] = DFFEAS(WC1L56, GLOBAL(A1L23),  ,  ,  , YD1_q_a[19],  ,  , !WC1_address[8]);


--TC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X16_Y7_N16
--register power-up is low

TC1_d_writedata[19] = DFFEAS(TC1L1067, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[19],  ,  , TC1L569);


--WC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X10_Y4_N13
--register power-up is low

WC1_readdata[18] = DFFEAS(WC1L54, GLOBAL(A1L23),  ,  ,  , YD1_q_a[18],  ,  , !WC1_address[8]);


--TC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X12_Y7_N5
--register power-up is low

TC1_d_writedata[18] = DFFEAS(TC1L1065, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[18],  ,  , TC1L569);


--WC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X9_Y4_N31
--register power-up is low

WC1_readdata[17] = DFFEAS(WC1L52, GLOBAL(A1L23),  ,  ,  , YD1_q_a[17],  ,  , !WC1_address[8]);


--TC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X16_Y7_N56
--register power-up is low

TC1_d_writedata[17] = DFFEAS(TC1L1063, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[17],  ,  , TC1L569);


--WC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X10_Y4_N55
--register power-up is low

WC1_readdata[7] = DFFEAS(WC1L32, GLOBAL(A1L23),  ,  ,  , YD1_q_a[7],  ,  , !WC1_address[8]);


--QD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X1_Y5_N26
--register power-up is low

QD1_sr[17] = DFFEAS(QD1L66, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--MD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X6_Y5_N14
--register power-up is low

MD1_MonAReg[10] = DFFEAS(MD1L3, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[17],  ,  , PD1_take_action_ocimem_a);


--MD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at MLABCELL_X6_Y5_N51
MD1L19_adder_eqn = ( MD1_MonAReg[9] ) + ( GND ) + ( MD1L36 );
MD1L19 = SUM(MD1L19_adder_eqn);

--MD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at MLABCELL_X6_Y5_N51
MD1L20_adder_eqn = ( MD1_MonAReg[9] ) + ( GND ) + ( MD1L36 );
MD1L20 = CARRY(MD1L20_adder_eqn);


--EB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y1_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
EB1_rdata[0] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L32, U1L84, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1L1038Q, TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y1_N0
EB1_rdata[7] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L32, U1L84, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1L1038Q, TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y1_N0
EB1_rdata[6] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L32, U1L84, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1L1038Q, TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y1_N0
EB1_rdata[5] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L32, U1L84, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1L1038Q, TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y1_N0
EB1_rdata[4] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L32, U1L84, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1L1038Q, TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y1_N0
EB1_rdata[3] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L32, U1L84, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1L1038Q, TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y1_N0
EB1_rdata[2] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L32, U1L84, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1L1038Q, TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y1_N0
EB1_rdata[1] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L32, U1L84, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1L1038Q, TC1_d_writedata[6], TC1_d_writedata[7]);


--EB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X6_Y2_N38
--register power-up is low

EB1_count[6] = AMPP_FUNCTION(A1L5, EB1L17, !N1_clr_reg, !Q1_state[4], EB1L71);


--QD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X3_Y5_N50
--register power-up is low

QD1_sr[25] = DFFEAS(QD1L67, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--QD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y4_N41
--register power-up is low

QD1_sr[5] = DFFEAS(QD1L68, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--CD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X4_Y5_N26
--register power-up is low

CD1_break_readreg[3] = DFFEAS(CD1L7, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--MD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X4_Y4_N41
--register power-up is low

MD1_MonDReg[3] = DFFEAS(MD1L57, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[3],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at MLABCELL_X6_Y5_N39
MD1L23_adder_eqn = ( MD1_MonAReg[5] ) + ( GND ) + ( MD1L12 );
MD1L23 = SUM(MD1L23_adder_eqn);

--MD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at MLABCELL_X6_Y5_N39
MD1L24_adder_eqn = ( MD1_MonAReg[5] ) + ( GND ) + ( MD1L12 );
MD1L24 = CARRY(MD1L24_adder_eqn);


--MD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at MLABCELL_X6_Y5_N42
MD1L27_adder_eqn = ( MD1_MonAReg[6] ) + ( GND ) + ( MD1L24 );
MD1L27 = SUM(MD1L27_adder_eqn);

--MD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at MLABCELL_X6_Y5_N42
MD1L28_adder_eqn = ( MD1_MonAReg[6] ) + ( GND ) + ( MD1L24 );
MD1L28 = CARRY(MD1L28_adder_eqn);


--MD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at MLABCELL_X6_Y5_N45
MD1L31_adder_eqn = ( MD1_MonAReg[7] ) + ( GND ) + ( MD1L28 );
MD1L31 = SUM(MD1L31_adder_eqn);

--MD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at MLABCELL_X6_Y5_N45
MD1L32_adder_eqn = ( MD1_MonAReg[7] ) + ( GND ) + ( MD1L28 );
MD1L32 = CARRY(MD1L32_adder_eqn);


--MD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at MLABCELL_X6_Y5_N48
MD1L35_adder_eqn = ( MD1_MonAReg[8] ) + ( GND ) + ( MD1L32 );
MD1L35 = SUM(MD1L35_adder_eqn);

--MD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at MLABCELL_X6_Y5_N48
MD1L36_adder_eqn = ( MD1_MonAReg[8] ) + ( GND ) + ( MD1L32 );
MD1L36 = CARRY(MD1L36_adder_eqn);


--QD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X3_Y5_N53
--register power-up is low

QD1_sr[26] = DFFEAS(QD1L69, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--QD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X3_Y5_N11
--register power-up is low

QD1_sr[28] = DFFEAS(QD1L70, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--QD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X3_Y5_N8
--register power-up is low

QD1_sr[27] = DFFEAS(QD1L71, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--sw_d2[0] is sw_d2[0] at FF_X10_Y1_N49
--register power-up is low

sw_d2[0] = DFFEAS(A1L157, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--TC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X24_Y4_N33
TC1L142_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[30]) ) + ( TC1_E_src1[30] ) + ( TC1L147 );
TC1L142 = SUM(TC1L142_adder_eqn);

--TC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X24_Y4_N33
TC1L143_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[30]) ) + ( TC1_E_src1[30] ) + ( TC1L147 );
TC1L143 = CARRY(TC1L143_adder_eqn);


--TC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X27_Y4_N26
--register power-up is low

TC1_W_alu_result[17] = DFFEAS(TC1L328, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X25_Y4_N26
--register power-up is low

TC1_W_alu_result[23] = DFFEAS(TC1L334, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X25_Y4_N29
--register power-up is low

TC1_W_alu_result[22] = DFFEAS(TC1L333, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X25_Y4_N59
--register power-up is low

TC1_W_alu_result[21] = DFFEAS(TC1L332, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X25_Y4_N5
--register power-up is low

TC1_W_alu_result[20] = DFFEAS(TC1L331, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X25_Y4_N55
--register power-up is low

TC1_W_alu_result[19] = DFFEAS(TC1L330, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X25_Y4_N2
--register power-up is low

TC1_W_alu_result[18] = DFFEAS(TC1L329, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X19_Y6_N34
--register power-up is low

TC1_av_ld_byte3_data[1] = DFFEAS(HC1L32, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X25_Y4_N19
--register power-up is low

TC1_W_alu_result[25] = DFFEAS(TC1L336, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X27_Y4_N11
--register power-up is low

TC1_W_alu_result[24] = DFFEAS(TC1L335, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X19_Y6_N40
--register power-up is low

TC1_av_ld_byte3_data[3] = DFFEAS(HC1L33, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X22_Y3_N16
--register power-up is low

TC1_W_alu_result[27] = DFFEAS(TC1L338, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X19_Y6_N43
--register power-up is low

TC1_av_ld_byte3_data[2] = DFFEAS(HC1L34, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X27_Y4_N38
--register power-up is low

TC1_W_alu_result[26] = DFFEAS(TC1L337, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X18_Y6_N1
--register power-up is low

TC1_av_ld_byte3_data[5] = DFFEAS(HC1L35, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X27_Y4_N20
--register power-up is low

TC1_W_alu_result[29] = DFFEAS(TC1L340, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X19_Y6_N31
--register power-up is low

TC1_av_ld_byte3_data[4] = DFFEAS(HC1L36, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X27_Y4_N5
--register power-up is low

TC1_W_alu_result[28] = DFFEAS(TC1L339, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X19_Y6_N38
--register power-up is low

TC1_av_ld_byte3_data[7] = DFFEAS(HC1L37, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X21_Y5_N14
--register power-up is low

TC1_W_alu_result[31] = DFFEAS(TC1L342, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--TC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X18_Y6_N19
--register power-up is low

TC1_av_ld_byte3_data[6] = DFFEAS(HC1L38, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X22_Y3_N55
--register power-up is low

TC1_W_alu_result[30] = DFFEAS(TC1L341, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L343,  );


--DB1_internal_counter[13] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[13] at FF_X17_Y1_N10
--register power-up is low

DB1_internal_counter[13] = DFFEAS(DB1L6, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[15] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[15] at FF_X17_Y1_N17
--register power-up is low

DB1_internal_counter[15] = DFFEAS(DB1L10, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[7] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[7] at FF_X17_Y2_N53
--register power-up is low

DB1_internal_counter[7] = DFFEAS(DB1L14, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[21] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[21] at FF_X17_Y1_N35
--register power-up is low

DB1_internal_counter[21] = DFFEAS(DB1L18, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[12] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[12] at FF_X17_Y1_N8
--register power-up is low

DB1_internal_counter[12] = DFFEAS(DB1L22, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[6] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[6] at FF_X17_Y2_N50
--register power-up is low

DB1_internal_counter[6] = DFFEAS(DB1L30, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[20] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[20] at FF_X17_Y1_N32
--register power-up is low

DB1_internal_counter[20] = DFFEAS(DB1L34, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[10] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[10] at FF_X17_Y1_N2
--register power-up is low

DB1_internal_counter[10] = DFFEAS(DB1L38, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[17] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[17] at FF_X17_Y1_N23
--register power-up is low

DB1_internal_counter[17] = DFFEAS(DB1L42, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1_internal_counter[16] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[16] at FF_X17_Y1_N20
--register power-up is low

DB1_internal_counter[16] = DFFEAS(DB1L46, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--TC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X23_Y4_N20
--register power-up is low

TC1_E_shift_rot_result[30] = DFFEAS(TC1L480, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[30],  ,  , TC1_E_new_inst);


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X10_Y3_N39
U1L2_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X10_Y3_N39
U1L3_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X10_Y3_N42
U1L6_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X10_Y3_N42
U1L7_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X10_Y3_N45
U1L10_adder_eqn = ( !NB2_b_full ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X10_Y3_N45
U1L11_adder_eqn = ( !NB2_b_full ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X10_Y3_N48
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X10_Y3_N36
U1L18_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X10_Y3_N36
U1L19_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X10_Y3_N30
U1L22_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X10_Y3_N30
U1L23_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X10_Y3_N33
U1L26_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X10_Y3_N33
U1L27_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--QD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X1_Y5_N56
--register power-up is low

QD1_sr[21] = DFFEAS(QD1L72, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--QD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X1_Y5_N53
--register power-up is low

QD1_sr[20] = DFFEAS(QD1L73, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--YD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[8] = YD1_q_a[8]_PORT_A_data_out[0];

--YD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[31] = YD1_q_a[8]_PORT_A_data_out[17];

--YD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[30] = YD1_q_a[8]_PORT_A_data_out[16];

--YD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[29] = YD1_q_a[8]_PORT_A_data_out[15];

--YD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[28] = YD1_q_a[8]_PORT_A_data_out[14];

--YD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[27] = YD1_q_a[8]_PORT_A_data_out[13];

--YD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[26] = YD1_q_a[8]_PORT_A_data_out[12];

--YD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[25] = YD1_q_a[8]_PORT_A_data_out[11];

--YD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[24] = YD1_q_a[8]_PORT_A_data_out[10];

--YD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[15] = YD1_q_a[8]_PORT_A_data_out[7];

--YD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[14] = YD1_q_a[8]_PORT_A_data_out[6];

--YD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[13] = YD1_q_a[8]_PORT_A_data_out[5];

--YD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[12] = YD1_q_a[8]_PORT_A_data_out[4];

--YD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[11] = YD1_q_a[8]_PORT_A_data_out[3];

--YD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[10] = YD1_q_a[8]_PORT_A_data_out[2];

--YD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y4_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, MD1L173, MD1L174, MD1L175, , , MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, MD1L189, MD1L190, MD1L191, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L147, MD1L148, MD1L149, MD1L150, MD1L151, MD1L152, MD1L153, MD1L154);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L192;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L192;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L156, MD1L158);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[9] = YD1_q_a[8]_PORT_A_data_out[1];


--WC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X8_Y4_N28
--register power-up is low

WC1_readdata[27] = DFFEAS(WC1L72, GLOBAL(A1L23),  ,  ,  , YD1_q_a[27],  ,  , !WC1_address[8]);


--WC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X8_Y4_N56
--register power-up is low

WC1_readdata[28] = DFFEAS(WC1L74, GLOBAL(A1L23),  ,  ,  , YD1_q_a[28],  ,  , !WC1_address[8]);


--WC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X9_Y4_N13
--register power-up is low

WC1_readdata[29] = DFFEAS(WC1L76, GLOBAL(A1L23),  ,  ,  , YD1_q_a[29],  ,  , !WC1_address[8]);


--WC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X8_Y4_N25
--register power-up is low

WC1_readdata[30] = DFFEAS(WC1L78, GLOBAL(A1L23),  ,  ,  , YD1_q_a[30],  ,  , !WC1_address[8]);


--WC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X8_Y4_N16
--register power-up is low

WC1_readdata[31] = DFFEAS(WC1L80, GLOBAL(A1L23),  ,  ,  , YD1_q_a[31],  ,  , !WC1_address[8]);


--TC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X23_Y4_N28
--register power-up is low

TC1_E_shift_rot_result[20] = DFFEAS(TC1L470, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[20],  ,  , TC1_E_new_inst);


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X9_Y3_N0
U1L30_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X9_Y3_N0
U1L31_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--ZB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X9_Y3_N19
--register power-up is low

ZB1_av_readdata_pre[22] = DFFEAS(U1L34, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2_b_full,  ,  , U1_read_0);


--ZB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X9_Y3_N16
--register power-up is low

ZB1_av_readdata_pre[21] = DFFEAS(U1L38, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[5],  ,  , U1_read_0);


--ZB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X9_Y3_N14
--register power-up is low

ZB1_av_readdata_pre[20] = DFFEAS(U1L42, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[4],  ,  , U1_read_0);


--ZB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X9_Y3_N10
--register power-up is low

ZB1_av_readdata_pre[19] = DFFEAS(U1L46, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[3],  ,  , U1_read_0);


--ZB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X9_Y3_N4
--register power-up is low

ZB1_av_readdata_pre[17] = DFFEAS(U1L50, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2L28Q,  ,  , U1_read_0);


--ZB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X9_Y3_N7
--register power-up is low

ZB1_av_readdata_pre[18] = DFFEAS(U1L54, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2L30Q,  ,  , U1_read_0);


--QD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X1_Y5_N29
--register power-up is low

QD1_sr[18] = DFFEAS(QD1L74, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--CD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X4_Y5_N29
--register power-up is low

CD1_break_readreg[16] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[16],  , CD1L44, VCC);


--MD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X4_Y4_N55
--register power-up is low

MD1_MonDReg[16] = DFFEAS(MD1L86, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[16],  , MD1L100, !PD1_take_action_ocimem_b);


--sw_d2[1] is sw_d2[1] at FF_X10_Y1_N55
--register power-up is low

sw_d2[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , sw_d1[1],  , !key0_d3, VCC);


--sw_d2[2] is sw_d2[2] at FF_X10_Y1_N25
--register power-up is low

sw_d2[2] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , sw_d1[2],  , !key0_d3, VCC);


--sw_d2[3] is sw_d2[3] at FF_X10_Y1_N7
--register power-up is low

sw_d2[3] = DFFEAS(A1L161, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[4] is sw_d2[4] at FF_X10_Y1_N13
--register power-up is low

sw_d2[4] = DFFEAS(A1L163, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[5] is sw_d2[5] at FF_X10_Y1_N43
--register power-up is low

sw_d2[5] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , sw_d1[5],  , !key0_d3, VCC);


--sw_d2[6] is sw_d2[6] at FF_X10_Y1_N37
--register power-up is low

sw_d2[6] = DFFEAS(A1L166, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[7] is sw_d2[7] at FF_X10_Y1_N19
--register power-up is low

sw_d2[7] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , sw_d1[7],  , !key0_d3, VCC);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y1_N0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y1_N0
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y1_N3
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y1_N3
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y1_N6
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y1_N6
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y1_N9
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y1_N9
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y1_N12
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y1_N12
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y1_N15
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( GND ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y1_N30
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y1_N30
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y1_N33
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y1_N33
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y1_N36
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y1_N36
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y1_N39
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y1_N39
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y1_N42
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y1_N42
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y1_N45
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( GND ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X10_Y3_N3
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( RB2L3 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X10_Y3_N3
RB2L7_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( RB2L3 );
RB2L7 = CARRY(RB2L7_adder_eqn);


--RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X10_Y3_N0
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X10_Y3_N0
RB2L3_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L3 = CARRY(RB2L3_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X10_Y3_N15
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( RB2L19 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X10_Y3_N12
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( RB2L15 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X10_Y3_N12
RB2L19_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( RB2L15 );
RB2L19 = CARRY(RB2L19_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X10_Y3_N9
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( RB2L11 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X10_Y3_N9
RB2L15_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( RB2L11 );
RB2L15 = CARRY(RB2L15_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X10_Y3_N6
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( RB2L7 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X10_Y3_N6
RB2L11_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( RB2L7 );
RB2L11 = CARRY(RB2L11_adder_eqn);


--EB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X6_Y2_N22
--register power-up is low

EB1_count[5] = AMPP_FUNCTION(A1L5, EB1_count[4], !N1_clr_reg, !Q1_state[4], GND, EB1L71);


--CD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X4_Y5_N32
--register power-up is low

CD1_break_readreg[24] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[24],  , CD1L44, VCC);


--MD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X4_Y4_N50
--register power-up is low

MD1_MonDReg[24] = DFFEAS(MD1L103, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[24],  , MD1L100, !PD1_take_action_ocimem_b);


--QD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y4_N14
--register power-up is low

QD1_sr[6] = DFFEAS(QD1L75, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--CD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X4_Y5_N35
--register power-up is low

CD1_break_readreg[4] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[4],  , CD1L44, VCC);


--QD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X3_Y5_N2
--register power-up is low

QD1_sr[29] = DFFEAS(QD1L76, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--QD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X3_Y5_N5
--register power-up is low

QD1_sr[30] = DFFEAS(QD1L77, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--QD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X3_Y5_N44
--register power-up is low

QD1_sr[32] = DFFEAS(QD1L81, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--CD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X4_Y5_N38
--register power-up is low

CD1_break_readreg[25] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[25],  , CD1L44, VCC);


--MD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X7_Y4_N52
--register power-up is low

MD1_MonDReg[25] = DFFEAS(MD1L105, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[25],  , MD1L100, !PD1_take_action_ocimem_b);


--CD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y5_N25
--register power-up is low

CD1_break_readreg[27] = DFFEAS(CD1L40, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--MD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X4_Y4_N37
--register power-up is low

MD1_MonDReg[27] = DFFEAS(MD1L109, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[27],  , MD1L100, !PD1_take_action_ocimem_b);


--CD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X4_Y5_N7
--register power-up is low

CD1_break_readreg[26] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[26],  , CD1L44, VCC);


--MD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X4_Y4_N34
--register power-up is low

MD1_MonDReg[26] = DFFEAS(MD1L107, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[26],  , MD1L100, !PD1_take_action_ocimem_b);


--QB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y3_N0
QB4_counter_comb_bita0_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4_counter_comb_bita0 = SUM(QB4_counter_comb_bita0_adder_eqn);

--QB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N0
QB4L3_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4L3 = CARRY(QB4L3_adder_eqn);


--QB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y3_N3
QB4_counter_comb_bita1_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4_counter_comb_bita1 = SUM(QB4_counter_comb_bita1_adder_eqn);

--QB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N3
QB4L7_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4L7 = CARRY(QB4L7_adder_eqn);


--QB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y3_N6
QB4_counter_comb_bita2_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4_counter_comb_bita2 = SUM(QB4_counter_comb_bita2_adder_eqn);

--QB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N6
QB4L11_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4L11 = CARRY(QB4L11_adder_eqn);


--QB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y3_N9
QB4_counter_comb_bita3_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4_counter_comb_bita3 = SUM(QB4_counter_comb_bita3_adder_eqn);

--QB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N9
QB4L15_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4L15 = CARRY(QB4L15_adder_eqn);


--QB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y3_N12
QB4_counter_comb_bita4_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4_counter_comb_bita4 = SUM(QB4_counter_comb_bita4_adder_eqn);

--QB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N12
QB4L19_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4L19 = CARRY(QB4L19_adder_eqn);


--QB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y3_N15
QB4_counter_comb_bita5_adder_eqn = ( QB4_counter_reg_bit[5] ) + ( GND ) + ( QB4L19 );
QB4_counter_comb_bita5 = SUM(QB4_counter_comb_bita5_adder_eqn);


--QB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y3_N30
QB3_counter_comb_bita0_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3_counter_comb_bita0 = SUM(QB3_counter_comb_bita0_adder_eqn);

--QB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N30
QB3L3_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3L3 = CARRY(QB3L3_adder_eqn);


--QB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y3_N33
QB3_counter_comb_bita1_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3_counter_comb_bita1 = SUM(QB3_counter_comb_bita1_adder_eqn);

--QB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N33
QB3L7_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3L7 = CARRY(QB3L7_adder_eqn);


--QB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y3_N36
QB3_counter_comb_bita2_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3_counter_comb_bita2 = SUM(QB3_counter_comb_bita2_adder_eqn);

--QB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N36
QB3L11_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3L11 = CARRY(QB3L11_adder_eqn);


--QB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y3_N39
QB3_counter_comb_bita3_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3_counter_comb_bita3 = SUM(QB3_counter_comb_bita3_adder_eqn);

--QB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N39
QB3L15_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3L15 = CARRY(QB3L15_adder_eqn);


--QB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y3_N42
QB3_counter_comb_bita4_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3_counter_comb_bita4 = SUM(QB3_counter_comb_bita4_adder_eqn);

--QB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N42
QB3L19_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3L19 = CARRY(QB3L19_adder_eqn);


--QB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y3_N45
QB3_counter_comb_bita5_adder_eqn = ( QB3_counter_reg_bit[5] ) + ( GND ) + ( QB3L19 );
QB3_counter_comb_bita5 = SUM(QB3_counter_comb_bita5_adder_eqn);


--sw_d1[0] is sw_d1[0] at FF_X10_Y1_N53
--register power-up is low

sw_d1[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , A1L125,  , !key0_d3, VCC);


--TC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X24_Y4_N30
TC1L146_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[29]) ) + ( TC1_E_src1[29] ) + ( TC1L195 );
TC1L146 = SUM(TC1L146_adder_eqn);

--TC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X24_Y4_N30
TC1L147_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[29]) ) + ( TC1_E_src1[29] ) + ( TC1L195 );
TC1L147 = CARRY(TC1L147_adder_eqn);


--TC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X24_Y5_N54
TC1L150_adder_eqn = ( TC1_E_src1[17] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[17]) ) + ( TC1L75 );
TC1L150 = SUM(TC1L150_adder_eqn);

--TC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X24_Y5_N54
TC1L151_adder_eqn = ( TC1_E_src1[17] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[17]) ) + ( TC1L75 );
TC1L151 = CARRY(TC1L151_adder_eqn);


--TC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X23_Y4_N8
--register power-up is low

TC1_E_shift_rot_result[23] = DFFEAS(TC1L473, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[23],  ,  , TC1_E_new_inst);


--TC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X24_Y4_N12
TC1L154_adder_eqn = ( TC1_E_src1[23] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[23]) ) + ( TC1L159 );
TC1L154 = SUM(TC1L154_adder_eqn);

--TC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X24_Y4_N12
TC1L155_adder_eqn = ( TC1_E_src1[23] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[23]) ) + ( TC1L159 );
TC1L155 = CARRY(TC1L155_adder_eqn);


--TC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X23_Y4_N10
--register power-up is low

TC1_E_shift_rot_result[22] = DFFEAS(TC1L472, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[22],  ,  , TC1_E_new_inst);


--TC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X24_Y4_N9
TC1L158_adder_eqn = ( TC1_E_src1[22] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[22]) ) + ( TC1L163 );
TC1L158 = SUM(TC1L158_adder_eqn);

--TC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X24_Y4_N9
TC1L159_adder_eqn = ( TC1_E_src1[22] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[22]) ) + ( TC1L163 );
TC1L159 = CARRY(TC1L159_adder_eqn);


--TC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X23_Y4_N26
--register power-up is low

TC1_E_shift_rot_result[21] = DFFEAS(TC1L471, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[21],  ,  , TC1_E_new_inst);


--TC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X24_Y4_N6
TC1L162_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[21]) ) + ( TC1_E_src1[21] ) + ( TC1L167 );
TC1L162 = SUM(TC1L162_adder_eqn);

--TC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X24_Y4_N6
TC1L163_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[21]) ) + ( TC1_E_src1[21] ) + ( TC1L167 );
TC1L163 = CARRY(TC1L163_adder_eqn);


--TC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X24_Y4_N3
TC1L166_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[20]) ) + ( TC1_E_src1[20] ) + ( TC1L171 );
TC1L166 = SUM(TC1L166_adder_eqn);

--TC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X24_Y4_N3
TC1L167_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[20]) ) + ( TC1_E_src1[20] ) + ( TC1L171 );
TC1L167 = CARRY(TC1L167_adder_eqn);


--TC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X24_Y4_N0
TC1L170_adder_eqn = ( TC1_E_src1[19] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[19]) ) + ( TC1L175 );
TC1L170 = SUM(TC1L170_adder_eqn);

--TC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X24_Y4_N0
TC1L171_adder_eqn = ( TC1_E_src1[19] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[19]) ) + ( TC1L175 );
TC1L171 = CARRY(TC1L171_adder_eqn);


--TC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X24_Y5_N57
TC1L174_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[18]) ) + ( TC1_E_src1[18] ) + ( TC1L151 );
TC1L174 = SUM(TC1L174_adder_eqn);

--TC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X24_Y5_N57
TC1L175_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[18]) ) + ( TC1_E_src1[18] ) + ( TC1L151 );
TC1L175 = CARRY(TC1L175_adder_eqn);


--TC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X23_Y4_N50
--register power-up is low

TC1_E_shift_rot_result[25] = DFFEAS(TC1L475, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[25],  ,  , TC1_E_new_inst);


--TC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X24_Y4_N18
TC1L178_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[25]) ) + ( TC1_E_src1[25] ) + ( TC1L183 );
TC1L178 = SUM(TC1L178_adder_eqn);

--TC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X24_Y4_N18
TC1L179_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[25]) ) + ( TC1_E_src1[25] ) + ( TC1L183 );
TC1L179 = CARRY(TC1L179_adder_eqn);


--TC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X23_Y4_N52
--register power-up is low

TC1_E_shift_rot_result[24] = DFFEAS(TC1L474, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[24],  ,  , TC1_E_new_inst);


--TC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X24_Y4_N15
TC1L182_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[24]) ) + ( TC1_E_src1[24] ) + ( TC1L155 );
TC1L182 = SUM(TC1L182_adder_eqn);

--TC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X24_Y4_N15
TC1L183_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[24]) ) + ( TC1_E_src1[24] ) + ( TC1L155 );
TC1L183 = CARRY(TC1L183_adder_eqn);


--TC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X23_Y4_N55
--register power-up is low

TC1_E_shift_rot_result[27] = DFFEAS(TC1L477, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[27],  ,  , TC1_E_new_inst);


--TC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X24_Y4_N24
TC1L186_adder_eqn = ( TC1_E_src1[27] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[27]) ) + ( TC1L191 );
TC1L186 = SUM(TC1L186_adder_eqn);

--TC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X24_Y4_N24
TC1L187_adder_eqn = ( TC1_E_src1[27] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[27]) ) + ( TC1L191 );
TC1L187 = CARRY(TC1L187_adder_eqn);


--TC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X23_Y4_N58
--register power-up is low

TC1_E_shift_rot_result[26] = DFFEAS(TC1L476, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L517Q,  ,  , TC1_E_new_inst);


--TC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X24_Y4_N21
TC1L190_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[26]) ) + ( TC1L517Q ) + ( TC1L179 );
TC1L190 = SUM(TC1L190_adder_eqn);

--TC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X24_Y4_N21
TC1L191_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[26]) ) + ( TC1L517Q ) + ( TC1L179 );
TC1L191 = CARRY(TC1L191_adder_eqn);


--TC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X23_Y4_N2
--register power-up is low

TC1_E_shift_rot_result[29] = DFFEAS(TC1L479, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[29],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X23_Y4_N23
--register power-up is low

TC1_E_shift_rot_result[28] = DFFEAS(TC1L478, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L520Q,  ,  , TC1_E_new_inst);


--TC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X24_Y4_N27
TC1L194_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[28]) ) + ( TC1L520Q ) + ( TC1L187 );
TC1L194 = SUM(TC1L194_adder_eqn);

--TC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X24_Y4_N27
TC1L195_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[28]) ) + ( TC1L520Q ) + ( TC1L187 );
TC1L195 = CARRY(TC1L195_adder_eqn);


--DB1L2 is nios_system:u0|nios_system_timer_0:timer_0|Add0~1 at LABCELL_X17_Y2_N33
DB1L2_adder_eqn = ( !DB1_internal_counter[1] ) + ( VCC ) + ( DB1L27 );
DB1L2 = SUM(DB1L2_adder_eqn);

--DB1L3 is nios_system:u0|nios_system_timer_0:timer_0|Add0~2 at LABCELL_X17_Y2_N33
DB1L3_adder_eqn = ( !DB1_internal_counter[1] ) + ( VCC ) + ( DB1L27 );
DB1L3 = CARRY(DB1L3_adder_eqn);


--DB1L6 is nios_system:u0|nios_system_timer_0:timer_0|Add0~5 at LABCELL_X17_Y1_N9
DB1L6_adder_eqn = ( DB1L124Q ) + ( VCC ) + ( DB1L23 );
DB1L6 = SUM(DB1L6_adder_eqn);

--DB1L7 is nios_system:u0|nios_system_timer_0:timer_0|Add0~6 at LABCELL_X17_Y1_N9
DB1L7_adder_eqn = ( DB1L124Q ) + ( VCC ) + ( DB1L23 );
DB1L7 = CARRY(DB1L7_adder_eqn);


--DB1L10 is nios_system:u0|nios_system_timer_0:timer_0|Add0~9 at LABCELL_X17_Y1_N15
DB1L10_adder_eqn = ( DB1_internal_counter[15] ) + ( VCC ) + ( DB1L63 );
DB1L10 = SUM(DB1L10_adder_eqn);

--DB1L11 is nios_system:u0|nios_system_timer_0:timer_0|Add0~10 at LABCELL_X17_Y1_N15
DB1L11_adder_eqn = ( DB1_internal_counter[15] ) + ( VCC ) + ( DB1L63 );
DB1L11 = CARRY(DB1L11_adder_eqn);


--DB1L14 is nios_system:u0|nios_system_timer_0:timer_0|Add0~13 at LABCELL_X17_Y2_N51
DB1L14_adder_eqn = ( DB1_internal_counter[7] ) + ( VCC ) + ( DB1L31 );
DB1L14 = SUM(DB1L14_adder_eqn);

--DB1L15 is nios_system:u0|nios_system_timer_0:timer_0|Add0~14 at LABCELL_X17_Y2_N51
DB1L15_adder_eqn = ( DB1_internal_counter[7] ) + ( VCC ) + ( DB1L31 );
DB1L15 = CARRY(DB1L15_adder_eqn);


--DB1L18 is nios_system:u0|nios_system_timer_0:timer_0|Add0~17 at LABCELL_X17_Y1_N33
DB1L18_adder_eqn = ( DB1_internal_counter[21] ) + ( VCC ) + ( DB1L35 );
DB1L18 = SUM(DB1L18_adder_eqn);

--DB1L19 is nios_system:u0|nios_system_timer_0:timer_0|Add0~18 at LABCELL_X17_Y1_N33
DB1L19_adder_eqn = ( DB1_internal_counter[21] ) + ( VCC ) + ( DB1L35 );
DB1L19 = CARRY(DB1L19_adder_eqn);


--DB1L22 is nios_system:u0|nios_system_timer_0:timer_0|Add0~21 at LABCELL_X17_Y1_N6
DB1L22_adder_eqn = ( DB1_internal_counter[12] ) + ( VCC ) + ( DB1L67 );
DB1L22 = SUM(DB1L22_adder_eqn);

--DB1L23 is nios_system:u0|nios_system_timer_0:timer_0|Add0~22 at LABCELL_X17_Y1_N6
DB1L23_adder_eqn = ( DB1_internal_counter[12] ) + ( VCC ) + ( DB1L67 );
DB1L23 = CARRY(DB1L23_adder_eqn);


--DB1L26 is nios_system:u0|nios_system_timer_0:timer_0|Add0~25 at LABCELL_X17_Y2_N30
DB1L26_adder_eqn = ( !DB1_internal_counter[0] ) + ( VCC ) + ( !VCC );
DB1L26 = SUM(DB1L26_adder_eqn);

--DB1L27 is nios_system:u0|nios_system_timer_0:timer_0|Add0~26 at LABCELL_X17_Y2_N30
DB1L27_adder_eqn = ( !DB1_internal_counter[0] ) + ( VCC ) + ( !VCC );
DB1L27 = CARRY(DB1L27_adder_eqn);


--DB1L30 is nios_system:u0|nios_system_timer_0:timer_0|Add0~29 at LABCELL_X17_Y2_N48
DB1L30_adder_eqn = ( DB1_internal_counter[6] ) + ( VCC ) + ( DB1L79 );
DB1L30 = SUM(DB1L30_adder_eqn);

--DB1L31 is nios_system:u0|nios_system_timer_0:timer_0|Add0~30 at LABCELL_X17_Y2_N48
DB1L31_adder_eqn = ( DB1_internal_counter[6] ) + ( VCC ) + ( DB1L79 );
DB1L31 = CARRY(DB1L31_adder_eqn);


--DB1L34 is nios_system:u0|nios_system_timer_0:timer_0|Add0~33 at LABCELL_X17_Y1_N30
DB1L34_adder_eqn = ( DB1_internal_counter[20] ) + ( VCC ) + ( DB1L55 );
DB1L34 = SUM(DB1L34_adder_eqn);

--DB1L35 is nios_system:u0|nios_system_timer_0:timer_0|Add0~34 at LABCELL_X17_Y1_N30
DB1L35_adder_eqn = ( DB1_internal_counter[20] ) + ( VCC ) + ( DB1L55 );
DB1L35 = CARRY(DB1L35_adder_eqn);


--DB1L38 is nios_system:u0|nios_system_timer_0:timer_0|Add0~37 at LABCELL_X17_Y1_N0
DB1L38_adder_eqn = ( DB1_internal_counter[10] ) + ( VCC ) + ( DB1L71 );
DB1L38 = SUM(DB1L38_adder_eqn);

--DB1L39 is nios_system:u0|nios_system_timer_0:timer_0|Add0~38 at LABCELL_X17_Y1_N0
DB1L39_adder_eqn = ( DB1_internal_counter[10] ) + ( VCC ) + ( DB1L71 );
DB1L39 = CARRY(DB1L39_adder_eqn);


--DB1L42 is nios_system:u0|nios_system_timer_0:timer_0|Add0~41 at LABCELL_X17_Y1_N21
DB1L42_adder_eqn = ( DB1_internal_counter[17] ) + ( VCC ) + ( DB1L47 );
DB1L42 = SUM(DB1L42_adder_eqn);

--DB1L43 is nios_system:u0|nios_system_timer_0:timer_0|Add0~42 at LABCELL_X17_Y1_N21
DB1L43_adder_eqn = ( DB1_internal_counter[17] ) + ( VCC ) + ( DB1L47 );
DB1L43 = CARRY(DB1L43_adder_eqn);


--DB1L46 is nios_system:u0|nios_system_timer_0:timer_0|Add0~45 at LABCELL_X17_Y1_N18
DB1L46_adder_eqn = ( DB1_internal_counter[16] ) + ( VCC ) + ( DB1L11 );
DB1L46 = SUM(DB1L46_adder_eqn);

--DB1L47 is nios_system:u0|nios_system_timer_0:timer_0|Add0~46 at LABCELL_X17_Y1_N18
DB1L47_adder_eqn = ( DB1_internal_counter[16] ) + ( VCC ) + ( DB1L11 );
DB1L47 = CARRY(DB1L47_adder_eqn);


--DB1L50 is nios_system:u0|nios_system_timer_0:timer_0|Add0~49 at LABCELL_X17_Y1_N36
DB1L50_adder_eqn = ( !DB1_internal_counter[22] ) + ( VCC ) + ( DB1L19 );
DB1L50 = SUM(DB1L50_adder_eqn);


--DB1L54 is nios_system:u0|nios_system_timer_0:timer_0|Add0~53 at LABCELL_X17_Y1_N27
DB1L54_adder_eqn = ( !DB1_internal_counter[19] ) + ( VCC ) + ( DB1L59 );
DB1L54 = SUM(DB1L54_adder_eqn);

--DB1L55 is nios_system:u0|nios_system_timer_0:timer_0|Add0~54 at LABCELL_X17_Y1_N27
DB1L55_adder_eqn = ( !DB1_internal_counter[19] ) + ( VCC ) + ( DB1L59 );
DB1L55 = CARRY(DB1L55_adder_eqn);


--DB1L58 is nios_system:u0|nios_system_timer_0:timer_0|Add0~57 at LABCELL_X17_Y1_N24
DB1L58_adder_eqn = ( !DB1L130Q ) + ( VCC ) + ( DB1L43 );
DB1L58 = SUM(DB1L58_adder_eqn);

--DB1L59 is nios_system:u0|nios_system_timer_0:timer_0|Add0~58 at LABCELL_X17_Y1_N24
DB1L59_adder_eqn = ( !DB1L130Q ) + ( VCC ) + ( DB1L43 );
DB1L59 = CARRY(DB1L59_adder_eqn);


--DB1L62 is nios_system:u0|nios_system_timer_0:timer_0|Add0~61 at LABCELL_X17_Y1_N12
DB1L62_adder_eqn = ( !DB1_internal_counter[14] ) + ( VCC ) + ( DB1L7 );
DB1L62 = SUM(DB1L62_adder_eqn);

--DB1L63 is nios_system:u0|nios_system_timer_0:timer_0|Add0~62 at LABCELL_X17_Y1_N12
DB1L63_adder_eqn = ( !DB1_internal_counter[14] ) + ( VCC ) + ( DB1L7 );
DB1L63 = CARRY(DB1L63_adder_eqn);


--DB1L66 is nios_system:u0|nios_system_timer_0:timer_0|Add0~65 at LABCELL_X17_Y1_N3
DB1L66_adder_eqn = ( !DB1_internal_counter[11] ) + ( VCC ) + ( DB1L39 );
DB1L66 = SUM(DB1L66_adder_eqn);

--DB1L67 is nios_system:u0|nios_system_timer_0:timer_0|Add0~66 at LABCELL_X17_Y1_N3
DB1L67_adder_eqn = ( !DB1_internal_counter[11] ) + ( VCC ) + ( DB1L39 );
DB1L67 = CARRY(DB1L67_adder_eqn);


--DB1L70 is nios_system:u0|nios_system_timer_0:timer_0|Add0~69 at LABCELL_X17_Y2_N57
DB1L70_adder_eqn = ( !DB1L118Q ) + ( VCC ) + ( DB1L75 );
DB1L70 = SUM(DB1L70_adder_eqn);

--DB1L71 is nios_system:u0|nios_system_timer_0:timer_0|Add0~70 at LABCELL_X17_Y2_N57
DB1L71_adder_eqn = ( !DB1L118Q ) + ( VCC ) + ( DB1L75 );
DB1L71 = CARRY(DB1L71_adder_eqn);


--DB1L74 is nios_system:u0|nios_system_timer_0:timer_0|Add0~73 at LABCELL_X17_Y2_N54
DB1L74_adder_eqn = ( !DB1_internal_counter[8] ) + ( VCC ) + ( DB1L15 );
DB1L74 = SUM(DB1L74_adder_eqn);

--DB1L75 is nios_system:u0|nios_system_timer_0:timer_0|Add0~74 at LABCELL_X17_Y2_N54
DB1L75_adder_eqn = ( !DB1_internal_counter[8] ) + ( VCC ) + ( DB1L15 );
DB1L75 = CARRY(DB1L75_adder_eqn);


--DB1L78 is nios_system:u0|nios_system_timer_0:timer_0|Add0~77 at LABCELL_X17_Y2_N45
DB1L78_adder_eqn = ( !DB1_internal_counter[5] ) + ( VCC ) + ( DB1L83 );
DB1L78 = SUM(DB1L78_adder_eqn);

--DB1L79 is nios_system:u0|nios_system_timer_0:timer_0|Add0~78 at LABCELL_X17_Y2_N45
DB1L79_adder_eqn = ( !DB1_internal_counter[5] ) + ( VCC ) + ( DB1L83 );
DB1L79 = CARRY(DB1L79_adder_eqn);


--DB1L82 is nios_system:u0|nios_system_timer_0:timer_0|Add0~81 at LABCELL_X17_Y2_N42
DB1L82_adder_eqn = ( !DB1_internal_counter[4] ) + ( VCC ) + ( DB1L87 );
DB1L82 = SUM(DB1L82_adder_eqn);

--DB1L83 is nios_system:u0|nios_system_timer_0:timer_0|Add0~82 at LABCELL_X17_Y2_N42
DB1L83_adder_eqn = ( !DB1_internal_counter[4] ) + ( VCC ) + ( DB1L87 );
DB1L83 = CARRY(DB1L83_adder_eqn);


--DB1L86 is nios_system:u0|nios_system_timer_0:timer_0|Add0~85 at LABCELL_X17_Y2_N39
DB1L86_adder_eqn = ( !DB1_internal_counter[3] ) + ( VCC ) + ( DB1L91 );
DB1L86 = SUM(DB1L86_adder_eqn);

--DB1L87 is nios_system:u0|nios_system_timer_0:timer_0|Add0~86 at LABCELL_X17_Y2_N39
DB1L87_adder_eqn = ( !DB1_internal_counter[3] ) + ( VCC ) + ( DB1L91 );
DB1L87 = CARRY(DB1L87_adder_eqn);


--DB1L90 is nios_system:u0|nios_system_timer_0:timer_0|Add0~89 at LABCELL_X17_Y2_N36
DB1L90_adder_eqn = ( !DB1_internal_counter[2] ) + ( VCC ) + ( DB1L3 );
DB1L90 = SUM(DB1L90_adder_eqn);

--DB1L91 is nios_system:u0|nios_system_timer_0:timer_0|Add0~90 at LABCELL_X17_Y2_N36
DB1L91_adder_eqn = ( !DB1_internal_counter[2] ) + ( VCC ) + ( DB1L3 );
DB1L91 = CARRY(DB1L91_adder_eqn);


--RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X9_Y3_N39
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( RB1L11 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X9_Y3_N39
RB1L15_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( RB1L11 );
RB1L15 = CARRY(RB1L15_adder_eqn);


--RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X9_Y3_N30
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X9_Y3_N30
RB1L3_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L3 = CARRY(RB1L3_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X9_Y3_N36
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( RB1L7 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X9_Y3_N36
RB1L11_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( RB1L7 );
RB1L11 = CARRY(RB1L11_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X9_Y3_N33
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( RB1L3 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X9_Y3_N33
RB1L7_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( RB1L3 );
RB1L7 = CARRY(RB1L7_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X9_Y3_N45
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( RB1L19 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X9_Y3_N42
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( RB1L15 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X9_Y3_N42
RB1L19_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( RB1L15 );
RB1L19 = CARRY(RB1L19_adder_eqn);


--MD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X4_Y4_N53
--register power-up is low

MD1_MonDReg[22] = DFFEAS(MD1L98, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[22],  , MD1L100, !PD1_take_action_ocimem_b);


--QD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X1_Y5_N59
--register power-up is low

QD1_sr[22] = DFFEAS(QD1L83, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--CD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X4_Y5_N11
--register power-up is low

CD1_break_readreg[20] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[20],  , CD1L44, VCC);


--MD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X4_Y4_N13
--register power-up is low

MD1_MonDReg[20] = DFFEAS(MD1L93, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[20],  , MD1L100, !PD1_take_action_ocimem_b);


--CD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X4_Y5_N14
--register power-up is low

CD1_break_readreg[19] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[19],  , CD1L44, VCC);


--MD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X4_Y4_N46
--register power-up is low

MD1_MonDReg[19] = DFFEAS(MD1L91, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[19],  , MD1L100, !PD1_take_action_ocimem_b);


--QD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X1_Y5_N50
--register power-up is low

QD1_sr[19] = DFFEAS(QD1L84, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--MD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X7_Y4_N19
--register power-up is low

MD1_MonDReg[23] = DFFEAS(MD1L101, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[23],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X7_Y4_N13
--register power-up is low

MD1_MonDReg[11] = DFFEAS(MD1L73, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[11],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X4_Y4_N31
--register power-up is low

MD1_MonDReg[13] = DFFEAS(MD1L76, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[13],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X4_Y4_N17
--register power-up is low

MD1_MonDReg[14] = DFFEAS(MD1L78, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[14],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X4_Y4_N26
--register power-up is low

MD1_MonDReg[10] = DFFEAS(MD1L71, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[10],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X4_Y4_N19
--register power-up is low

MD1_MonDReg[9] = DFFEAS(MD1L68, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[9],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X4_Y4_N23
--register power-up is low

MD1_MonDReg[6] = DFFEAS(MD1L62, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[6],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X4_Y4_N1
--register power-up is low

MD1_MonDReg[21] = DFFEAS(MD1L95, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[21],  , MD1L100, !PD1_take_action_ocimem_b);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X9_Y3_N18
U1L34_adder_eqn = ( !NB1_b_full ) + ( VCC ) + ( U1L39 );
U1L34 = SUM(U1L34_adder_eqn);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X9_Y3_N15
U1L38_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( U1L43 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X9_Y3_N15
U1L39_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( U1L43 );
U1L39 = CARRY(U1L39_adder_eqn);


--MD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X4_Y4_N44
--register power-up is low

MD1_MonDReg[17] = DFFEAS(MD1L88, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[17],  , MD1L100, !PD1_take_action_ocimem_b);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X9_Y3_N12
U1L42_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( U1L47 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X9_Y3_N12
U1L43_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( U1L47 );
U1L43 = CARRY(U1L43_adder_eqn);


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X9_Y3_N9
U1L46_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( U1L55 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X9_Y3_N9
U1L47_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( U1L55 );
U1L47 = CARRY(U1L47_adder_eqn);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X9_Y3_N3
U1L50_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L50 = SUM(U1L50_adder_eqn);

--U1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X9_Y3_N3
U1L51_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L51 = CARRY(U1L51_adder_eqn);


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X9_Y3_N6
U1L54_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( U1L51 );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X9_Y3_N6
U1L55_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( U1L51 );
U1L55 = CARRY(U1L55_adder_eqn);


--MD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X4_Y4_N4
--register power-up is low

MD1_MonDReg[7] = DFFEAS(MD1L64, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[7],  , MD1L100, !PD1_take_action_ocimem_b);


--CD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X4_Y5_N17
--register power-up is low

CD1_break_readreg[17] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[17],  , CD1L44, VCC);


--sw_d1[1] is sw_d1[1] at FF_X10_Y1_N59
--register power-up is low

sw_d1[1] = DFFEAS(A1L143, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[2] is sw_d1[2] at FF_X10_Y1_N29
--register power-up is low

sw_d1[2] = DFFEAS(A1L145, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[3] is sw_d1[3] at FF_X10_Y1_N11
--register power-up is low

sw_d1[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , A1L131,  , !key0_d3, VCC);


--EB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X2_Y3_N59
--register power-up is low

EB1_td_shift[8] = AMPP_FUNCTION(A1L5, EB1L94, !N1_clr_reg, !Q1_state[4], EB1L71);


--sw_d1[4] is sw_d1[4] at FF_X10_Y1_N17
--register power-up is low

sw_d1[4] = DFFEAS(A1L148, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[5] is sw_d1[5] at FF_X10_Y1_N47
--register power-up is low

sw_d1[5] = DFFEAS(A1L150, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[6] is sw_d1[6] at FF_X10_Y1_N41
--register power-up is low

sw_d1[6] = DFFEAS(A1L152, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[7] is sw_d1[7] at FF_X10_Y1_N23
--register power-up is low

sw_d1[7] = DFFEAS(A1L154, GLOBAL(A1L23),  ,  ,  ,  ,  , !key0_d3,  );


--EB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X6_Y2_N28
--register power-up is low

EB1_count[4] = AMPP_FUNCTION(A1L5, EB1L14, !N1_clr_reg, !Q1_state[4], EB1L71);


--CD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X4_Y5_N56
--register power-up is low

CD1_break_readreg[5] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[5],  , CD1L44, VCC);


--CD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X4_Y5_N58
--register power-up is low

CD1_break_readreg[28] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[28],  , CD1L44, VCC);


--MD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X4_Y4_N10
--register power-up is low

MD1_MonDReg[28] = DFFEAS(MD1L111, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[28],  , MD1L100, !PD1_take_action_ocimem_b);


--CD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X2_Y5_N58
--register power-up is low

CD1_break_readreg[29] = DFFEAS(CD1L45, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--MD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X7_Y4_N31
--register power-up is low

MD1_MonDReg[30] = DFFEAS(MD1L114, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[30],  , MD1L100, !PD1_take_action_ocimem_b);


--CD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X2_Y5_N37
--register power-up is low

CD1_break_readreg[30] = DFFEAS(CD1L47, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--CD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X2_Y5_N40
--register power-up is low

CD1_break_readreg[31] = DFFEAS(CD1L49, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--MD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X7_Y4_N37
--register power-up is low

MD1_MonDReg[31] = DFFEAS(MD1L116, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[31],  , MD1L100, !PD1_take_action_ocimem_b);


--QD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X3_Y5_N26
--register power-up is low

QD1_sr[23] = DFFEAS(QD1L87, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--CD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X2_Y5_N19
--register power-up is low

CD1_break_readreg[21] = DFFEAS(CD1L31, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--CD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X2_Y5_N23
--register power-up is low

CD1_break_readreg[18] = DFFEAS(CD1L27, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--QD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X1_Y5_N20
--register power-up is low

QD1_sr[16] = DFFEAS( , A1L5,  ,  , QD1L41, QD1L88,  , QD1L42, VCC);


--EB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X6_Y2_N55
--register power-up is low

EB1_count[3] = AMPP_FUNCTION(A1L5, EB1L12, !N1_clr_reg, !Q1_state[4], EB1L71);


--QD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X3_Y5_N29
--register power-up is low

QD1_sr[24] = DFFEAS(QD1L89, A1L5,  ,  , QD1L41,  ,  , QD1L42,  );


--QD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y4_N32
--register power-up is low

QD1_sr[8] = DFFEAS(QD1L90, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--CD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X2_Y5_N49
--register power-up is low

CD1_break_readreg[6] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[6],  , CD1L44, VCC);


--CD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X2_Y5_N52
--register power-up is low

CD1_break_readreg[22] = DFFEAS(CD1L33, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--QD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y4_N50
--register power-up is low

QD1_sr[14] = DFFEAS(QD1L91, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--QD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y4_N11
--register power-up is low

QD1_sr[11] = DFFEAS(QD1L94, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--QD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y4_N29
--register power-up is low

QD1_sr[13] = DFFEAS(QD1L95, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--QD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y4_N26
--register power-up is low

QD1_sr[12] = DFFEAS(QD1L96, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--QD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y4_N35
--register power-up is low

QD1_sr[9] = DFFEAS(QD1L97, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--QD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y4_N8
--register power-up is low

QD1_sr[10] = DFFEAS(QD1L98, A1L5,  ,  , QD1L25,  ,  , QD1L24,  );


--CD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X2_Y5_N56
--register power-up is low

CD1_break_readreg[15] = DFFEAS(CD1L23, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--EB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X6_Y2_N4
--register power-up is low

EB1_count[2] = AMPP_FUNCTION(A1L5, EB1L10, !N1_clr_reg, !Q1_state[4], EB1L71);


--CD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y5_N40
--register power-up is low

CD1_break_readreg[23] = DFFEAS(CD1L35, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--CD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X2_Y5_N28
--register power-up is low

CD1_break_readreg[7] = DFFEAS(CD1L12, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--CD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X2_Y5_N44
--register power-up is low

CD1_break_readreg[13] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[13],  , CD1L44, VCC);


--CD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X2_Y5_N46
--register power-up is low

CD1_break_readreg[14] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[14],  , CD1L44, VCC);


--CD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X2_Y5_N2
--register power-up is low

CD1_break_readreg[10] = DFFEAS(CD1L17, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--CD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X2_Y5_N4
--register power-up is low

CD1_break_readreg[12] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[12],  , CD1L44, VCC);


--CD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X2_Y5_N55
--register power-up is low

CD1_break_readreg[11] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[11],  , CD1L44, VCC);


--CD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y5_N49
--register power-up is low

CD1_break_readreg[8] = DFFEAS(CD1L14, GLOBAL(A1L23),  ,  , CD1L43,  ,  , CD1L44,  );


--CD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X2_Y5_N1
--register power-up is low

CD1_break_readreg[9] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L43, PD1_jdo[9],  , CD1L44, VCC);


--MD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at MLABCELL_X6_Y5_N18
MD1L121 = ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & (MD1_MonAReg[4] & (!MD1_MonAReg[3] & (!MD1_MonAReg[2])))) # (PD1_take_action_ocimem_b & ((((PD1_jdo[32]))))) ) ) # ( MD1_jtag_ram_rd_d1 & ( (((!PD1_take_action_ocimem_b & (YD1_q_a[29])) # (PD1_take_action_ocimem_b & ((PD1_jdo[32]))))) ) );


--MD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at MLABCELL_X6_Y5_N0
MD1L125 = ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & (!MD1_MonAReg[4] & (MD1_MonAReg[3] & (!MD1_MonAReg[2])))) # (PD1_take_action_ocimem_b & ((((PD1_jdo[21]))))) ) ) # ( MD1_jtag_ram_rd_d1 & ( (((!PD1_take_action_ocimem_b & (YD1_q_a[18])) # (PD1_take_action_ocimem_b & ((PD1_jdo[21]))))) ) );


--MD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 at MLABCELL_X6_Y5_N6
MD1L129 = ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & (!MD1_MonAReg[4] & (!MD1_MonAReg[3] & (!MD1_MonAReg[2])))) # (PD1_take_action_ocimem_b & ((((PD1_jdo[8]))))) ) ) # ( MD1_jtag_ram_rd_d1 & ( (((!PD1_take_action_ocimem_b & (YD1_q_a[5])) # (PD1_take_action_ocimem_b & ((PD1_jdo[8]))))) ) );


--MD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20 at MLABCELL_X6_Y5_N24
MD1L81 = ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & (((!MD1_MonAReg[3] & (!MD1_MonAReg[4] $ (MD1_MonAReg[2])))))) # (PD1_take_action_ocimem_b & (((PD1_jdo[18])))) ) ) # ( MD1_jtag_ram_rd_d1 & ( ((!PD1_take_action_ocimem_b & (((YD1_q_a[15])))) # (PD1_take_action_ocimem_b & (PD1_jdo[18]))) ) );


--TC1L981 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~9 at LABCELL_X19_Y6_N12
TC1L981 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & ZD1_q_a[18]))) # (TC1L980))) # (TC1_av_ld_aligning_data & (((TC1L893)))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & ZD1_q_a[18]))) # (TC1L980))) # (TC1_av_ld_aligning_data & (((TC1_av_ld_byte3_data[2])))) ) );


--TC1L976 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~13 at LABCELL_X12_Y6_N0
TC1L976 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[17] & ((UB3L1)))) # (TC1L975))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[17] & ((UB3L1)))) # (TC1L975))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte3_data[1]))))) ) );


--TC1L986 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~17 at MLABCELL_X15_Y6_N0
TC1L986 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & ZD1_q_a[19])) # (TC1L985)))) # (TC1_av_ld_aligning_data & (((TC1L893)))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & ZD1_q_a[19])) # (TC1L985)))) # (TC1_av_ld_aligning_data & (((TC1_av_ld_byte3_data[3])))) ) );


--TC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~21 at LABCELL_X19_Y6_N18
TC1L991 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & ((((ZD1_q_a[20] & UB3L1)) # (TC1L990)))) # (TC1_av_ld_aligning_data & (((TC1L893)))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & ((((ZD1_q_a[20] & UB3L1)) # (TC1L990)))) # (TC1_av_ld_aligning_data & (((TC1_av_ld_byte3_data[4])))) ) );


--TC1L996 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~25 at LABCELL_X12_Y6_N42
TC1L996 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[21] & ((UB3L1)))) # (TC1L995))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[21] & ((UB3L1)))) # (TC1L995))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte3_data[5]))))) ) );


--TC1L1001 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~29 at LABCELL_X12_Y6_N12
TC1L1001 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[22] & ((UB3L1)))) # (TC1L1000))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[22] & ((UB3L1)))) # (TC1L1000))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte3_data[6]))))) ) );


--TC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~9 at LABCELL_X12_Y6_N6
TC1L933 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[10] & ((UB3L1)))) # (TC1L932))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[10] & ((UB3L1)))) # (TC1L932))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[2]))))) ) );


--TC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~13 at LABCELL_X12_Y6_N48
TC1L928 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[9] & ((UB3L1)))) # (TC1L927))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[9] & ((UB3L1)))) # (TC1L927))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[1]))))) ) );


--TC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~17 at LABCELL_X19_Y6_N24
TC1L940 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((ZD1_q_a[12])))) # (TC1L939))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((ZD1_q_a[12])))) # (TC1L939))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[4]))))) ) );


--TC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~21 at LABCELL_X12_Y6_N18
TC1L945 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[13] & ((UB3L1)))) # (TC1L944))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[13] & ((UB3L1)))) # (TC1L944))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[5]))))) ) );


--TC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~25 at LABCELL_X12_Y6_N24
TC1L950 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[14] & ((UB3L1)))) # (TC1L949))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[14] & ((UB3L1)))) # (TC1L949))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[6]))))) ) );


--TC1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~29 at LABCELL_X19_Y6_N54
TC1L955 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & ((((ZD1_q_a[15] & UB3L1)) # (TC1L954)))) # (TC1_av_ld_aligning_data & (((TC1L893)))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & ((((ZD1_q_a[15] & UB3L1)) # (TC1L954)))) # (TC1_av_ld_aligning_data & (((TC1_av_ld_byte2_data[7])))) ) );


--TC1L971 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~33 at LABCELL_X12_Y6_N30
TC1L971 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & ZD1_q_a[16]))) # (TC1L970))) # (TC1_av_ld_aligning_data & (((TC1L893)))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & ZD1_q_a[16]))) # (TC1L970))) # (TC1_av_ld_aligning_data & (((TC1_av_ld_byte3_data[0])))) ) );


--TC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~33 at LABCELL_X12_Y6_N36
TC1L923 = ( !TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[8] & ((UB3L1)))) # (TC1L922))) # (TC1_av_ld_aligning_data & ((((TC1L893))))) ) ) # ( TC1L703 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[8] & ((UB3L1)))) # (TC1L922))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[0]))))) ) );


--WC1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at MLABCELL_X15_Y5_N36
WC1L84 = ( !WC1_read & ( (!YB3_mem_used[1] & (YB3L17 & (((WB1_saved_grant[0] & WB1L54)) # (WB1L55)))) ) ) # ( WC1_read & ( (((MD1_waitrequest))) ) );


--WC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at MLABCELL_X15_Y5_N42
WC1L135 = ( !WC1_write & ( (WB1_saved_grant[0] & (BC1L9 & (!YB3L16Q & ((WB1L55) # (WB1L54))))) ) ) # ( WC1_write & ( (((MD1_waitrequest))) ) );


--TC1L785 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X19_Y7_N12
TC1L785 = ( !TC1_D_iw[14] & ( (TC1L584 & (!TC1_D_iw[13] & (!TC1L285Q & (!TC1_D_iw[11] & TC1L280Q)))) ) ) # ( TC1_D_iw[14] & ( (TC1L584 & (!TC1_D_iw[13] & (TC1_D_iw[15] & (!TC1_D_iw[11] & TC1L280Q)))) ) );


--EB1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X2_Y3_N48
EB1L59 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[3], !Q1_state[4], !EB1_state, !A1L6, !N1_irf_reg[1][0]);


--TC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at MLABCELL_X21_Y6_N36
TC1L851 = ( !TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & ((!TC1_R_ctrl_br_cmp & (((TC1_W_alu_result[0])))) # (TC1_R_ctrl_br_cmp & (TC1_W_cmp_result)))) # (TC1_R_ctrl_ld & ((((TC1_av_ld_byte0_data[0]))))) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & ((!TC1_R_ctrl_br_cmp & (((TC1_W_control_rd_data[0])))) # (TC1_R_ctrl_br_cmp & (TC1_W_cmp_result)))) # (TC1_R_ctrl_ld & ((((TC1_av_ld_byte0_data[0]))))) ) );


--V1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0] at FF_X17_Y2_N16
--register power-up is low

V1_data_out[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, TC1_d_writedata[0],  ,  , VCC);


--V1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1] at FF_X16_Y4_N35
--register power-up is low

V1_data_out[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, TC1_d_writedata[1],  ,  , VCC);


--V1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2] at FF_X16_Y3_N28
--register power-up is low

V1_data_out[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, TC1_d_writedata[2],  ,  , VCC);


--V1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3] at FF_X16_Y4_N41
--register power-up is low

V1_data_out[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, TC1_d_writedata[3],  ,  , VCC);


--V1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4] at FF_X18_Y2_N28
--register power-up is low

V1_data_out[4] = DFFEAS(V1L12, GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5] at FF_X16_Y4_N58
--register power-up is low

V1_data_out[5] = DFFEAS(V1L14, GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6] at FF_X16_Y3_N55
--register power-up is low

V1_data_out[6] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, TC1_d_writedata[6],  ,  , VCC);


--V1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7] at FF_X27_Y5_N22
--register power-up is low

V1_data_out[7] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, TC1_d_writedata[7],  ,  , VCC);


--S1_data_out[0] is nios_system:u0|nios_system_hex0:hex0|data_out[0] at FF_X17_Y1_N40
--register power-up is low

S1_data_out[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , S1L1, TC1_d_writedata[0],  ,  , VCC);


--S1_data_out[1] is nios_system:u0|nios_system_hex0:hex0|data_out[1] at FF_X17_Y1_N46
--register power-up is low

S1_data_out[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , S1L1, TC1_d_writedata[1],  ,  , VCC);


--S1_data_out[2] is nios_system:u0|nios_system_hex0:hex0|data_out[2] at FF_X17_Y3_N16
--register power-up is low

S1_data_out[2] = DFFEAS(S1L6, GLOBAL(A1L23), !AB1_r_sync_rst,  , S1L1,  ,  ,  ,  );


--S1_data_out[3] is nios_system:u0|nios_system_hex0:hex0|data_out[3] at FF_X9_Y5_N28
--register power-up is low

S1_data_out[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , S1L1, TC1_d_writedata[3],  ,  , VCC);


--S1_data_out[4] is nios_system:u0|nios_system_hex0:hex0|data_out[4] at FF_X18_Y2_N31
--register power-up is low

S1_data_out[4] = DFFEAS(S1L9, GLOBAL(A1L23), !AB1_r_sync_rst,  , S1L1,  ,  ,  ,  );


--S1_data_out[5] is nios_system:u0|nios_system_hex0:hex0|data_out[5] at FF_X12_Y4_N49
--register power-up is low

S1_data_out[5] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , S1L1, TC1L1038Q,  ,  , VCC);


--S1_data_out[6] is nios_system:u0|nios_system_hex0:hex0|data_out[6] at FF_X16_Y3_N49
--register power-up is low

S1_data_out[6] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , S1L1, TC1_d_writedata[6],  ,  , VCC);


--EB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X1_Y3_N53
--register power-up is low

EB1_adapted_tdo = AMPP_FUNCTION(!A1L5, EB1L2, !N1_clr_reg);


--QD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X2_Y4_N26
--register power-up is low

QD1_sr[0] = DFFEAS(QD1L57, A1L5,  ,  ,  ,  ,  ,  ,  );


--QD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X2_Y4_N47
--register power-up is low

QD1_ir_out[0] = DFFEAS( , A1L5,  ,  ,  , SD3_dreg[0],  ,  , VCC);


--QD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y5_N40
--register power-up is low

QD1_ir_out[1] = DFFEAS( , A1L5,  ,  ,  , SD2_dreg[0],  ,  , VCC);


--TC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X12_Y2_N29
--register power-up is low

TC1_d_writedata[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[0],  ,  , VCC);


--AB1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X21_Y3_N17
--register power-up is low

AB1_r_sync_rst = DFFEAS(AB1L1, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0] at FF_X15_Y2_N37
--register power-up is low

ZB7_wait_latency_counter[0] = DFFEAS(ZB7L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1] at FF_X13_Y2_N1
--register power-up is low

YB7_mem_used[1] = DFFEAS(YB7L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at MLABCELL_X21_Y6_N6
CC1L1 = ( !TC1_W_alu_result[13] & ( (TC1_W_alu_result[16] & (!TC1_W_alu_result[15] & !TC1_W_alu_result[14])) ) );


--CC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at MLABCELL_X21_Y6_N51
CC1L3 = ( !TC1_W_alu_result[10] & ( !TC1_W_alu_result[7] & ( (TC1_W_alu_result[12] & (!TC1_W_alu_result[11] & (!TC1_W_alu_result[9] & !TC1_W_alu_result[8]))) ) ) );


--CC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0 at LABCELL_X11_Y2_N51
CC1L6 = ( TC1_W_alu_result[5] & ( (CC1L1 & (TC1_W_alu_result[4] & (!TC1_W_alu_result[6] & CC1L3))) ) );


--TC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X13_Y4_N37
--register power-up is low

TC1_d_write = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_st_stall,  ,  , VCC);


--BC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X13_Y4_N44
--register power-up is low

BC1_write_accepted = DFFEAS(BC1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L1 is nios_system:u0|nios_system_leds:leds|always0~0 at LABCELL_X12_Y3_N9
V1L1 = ( !TC1_W_alu_result[2] & ( !TC1_W_alu_result[3] & ( (TC1_d_write & !BC1L12Q) ) ) );


--EB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X10_Y2_N37
--register power-up is low

EB1_rst1 = AMPP_FUNCTION(A1L23, EB1L51, !AB1_r_sync_rst);


--ZB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1] at FF_X15_Y2_N41
--register power-up is low

ZB7_wait_latency_counter[1] = DFFEAS(ZB7L20, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L2 is nios_system:u0|nios_system_leds:leds|always0~1 at MLABCELL_X15_Y2_N54
V1L2 = ( !ZB7_wait_latency_counter[1] & ( EB1_rst1 ) );


--V1L3 is nios_system:u0|nios_system_leds:leds|always0~2 at LABCELL_X13_Y2_N45
V1L3 = ( !ZB7_wait_latency_counter[0] & ( (V1L2 & (V1L1 & (CC1L6 & !YB7_mem_used[1]))) ) );


--TC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X13_Y7_N56
--register power-up is low

TC1_d_writedata[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[1],  ,  , VCC);


--TC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X15_Y7_N19
--register power-up is low

TC1_d_writedata[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[2],  ,  , VCC);


--TC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X9_Y5_N7
--register power-up is low

TC1_d_writedata[3] = DFFEAS(TC1L1035, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X21_Y7_N41
--register power-up is low

TC1_d_writedata[4] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[4],  ,  , VCC);


--TC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X16_Y7_N50
--register power-up is low

TC1_d_writedata[5] = DFFEAS(TC1L1039, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X21_Y4_N52
--register power-up is low

TC1_d_writedata[6] = DFFEAS(TC1L1041, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X27_Y5_N38
--register power-up is low

TC1_d_writedata[7] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[7],  ,  , VCC);


--ZB8_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0] at FF_X10_Y2_N56
--register power-up is low

ZB8_wait_latency_counter[0] = DFFEAS(ZB8L18, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB8_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[1] at FF_X10_Y2_N58
--register power-up is low

ZB8_wait_latency_counter[1] = DFFEAS(ZB8L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y2_N26
--register power-up is low

YB8_mem_used[1] = DFFEAS(YB8L6, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB8L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|m0_write~0 at LABCELL_X11_Y2_N42
XB8L1 = ( CC1L1 & ( !YB8_mem_used[1] & ( (TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & (CC1L3 & !TC1_W_alu_result[6]))) ) ) );


--S1L1 is nios_system:u0|nios_system_hex0:hex0|always0~0 at LABCELL_X10_Y2_N12
S1L1 = ( V1L1 & ( (!ZB8_wait_latency_counter[1] & (EB1_rst1 & (!ZB8_wait_latency_counter[0] & XB8L1))) ) );


--ND1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X1_Y3_N45
ND1L3 = ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & Q1_state[4]) ) );


--QD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X1_Y3_N0
QD1L55 = ( QD1_sr[0] & ( (!H1_splitter_nodes_receive_1[3]) # ((!Q1_state[3]) # (N1_virtual_ir_scan_reg)) ) );


--SD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X2_Y4_N14
--register power-up is low

SD3_dreg[0] = DFFEAS( , A1L5,  ,  ,  , SD3_din_s1,  ,  , VCC);


--QD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X2_Y4_N45
QD1L56 = ( Q1_state[3] & ( SD3_dreg[0] & ( (!N1_virtual_ir_scan_reg & (!N1_irf_reg[2][1] & (H1_splitter_nodes_receive_1[3] & !N1_irf_reg[2][0]))) ) ) );


--QD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X2_Y4_N7
--register power-up is low

QD1_DRsize.000 = DFFEAS(QD1L2, A1L5,  ,  , ND1_virtual_state_uir,  ,  ,  ,  );


--QD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X2_Y4_N24
QD1L57 = ( QD1_DRsize.000 & ( QD1L56 & ( (!ND1L3) # (QD1_sr[1]) ) ) ) # ( !QD1_DRsize.000 & ( QD1L56 & ( (!ND1L3) # (A1L6) ) ) ) # ( QD1_DRsize.000 & ( !QD1L56 & ( (!ND1L3 & ((QD1L55))) # (ND1L3 & (QD1_sr[1])) ) ) ) # ( !QD1_DRsize.000 & ( !QD1L56 & ( (!ND1L3 & (QD1L55)) # (ND1L3 & ((A1L6))) ) ) );


--SD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y5_N38
--register power-up is low

SD2_dreg[0] = DFFEAS( , A1L5,  ,  ,  , SD2_din_s1,  ,  , VCC);


--AB1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X21_Y3_N14
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[4] = DFFEAS(AB1L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X21_Y3_N22
--register power-up is low

AB1_r_sync_rst_chain[1] = DFFEAS(AB1L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X21_Y3_N15
AB1L1 = ( AB1_r_sync_rst_chain[1] & ( AB1_altera_reset_synchronizer_int_chain[4] ) ) # ( !AB1_r_sync_rst_chain[1] & ( (AB1_r_sync_rst) # (AB1_altera_reset_synchronizer_int_chain[4]) ) );


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_write~0 at LABCELL_X10_Y2_N15
BC1L9 = ( TC1_d_write & ( !BC1L12Q ) );


--TC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X18_Y6_N28
--register power-up is low

TC1_d_read = DFFEAS(TC1_d_read_nxt, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X13_Y4_N49
--register power-up is low

BC1_read_accepted = DFFEAS(BC1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0 at LABCELL_X13_Y4_N57
AC1L1 = ( BC1_write_accepted & ( (TC1_d_read & (!BC1_read_accepted & EB1_rst1)) ) ) # ( !BC1_write_accepted & ( (EB1_rst1 & (((TC1_d_read & !BC1_read_accepted)) # (TC1_d_write))) ) );


--ZB7L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]~0 at MLABCELL_X15_Y2_N24
ZB7L17 = ( ZB7_wait_latency_counter[0] & ( ZB7_wait_latency_counter[1] & ( (CC1L6 & (AC1L1 & !YB7_mem_used[1])) ) ) ) # ( !ZB7_wait_latency_counter[0] & ( ZB7_wait_latency_counter[1] & ( (CC1L6 & (AC1L1 & !YB7_mem_used[1])) ) ) ) # ( ZB7_wait_latency_counter[0] & ( !ZB7_wait_latency_counter[1] & ( (CC1L6 & (AC1L1 & (BC1L9 & !YB7_mem_used[1]))) ) ) ) # ( !ZB7_wait_latency_counter[0] & ( !ZB7_wait_latency_counter[1] & ( (CC1L6 & (AC1L1 & (!BC1L9 & !YB7_mem_used[1]))) ) ) );


--ZB7L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1 at MLABCELL_X15_Y2_N36
ZB7L19 = (ZB7L17 & !ZB7_wait_latency_counter[0]);


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X13_Y4_N54
BC1L8 = (TC1_d_read & !BC1_read_accepted);


--ZB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0] at FF_X13_Y2_N26
--register power-up is low

ZB7_read_latency_shift_reg[0] = DFFEAS(ZB7L14, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0] at FF_X13_Y2_N5
--register power-up is low

YB7_mem_used[0] = DFFEAS(YB7L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB9L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~0 at LABCELL_X12_Y2_N45
XB9L1 = ( TC1_d_write & ( (EB1_rst1 & !BC1L12Q) ) );


--ZB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y2_N54
ZB7L12 = ( ZB7_wait_latency_counter[0] & ( (V1L2 & (CC1L6 & ((!XB9L1) # (YB7_mem_used[1])))) ) ) # ( !ZB7_wait_latency_counter[0] & ( (V1L2 & (XB9L1 & (CC1L6 & !YB7_mem_used[1]))) ) );


--YB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y2_N0
YB7L5 = ( BC1L8 & ( (!YB7_mem_used[0] & (((YB7_mem_used[1])))) # (YB7_mem_used[0] & (!ZB7_read_latency_shift_reg[0] & ((YB7_mem_used[1]) # (ZB7L12)))) ) ) # ( !BC1L8 & ( (YB7_mem_used[1] & ((!ZB7_read_latency_shift_reg[0]) # (!YB7_mem_used[0]))) ) );


--TC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X25_Y4_N23
--register power-up is low

TC1_R_ctrl_shift_rot = DFFEAS(TC1L247, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X16_Y6_N7
--register power-up is low

TC1_R_ctrl_logic = DFFEAS(TC1L231, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X25_Y5_N4
--register power-up is low

TC1_E_src1[4] = DFFEAS(TC1L745, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X21_Y7_N31
--register power-up is low

TC1_E_src2[4] = DFFEAS(TC1L781, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X17_Y7_N43
--register power-up is low

TC1_R_logic_op[1] = DFFEAS(TC1L302, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X17_Y7_N16
--register power-up is low

TC1_R_logic_op[0] = DFFEAS(TC1L301, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0 at LABCELL_X27_Y5_N24
TC1L359 = ( TC1_R_logic_op[1] & ( TC1_E_src2[4] & ( (!TC1_R_logic_op[0]) # (!TC1_E_src1[4]) ) ) ) # ( !TC1_R_logic_op[1] & ( TC1_E_src2[4] & ( (TC1_R_logic_op[0] & TC1_E_src1[4]) ) ) ) # ( TC1_R_logic_op[1] & ( !TC1_E_src2[4] & ( TC1_E_src1[4] ) ) ) # ( !TC1_R_logic_op[1] & ( !TC1_E_src2[4] & ( (!TC1_R_logic_op[0] & !TC1_E_src1[4]) ) ) );


--TC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0 at LABCELL_X22_Y5_N24
TC1L315 = ( TC1_E_shift_rot_result[4] & ( TC1L359 & ( ((TC1L62) # (TC1_R_ctrl_logic)) # (TC1L728Q) ) ) ) # ( !TC1_E_shift_rot_result[4] & ( TC1L359 & ( (!TC1L728Q & ((TC1L62) # (TC1_R_ctrl_logic))) ) ) ) # ( TC1_E_shift_rot_result[4] & ( !TC1L359 & ( ((!TC1_R_ctrl_logic & TC1L62)) # (TC1L728Q) ) ) ) # ( !TC1_E_shift_rot_result[4] & ( !TC1L359 & ( (!TC1L728Q & (!TC1_R_ctrl_logic & TC1L62)) ) ) );


--TC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X21_Y6_N19
--register power-up is low

TC1_R_ctrl_rd_ctl_reg = DFFEAS(TC1_D_op_rdctl, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X17_Y7_N55
--register power-up is low

TC1_R_ctrl_br_cmp = DFFEAS(TC1L208, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at MLABCELL_X25_Y4_N51
TC1L343 = ( TC1_R_ctrl_br_cmp ) # ( !TC1_R_ctrl_br_cmp & ( TC1_R_ctrl_rd_ctl_reg ) );


--TC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X25_Y5_N55
--register power-up is low

TC1_E_src1[5] = DFFEAS(TC1L746, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~1 at LABCELL_X27_Y5_N6
TC1L360 = ( TC1_R_logic_op[1] & ( (!TC1_E_src1[5] & ((TC1_E_src2[5]))) # (TC1_E_src1[5] & ((!TC1_R_logic_op[0]) # (!TC1_E_src2[5]))) ) ) # ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (!TC1_E_src1[5] & !TC1_E_src2[5])) # (TC1_R_logic_op[0] & (TC1_E_src1[5] & TC1_E_src2[5])) ) );


--TC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~2 at LABCELL_X22_Y5_N42
TC1L316 = ( TC1_E_shift_rot_result[5] & ( TC1L360 & ( ((TC1L66) # (TC1L728Q)) # (TC1_R_ctrl_logic) ) ) ) # ( !TC1_E_shift_rot_result[5] & ( TC1L360 & ( (!TC1L728Q & ((TC1L66) # (TC1_R_ctrl_logic))) ) ) ) # ( TC1_E_shift_rot_result[5] & ( !TC1L360 & ( ((!TC1_R_ctrl_logic & TC1L66)) # (TC1L728Q) ) ) ) # ( !TC1_E_shift_rot_result[5] & ( !TC1L360 & ( (!TC1_R_ctrl_logic & (!TC1L728Q & TC1L66)) ) ) );


--TC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X25_Y5_N25
--register power-up is low

TC1_E_src1[6] = DFFEAS(TC1L747, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~2 at LABCELL_X27_Y5_N15
TC1L361 = ( TC1_E_src2[6] & ( !TC1_R_logic_op[1] $ (((!TC1_E_src1[6]) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src2[6] & ( (!TC1_R_logic_op[1] & (!TC1_E_src1[6] & !TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & (TC1_E_src1[6])) ) );


--TC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~3 at LABCELL_X22_Y5_N51
TC1L317 = ( TC1_R_ctrl_logic & ( (!TC1L728Q & ((TC1L361))) # (TC1L728Q & (TC1_E_shift_rot_result[6])) ) ) # ( !TC1_R_ctrl_logic & ( (!TC1L728Q & ((TC1L70))) # (TC1L728Q & (TC1_E_shift_rot_result[6])) ) );


--TC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X25_Y5_N43
--register power-up is low

TC1_E_src1[16] = DFFEAS(TC1L757, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~3 at LABCELL_X19_Y5_N27
TC1L371 = ( TC1_E_src2[16] & ( !TC1_R_logic_op[1] $ (((!TC1_E_src1[16]) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src2[16] & ( (!TC1_R_logic_op[1] & (!TC1_E_src1[16] & !TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & (TC1_E_src1[16])) ) );


--TC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~4 at LABCELL_X19_Y5_N12
TC1L327 = ( TC1L74 & ( TC1_E_shift_rot_result[16] & ( ((!TC1_R_ctrl_logic) # (TC1L728Q)) # (TC1L371) ) ) ) # ( !TC1L74 & ( TC1_E_shift_rot_result[16] & ( ((TC1L371 & TC1_R_ctrl_logic)) # (TC1L728Q) ) ) ) # ( TC1L74 & ( !TC1_E_shift_rot_result[16] & ( (!TC1L728Q & ((!TC1_R_ctrl_logic) # (TC1L371))) ) ) ) # ( !TC1L74 & ( !TC1_E_shift_rot_result[16] & ( (TC1L371 & (!TC1L728Q & TC1_R_ctrl_logic)) ) ) );


--TC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X25_Y5_N49
--register power-up is low

TC1_E_src1[15] = DFFEAS(TC1L756, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~4 at LABCELL_X19_Y5_N24
TC1L370 = ( TC1_E_src2[15] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[15]))) ) ) # ( !TC1_E_src2[15] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[15])) # (TC1_R_logic_op[1] & ((TC1_E_src1[15]))) ) );


--TC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~5 at LABCELL_X19_Y5_N30
TC1L326 = ( TC1L728Q & ( TC1_E_shift_rot_result[15] ) ) # ( !TC1L728Q & ( TC1_E_shift_rot_result[15] & ( (!TC1_R_ctrl_logic & ((TC1L78))) # (TC1_R_ctrl_logic & (TC1L370)) ) ) ) # ( !TC1L728Q & ( !TC1_E_shift_rot_result[15] & ( (!TC1_R_ctrl_logic & ((TC1L78))) # (TC1_R_ctrl_logic & (TC1L370)) ) ) );


--TC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X25_Y5_N34
--register power-up is low

TC1_E_src1[14] = DFFEAS(TC1L755, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~5 at MLABCELL_X21_Y5_N6
TC1L369 = ( TC1_E_src2[14] & ( TC1_E_src1[14] & ( !TC1_R_logic_op[1] $ (!TC1_R_logic_op[0]) ) ) ) # ( !TC1_E_src2[14] & ( TC1_E_src1[14] & ( TC1_R_logic_op[1] ) ) ) # ( TC1_E_src2[14] & ( !TC1_E_src1[14] & ( TC1_R_logic_op[1] ) ) ) # ( !TC1_E_src2[14] & ( !TC1_E_src1[14] & ( (!TC1_R_logic_op[1] & !TC1_R_logic_op[0]) ) ) );


--TC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~6 at MLABCELL_X21_Y5_N15
TC1L325 = ( TC1L82 & ( (!TC1L728Q & ((!TC1_R_ctrl_logic) # ((TC1L369)))) # (TC1L728Q & (((TC1L422Q)))) ) ) # ( !TC1L82 & ( (!TC1L728Q & (TC1_R_ctrl_logic & (TC1L369))) # (TC1L728Q & (((TC1L422Q)))) ) );


--TC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X18_Y5_N22
--register power-up is low

TC1_E_src1[13] = DFFEAS(TC1L754, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~6 at LABCELL_X19_Y5_N18
TC1L368 = ( TC1_R_logic_op[0] & ( (!TC1_E_src1[13] & (TC1_E_src2[13] & TC1_R_logic_op[1])) # (TC1_E_src1[13] & (!TC1_E_src2[13] $ (!TC1_R_logic_op[1]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src2[13]) # (TC1_E_src1[13]))) ) );


--TC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~7 at MLABCELL_X21_Y5_N42
TC1L324 = ( TC1L86 & ( (!TC1L728Q & ((!TC1_R_ctrl_logic) # ((TC1L368)))) # (TC1L728Q & (((TC1_E_shift_rot_result[13])))) ) ) # ( !TC1L86 & ( (!TC1L728Q & (TC1_R_ctrl_logic & ((TC1L368)))) # (TC1L728Q & (((TC1_E_shift_rot_result[13])))) ) );


--TC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X23_Y5_N56
--register power-up is low

TC1_E_src1[12] = DFFEAS(TC1L753, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~7 at MLABCELL_X21_Y5_N51
TC1L367 = ( TC1_R_logic_op[1] & ( (!TC1L499Q & ((TC1_E_src2[12]))) # (TC1L499Q & ((!TC1_R_logic_op[0]) # (!TC1_E_src2[12]))) ) ) # ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (!TC1L499Q & !TC1_E_src2[12])) # (TC1_R_logic_op[0] & (TC1L499Q & TC1_E_src2[12])) ) );


--TC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~8 at MLABCELL_X21_Y5_N0
TC1L323 = ( TC1L728Q & ( TC1_R_ctrl_logic & ( TC1_E_shift_rot_result[12] ) ) ) # ( !TC1L728Q & ( TC1_R_ctrl_logic & ( TC1L367 ) ) ) # ( TC1L728Q & ( !TC1_R_ctrl_logic & ( TC1_E_shift_rot_result[12] ) ) ) # ( !TC1L728Q & ( !TC1_R_ctrl_logic & ( TC1L90 ) ) );


--TC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X23_Y5_N37
--register power-up is low

TC1_E_src1[11] = DFFEAS(TC1L752, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~8 at MLABCELL_X21_Y5_N48
TC1L366 = ( TC1_E_src2[11] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[11]))) ) ) # ( !TC1_E_src2[11] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[11])) # (TC1_R_logic_op[1] & ((TC1_E_src1[11]))) ) );


--TC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~9 at MLABCELL_X21_Y5_N45
TC1L322 = ( TC1L366 & ( (!TC1L728Q & (((TC1L94)) # (TC1_R_ctrl_logic))) # (TC1L728Q & (((TC1L418Q)))) ) ) # ( !TC1L366 & ( (!TC1L728Q & (!TC1_R_ctrl_logic & (TC1L94))) # (TC1L728Q & (((TC1L418Q)))) ) );


--TC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X23_Y7_N7
--register power-up is low

TC1_E_src1[7] = DFFEAS(TC1L748, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~9 at LABCELL_X27_Y5_N12
TC1L362 = ( TC1_E_src1[7] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[7]))) ) ) # ( !TC1_E_src1[7] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[7])) # (TC1_R_logic_op[1] & ((TC1_E_src2[7]))) ) );


--TC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~10 at LABCELL_X22_Y5_N33
TC1L318 = ( TC1L98 & ( TC1_R_ctrl_logic & ( (!TC1L728Q & (TC1L362)) # (TC1L728Q & ((TC1_E_shift_rot_result[7]))) ) ) ) # ( !TC1L98 & ( TC1_R_ctrl_logic & ( (!TC1L728Q & (TC1L362)) # (TC1L728Q & ((TC1_E_shift_rot_result[7]))) ) ) ) # ( TC1L98 & ( !TC1_R_ctrl_logic & ( (!TC1L728Q) # (TC1_E_shift_rot_result[7]) ) ) ) # ( !TC1L98 & ( !TC1_R_ctrl_logic & ( (TC1_E_shift_rot_result[7] & TC1L728Q) ) ) );


--TC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X23_Y5_N44
--register power-up is low

TC1_E_src1[8] = DFFEAS(TC1L749, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~10 at LABCELL_X27_Y5_N9
TC1L363 = ( TC1_E_src2[8] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1L493Q))) ) ) # ( !TC1_E_src2[8] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1L493Q)) # (TC1_R_logic_op[1] & ((TC1L493Q))) ) );


--TC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~11 at LABCELL_X22_Y5_N39
TC1L319 = ( TC1L363 & ( TC1L102 & ( (!TC1L728Q) # (TC1L413Q) ) ) ) # ( !TC1L363 & ( TC1L102 & ( (!TC1L728Q & (!TC1_R_ctrl_logic)) # (TC1L728Q & ((TC1L413Q))) ) ) ) # ( TC1L363 & ( !TC1L102 & ( (!TC1L728Q & (TC1_R_ctrl_logic)) # (TC1L728Q & ((TC1L413Q))) ) ) ) # ( !TC1L363 & ( !TC1L102 & ( (TC1L413Q & TC1L728Q) ) ) );


--TC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X25_Y5_N16
--register power-up is low

TC1_E_src1[9] = DFFEAS(TC1L750, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~11 at LABCELL_X27_Y5_N42
TC1L364 = ( TC1_E_src2[9] & ( !TC1_R_logic_op[1] $ (((!TC1_E_src1[9]) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src2[9] & ( (!TC1_R_logic_op[1] & (!TC1_E_src1[9] & !TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & (TC1_E_src1[9])) ) );


--TC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~12 at LABCELL_X22_Y5_N21
TC1L320 = ( TC1L106 & ( TC1L364 & ( (!TC1L728Q) # (TC1_E_shift_rot_result[9]) ) ) ) # ( !TC1L106 & ( TC1L364 & ( (!TC1L728Q & ((TC1_R_ctrl_logic))) # (TC1L728Q & (TC1_E_shift_rot_result[9])) ) ) ) # ( TC1L106 & ( !TC1L364 & ( (!TC1L728Q & ((!TC1_R_ctrl_logic))) # (TC1L728Q & (TC1_E_shift_rot_result[9])) ) ) ) # ( !TC1L106 & ( !TC1L364 & ( (TC1L728Q & TC1_E_shift_rot_result[9]) ) ) );


--TC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X23_Y5_N47
--register power-up is low

TC1_E_src1[10] = DFFEAS(TC1L751, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~12 at LABCELL_X19_Y5_N51
TC1L365 = ( TC1_E_src2[10] & ( !TC1_R_logic_op[1] $ (((!TC1L496Q) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src2[10] & ( (!TC1_R_logic_op[1] & (!TC1L496Q & !TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & (TC1L496Q)) ) );


--TC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~13 at LABCELL_X19_Y5_N0
TC1L321 = ( TC1L365 & ( (!TC1L728Q & (((TC1L110)) # (TC1_R_ctrl_logic))) # (TC1L728Q & (((TC1L416Q)))) ) ) # ( !TC1L365 & ( (!TC1L728Q & (!TC1_R_ctrl_logic & (TC1L110))) # (TC1L728Q & (((TC1L416Q)))) ) );


--TC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X21_Y7_N34
--register power-up is low

TC1_E_src2[2] = DFFEAS(TC1L779, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X25_Y5_N10
--register power-up is low

TC1_E_src1[2] = DFFEAS(TC1L743, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13 at LABCELL_X19_Y5_N54
TC1L357 = ( TC1_E_src1[2] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[2]))) ) ) # ( !TC1_E_src1[2] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[2])) # (TC1_R_logic_op[1] & ((TC1_E_src2[2]))) ) );


--TC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14 at LABCELL_X19_Y5_N3
TC1L313 = ( TC1L114 & ( (!TC1L728Q & ((!TC1_R_ctrl_logic) # ((TC1L357)))) # (TC1L728Q & (((TC1L406Q)))) ) ) # ( !TC1L114 & ( (!TC1L728Q & (TC1_R_ctrl_logic & ((TC1L357)))) # (TC1L728Q & (((TC1L406Q)))) ) );


--TC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X21_Y7_N1
--register power-up is low

TC1_E_src2[3] = DFFEAS(TC1L780, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X25_Y5_N37
--register power-up is low

TC1_E_src1[3] = DFFEAS(TC1L744, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~14 at LABCELL_X19_Y5_N57
TC1L358 = ( TC1_E_src2[3] & ( !TC1_R_logic_op[1] $ (((!TC1_E_src1[3]) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src2[3] & ( (!TC1_R_logic_op[1] & (!TC1_E_src1[3] & !TC1_R_logic_op[0])) # (TC1_R_logic_op[1] & (TC1_E_src1[3])) ) );


--TC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~15 at LABCELL_X19_Y5_N42
TC1L314 = ( TC1_E_shift_rot_result[3] & ( ((!TC1_R_ctrl_logic & (TC1L118)) # (TC1_R_ctrl_logic & ((TC1L358)))) # (TC1L728Q) ) ) # ( !TC1_E_shift_rot_result[3] & ( (!TC1L728Q & ((!TC1_R_ctrl_logic & (TC1L118)) # (TC1_R_ctrl_logic & ((TC1L358))))) ) );


--TC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X18_Y7_N29
--register power-up is low

TC1_E_new_inst = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L791Q,  ,  , VCC);


--TC1L1029 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X16_Y6_N24
TC1L1029 = ( TC1_R_ctrl_st & ( TC1_E_new_inst ) );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X13_Y4_N12
BC1L1 = ( !BC1_write_accepted & ( !TC1_d_read ) );


--CC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X11_Y2_N39
CC1L10 = ( TC1_W_alu_result[4] & ( !TC1_W_alu_result[5] ) );


--CC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X11_Y2_N9
CC1L11 = ( TC1_d_read & ( CC1L10 & ( (CC1L1 & (TC1_W_alu_result[6] & (CC1L3 & !BC1_read_accepted))) ) ) );


--YB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1] at FF_X15_Y2_N11
--register power-up is low

YB5_mem_used[1] = DFFEAS(YB5L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1] at FF_X15_Y2_N14
--register power-up is low

ZB5_wait_latency_counter[1] = DFFEAS(ZB5L18, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0] at FF_X15_Y2_N17
--register power-up is low

ZB5_wait_latency_counter[0] = DFFEAS(ZB5L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at MLABCELL_X15_Y2_N21
TB1L4 = ( XB9L1 & ( !YB5_mem_used[1] & ( (EB1_rst1 & (!ZB5_wait_latency_counter[1] & (!ZB5_wait_latency_counter[0] & CC1L11))) ) ) ) # ( !XB9L1 & ( !YB5_mem_used[1] & ( (EB1_rst1 & (!ZB5_wait_latency_counter[1] & (ZB5_wait_latency_counter[0] & CC1L11))) ) ) );


--YB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y2_N41
--register power-up is low

YB2_mem_used[1] = DFFEAS(YB2L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X13_Y2_N8
--register power-up is low

ZB2_wait_latency_counter[1] = DFFEAS(ZB2L12, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X13_Y2_N11
--register power-up is low

ZB2_wait_latency_counter[0] = DFFEAS(ZB2L13, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2 at LABCELL_X11_Y2_N15
CC1L12 = ( TC1_W_alu_result[5] & ( (!TC1_W_alu_result[3] & !TC1_W_alu_result[4]) ) );


--CC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3 at LABCELL_X11_Y2_N6
CC1L13 = ( TC1_d_read & ( CC1L12 & ( (CC1L1 & (TC1_W_alu_result[6] & (!BC1_read_accepted & CC1L3))) ) ) );


--TB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X13_Y2_N15
TB1L5 = ( XB9L1 & ( !ZB2_wait_latency_counter[1] & ( (EB1_rst1 & (!ZB2_wait_latency_counter[0] & (!YB2_mem_used[1] & CC1L13))) ) ) ) # ( !XB9L1 & ( !ZB2_wait_latency_counter[1] & ( (EB1_rst1 & (ZB2_wait_latency_counter[0] & (!YB2_mem_used[1] & CC1L13))) ) ) );


--ZB8L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~0 at LABCELL_X10_Y2_N9
ZB8L13 = ( XB9L1 & ( (!ZB8_wait_latency_counter[1] & (XB8L1 & (EB1_rst1 & !ZB8_wait_latency_counter[0]))) ) ) # ( !XB9L1 & ( (!ZB8_wait_latency_counter[1] & (XB8L1 & (EB1_rst1 & ZB8_wait_latency_counter[0]))) ) );


--ZB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0] at FF_X10_Y2_N49
--register power-up is low

ZB6_wait_latency_counter[0] = DFFEAS(ZB6L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1] at FF_X10_Y2_N19
--register power-up is low

YB6_mem_used[1] = DFFEAS(YB6L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|m0_write~0 at LABCELL_X11_Y2_N30
XB6L1 = ( CC1L1 & ( !YB6_mem_used[1] & ( (!TC1_W_alu_result[5] & (!TC1_W_alu_result[4] & (CC1L3 & TC1_W_alu_result[6]))) ) ) );


--ZB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1] at FF_X10_Y2_N29
--register power-up is low

ZB6_wait_latency_counter[1] = DFFEAS(ZB6L16, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~0 at LABCELL_X10_Y2_N24
ZB6L10 = ( XB9L1 & ( (XB6L1 & (!ZB6_wait_latency_counter[0] & (!ZB6_wait_latency_counter[1] & EB1_rst1))) ) ) # ( !XB9L1 & ( (XB6L1 & (ZB6_wait_latency_counter[0] & (!ZB6_wait_latency_counter[1] & EB1_rst1))) ) );


--ZB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~1 at LABCELL_X13_Y2_N57
ZB7L13 = ( ZB7_wait_latency_counter[0] & ( (V1L2 & (!XB9L1 & (CC1L6 & !YB7_mem_used[1]))) ) ) # ( !ZB7_wait_latency_counter[0] & ( (V1L2 & (XB9L1 & (CC1L6 & !YB7_mem_used[1]))) ) );


--YB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X16_Y6_N20
--register power-up is low

YB1_mem_used[1] = DFFEAS(YB1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X13_Y4_N19
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L68, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0 at LABCELL_X19_Y2_N48
CC1L8 = ( TC1_W_alu_result[5] & ( TC1_W_alu_result[3] ) );


--TB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X11_Y2_N24
TB1L6 = ( CC1L8 & ( !TC1_W_alu_result[4] & ( (CC1L1 & (TC1_W_alu_result[6] & (CC1L3 & U1_av_waitrequest))) ) ) );


--ZB9_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0] at FF_X13_Y2_N19
--register power-up is low

ZB9_wait_latency_counter[0] = DFFEAS(ZB9L13, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y2_N1
--register power-up is low

YB9_mem_used[1] = DFFEAS(YB9L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB9L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~1 at LABCELL_X11_Y2_N57
XB9L2 = ( CC1L3 & ( (!TC1_W_alu_result[5] & (!TC1_W_alu_result[6] & (!YB9_mem_used[1] & CC1L1))) ) );


--ZB9_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1] at FF_X16_Y2_N25
--register power-up is low

ZB9_wait_latency_counter[1] = DFFEAS(ZB9L14, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L148 is nios_system:u0|nios_system_timer_0:timer_0|period_l_wr_strobe~0 at LABCELL_X16_Y2_N45
DB1L148 = ( !ZB9_wait_latency_counter[1] & ( EB1_rst1 ) );


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X16_Y2_N12
TB1L1 = ( DB1L148 & ( XB9L2 & ( (!YB1L6Q & ((!ZB9_wait_latency_counter[0] $ (!XB9L1)) # (TB1L6))) # (YB1L6Q & (!ZB9_wait_latency_counter[0] $ ((!XB9L1)))) ) ) ) # ( !DB1L148 & ( XB9L2 & ( (!YB1L6Q & TB1L6) ) ) ) # ( DB1L148 & ( !XB9L2 & ( (!YB1L6Q & TB1L6) ) ) ) # ( !DB1L148 & ( !XB9L2 & ( (!YB1L6Q & TB1L6) ) ) );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1 at MLABCELL_X21_Y6_N24
CC1L2 = ( !TC1_W_alu_result[14] & ( !TC1_W_alu_result[13] & ( (!TC1_W_alu_result[12] & (TC1_W_alu_result[11] & (!TC1_W_alu_result[15] & TC1_W_alu_result[16]))) ) ) );


--CC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[3]~0 at LABCELL_X11_Y2_N0
CC1L15 = ( CC1L1 & ( TC1_W_alu_result[3] & ( (CC1L3 & ((!TC1_W_alu_result[6]) # (!TC1_W_alu_result[4]))) ) ) ) # ( CC1L1 & ( !TC1_W_alu_result[3] & ( (CC1L3 & ((!TC1_W_alu_result[6]) # ((!TC1_W_alu_result[5] & !TC1_W_alu_result[4])))) ) ) );


--WB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0] at FF_X13_Y5_N38
--register power-up is low

WB1_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , WB1L56, LC1L2,  ,  , VCC);


--MD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X15_Y5_N26
--register power-up is low

MD1_waitrequest = DFFEAS(MD1L195, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--YB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X15_Y5_N59
--register power-up is low

YB3_mem_used[1] = DFFEAS(YB3L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at MLABCELL_X15_Y5_N51
TB1L7 = ( !YB3L16Q & ( (!MD1_waitrequest & WB1_saved_grant[0]) ) );


--WB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] at FF_X12_Y5_N14
--register power-up is low

WB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , WB2L59, LC2L2,  ,  , VCC);


--YB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y5_N59
--register power-up is low

YB4_mem_used[1] = DFFEAS(YB4L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X12_Y2_N33
TB1L8 = ( !YB4L16Q & ( (EB1_rst1 & WB2_saved_grant[0]) ) );


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X12_Y2_N48
TB1L2 = ( !CC1L13 & ( TB1L8 & ( (!CC1L15 & (!CC1L11 & ((!CC1L2) # (TB1L7)))) ) ) ) # ( !CC1L13 & ( !TB1L8 & ( (CC1L2 & (!CC1L15 & (!CC1L11 & TB1L7))) ) ) );


--TB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X12_Y2_N6
TB1L3 = ( !TB1L1 & ( !TB1L2 & ( (!TB1L5 & (!ZB7L13 & (!ZB6L10 & !ZB8L13))) ) ) );


--ZB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X12_Y5_N26
--register power-up is low

ZB4_read_latency_shift_reg[0] = DFFEAS(ZB4L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X16_Y6_N50
--register power-up is low

YB4_mem[0][74] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , YB4L13, YB4L18,  ,  , VCC);


--YB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] at FF_X16_Y6_N53
--register power-up is low

YB4_mem[0][56] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , YB4L13, YB4L19,  ,  , VCC);


--UB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X16_Y6_N48
UB3L1 = (ZB4L3Q & ((!YB4_mem[0][56]) # (!YB4_mem[0][74])));


--ZB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X13_Y4_N22
--register power-up is low

ZB1_read_latency_shift_reg[0] = DFFEAS(ZB1L35, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X13_Y2_N13
--register power-up is low

ZB2_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TB1L5,  ,  , VCC);


--ZB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0] at FF_X15_Y2_N19
--register power-up is low

ZB5_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TB1L4,  ,  , VCC);


--ZB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0] at FF_X10_Y2_N35
--register power-up is low

ZB6_read_latency_shift_reg[0] = DFFEAS(ZB6L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB8_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg[0] at FF_X12_Y2_N17
--register power-up is low

ZB8_read_latency_shift_reg[0] = DFFEAS(ZB8L14, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X13_Y3_N15
HC1L2 = ( !ZB7_read_latency_shift_reg[0] & ( !ZB1_read_latency_shift_reg[0] & ( (!ZB2_read_latency_shift_reg[0] & (!ZB6L9Q & (!ZB5_read_latency_shift_reg[0] & !ZB8L12Q))) ) ) );


--ZB9_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0] at FF_X12_Y2_N23
--register power-up is low

ZB9_read_latency_shift_reg[0] = DFFEAS(ZB9L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X15_Y5_N32
--register power-up is low

ZB3_read_latency_shift_reg[0] = DFFEAS(ZB3L45, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] at FF_X15_Y5_N2
--register power-up is low

YB3_mem[0][74] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , YB3L13, YB3L18,  ,  , VCC);


--YB3_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56] at FF_X15_Y5_N5
--register power-up is low

YB3_mem[0][56] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , YB3L13, YB3L19,  ,  , VCC);


--HC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1 at MLABCELL_X15_Y5_N9
HC1L3 = (!ZB9L7Q & ((!ZB3_read_latency_shift_reg[0]) # ((YB3_mem[0][56] & YB3_mem[0][74]))));


--BC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X13_Y4_N26
--register power-up is low

BC1_end_begintransfer = DFFEAS(BC1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X13_Y4_N9
BC1L2 = ( BC1_end_begintransfer & ( (!TC1_d_read & ((!TC1_d_write) # ((!EB1_rst1 & !BC1_write_accepted)))) ) ) # ( !BC1_end_begintransfer & ( (!TC1_d_read & ((!BC1_write_accepted) # (!TC1_d_write))) ) );


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X18_Y6_N30
BC1L3 = ( !BC1L2 & ( (!HC1L2) # ((!TC1_d_read) # ((!HC1L3) # (UB3L1))) ) );


--TC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X13_Y4_N39
TC1_E_st_stall = ( TB1L4 & ( TB1L3 & ( ((!BC1L3 & TC1_d_write)) # (TC1L1029) ) ) ) # ( !TB1L4 & ( TB1L3 & ( ((TC1_d_write & ((!BC1L3) # (BC1L1)))) # (TC1L1029) ) ) ) # ( TB1L4 & ( !TB1L3 & ( ((!BC1L3 & TC1_d_write)) # (TC1L1029) ) ) ) # ( !TB1L4 & ( !TB1L3 & ( ((!BC1L3 & TC1_d_write)) # (TC1L1029) ) ) );


--ZB7L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2 at MLABCELL_X15_Y2_N39
ZB7L20 = (ZB7L17 & (!ZB7_wait_latency_counter[0] $ (!ZB7_wait_latency_counter[1])));


--ZB8L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_waitrequest_generated~0 at LABCELL_X10_Y2_N6
ZB8L9 = (!ZB8_wait_latency_counter[1] & (!ZB8_wait_latency_counter[0] $ (((!XB8L1) # (!XB9L1)))));


--ZB8L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~0 at LABCELL_X10_Y2_N54
ZB8L18 = ( !ZB8L9 & ( (XB8L1 & (AC1L1 & !ZB8_wait_latency_counter[0])) ) );


--ZB8L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~1 at LABCELL_X10_Y2_N57
ZB8L19 = ( AC1L1 & ( (XB8L1 & ((!ZB8_wait_latency_counter[0] & ((ZB8_wait_latency_counter[1]))) # (ZB8_wait_latency_counter[0] & (BC1L9 & !ZB8_wait_latency_counter[1])))) ) );


--CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X11_Y2_N54
CC1L5 = ( !TC1_W_alu_result[4] & ( (TC1_W_alu_result[5] & (!TC1_W_alu_result[6] & (CC1L3 & CC1L1))) ) );


--YB8_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y2_N14
--register power-up is low

YB8_mem_used[0] = DFFEAS(YB8L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y4_N6
YB8L5 = (TC1_d_read & (EB1_rst1 & !BC1_read_accepted));


--YB8L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X12_Y2_N24
YB8L6 = ( YB8_mem_used[1] & ( YB8_mem_used[0] & ( !ZB8_read_latency_shift_reg[0] ) ) ) # ( !YB8_mem_used[1] & ( YB8_mem_used[0] & ( (CC1L5 & (!ZB8_read_latency_shift_reg[0] & (YB8L5 & ZB8L9))) ) ) ) # ( YB8_mem_used[1] & ( !YB8_mem_used[0] ) );


--EB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X1_Y3_N35
--register power-up is low

EB1_state = AMPP_FUNCTION(A1L5, EB1L59, !N1_clr_reg, GND);


--EB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X1_Y3_N16
--register power-up is low

EB1_user_saw_rvalid = AMPP_FUNCTION(A1L5, EB1L96, !N1_clr_reg, GND);


--EB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X2_Y3_N18
EB1L83 = AMPP_FUNCTION(!A1L6, !EB1_state, !N1_irf_reg[1][0], !EB1_td_shift[9], !EB1_user_saw_rvalid, !EB1_count[1]);


--EB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X6_Y2_N44
--register power-up is low

EB1_tck_t_dav = AMPP_FUNCTION(A1L5, EB1L68, !N1_clr_reg);


--EB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X1_Y3_N22
--register power-up is low

EB1_td_shift[1] = AMPP_FUNCTION(A1L5, EB1L87, !N1_clr_reg, EB1L71);


--EB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X1_Y3_N38
--register power-up is low

EB1_count[9] = AMPP_FUNCTION(A1L5, EB1L22, !N1_clr_reg, GND, EB1L71);


--EB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X8_Y3_N37
--register power-up is low

EB1_rvalid = AMPP_FUNCTION(A1L23, EB1_rvalid0, !AB1_r_sync_rst, GND);


--EB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X2_Y3_N24
EB1L84 = AMPP_FUNCTION(!EB1_tck_t_dav, !EB1L83, !EB1_rvalid, !EB1_count[9], !EB1_state, !EB1_td_shift[1]);


--EB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X3_Y3_N27
EB1L71 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[4]);


--SD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X2_Y4_N28
--register power-up is low

SD3_din_s1 = DFFEAS( , A1L5,  ,  ,  , ED1L11Q,  ,  , VCC);


--MD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X7_Y4_N22
--register power-up is low

MD1_MonDReg[0] = DFFEAS(MD1L118, GLOBAL(A1L23),  ,  , MD1L51,  ,  ,  ,  );


--QD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X1_Y4_N15
QD1L58 = ( QD1_sr[2] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[0])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[0])))) # (ND1L3) ) ) # ( !QD1_sr[2] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[0])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[0]))))) ) );


--QD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~9 at LABCELL_X1_Y3_N9
QD1L24 = ( N1_virtual_ir_scan_reg & ( N1_irf_reg[2][0] ) ) # ( !N1_virtual_ir_scan_reg & ( (N1_irf_reg[2][0] & ((!H1_splitter_nodes_receive_1[3]) # (!Q1_state[4]))) ) );


--QD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~10 at LABCELL_X2_Y3_N3
QD1L25 = ( Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) ) # ( !Q1_state[3] & ( (Q1_state[4] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg)) ) );


--ND1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at MLABCELL_X3_Y3_N33
ND1_virtual_state_uir = ( H1_splitter_nodes_receive_1[3] & ( (N1_virtual_ir_scan_reg & Q1_state[8]) ) );


--SD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y5_N47
--register power-up is low

SD2_din_s1 = DFFEAS( , A1L5,  ,  ,  , TC1L1086Q,  ,  , VCC);


--TC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X23_Y7_N25
--register power-up is low

TC1_R_wr_dst_reg = DFFEAS(TC1_D_wr_dst_reg, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X18_Y7_N47
--register power-up is low

TC1_W_valid = DFFEAS(TC1L892, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X24_Y7_N33
TC1_W_rf_wren = ( TC1_R_wr_dst_reg & ( (AB1_r_sync_rst) # (TC1_W_valid) ) ) # ( !TC1_R_wr_dst_reg & ( AB1_r_sync_rst ) );


--TC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X16_Y6_N13
--register power-up is low

TC1_R_ctrl_ld = DFFEAS(TC1L229, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X21_Y6_N38
--register power-up is low

TC1_W_cmp_result = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L346,  ,  , VCC);


--TC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X22_Y7_N52
--register power-up is low

TC1_W_control_rd_data[0] = DFFEAS(TC1L349, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X23_Y7_N59
--register power-up is low

TC1_R_dst_regnum[0] = DFFEAS(TC1L256, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X23_Y7_N50
--register power-up is low

TC1_R_dst_regnum[1] = DFFEAS(TC1L258, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X23_Y7_N56
--register power-up is low

TC1_R_dst_regnum[2] = DFFEAS(TC1L260, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X23_Y7_N23
--register power-up is low

TC1_R_dst_regnum[3] = DFFEAS(TC1L262, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X23_Y7_N20
--register power-up is low

TC1_R_dst_regnum[4] = DFFEAS(TC1L264, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X21_Y3_N53
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AB1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--AB1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X21_Y3_N32
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[2] = DFFEAS(AB1L10, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X21_Y3_N20
--register power-up is low

AB1_r_sync_rst_chain[2] = DFFEAS(AB1L24, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1L23 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X21_Y3_N21
AB1L23 = ( AB1_r_sync_rst_chain[2] & ( AB1_altera_reset_synchronizer_int_chain[2] ) );


--HC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X18_Y6_N21
HC1_WideOr1 = (!UB3L1 & (HC1L3 & HC1L2));


--TC1L1019 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X18_Y6_N51
TC1L1019 = ( TC1_E_new_inst & ( TC1_R_ctrl_ld ) );


--TC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X18_Y6_N27
TC1_d_read_nxt = ( TC1L1019 ) # ( !TC1L1019 & ( (HC1_WideOr1 & TC1_d_read) ) );


--BC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X13_Y4_N48
BC1L7 = ( BC1_read_accepted & ( TC1_d_read & ( HC1_WideOr1 ) ) ) # ( !BC1_read_accepted & ( TC1_d_read & ( (EB1_rst1 & (HC1_WideOr1 & ((!TB1L3) # (TB1L4)))) ) ) ) # ( BC1_read_accepted & ( !TC1_d_read & ( HC1_WideOr1 ) ) );


--ZB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~2 at LABCELL_X13_Y2_N24
ZB7L14 = ( !YB7_mem_used[1] & ( V1L2 & ( (BC1L8 & (CC1L6 & (!ZB7_wait_latency_counter[0] $ (!XB9L1)))) ) ) );


--YB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y2_N3
YB7L3 = ( ZB7L14 ) # ( !ZB7L14 & ( (YB7_mem_used[0] & ((!ZB7_read_latency_shift_reg[0]) # (YB7_mem_used[1]))) ) );


--TC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X15_Y6_N22
--register power-up is low

TC1_D_iw[11] = DFFEAS(TC1L644, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X13_Y6_N19
--register power-up is low

TC1_D_iw[13] = DFFEAS(TC1L646, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X17_Y4_N34
--register power-up is low

TC1_D_iw[15] = DFFEAS(TC1L648, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X17_Y6_N2
--register power-up is low

TC1_D_iw[16] = DFFEAS(TC1L649, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X24_Y6_N48
TC1L597 = ( !TC1_D_iw[11] & ( TC1_D_iw[15] & ( (TC1_D_iw[14] & (!TC1L285Q & (!TC1_D_iw[13] & TC1_D_iw[12]))) ) ) );


--TC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X16_Y6_N28
--register power-up is low

TC1_D_iw[1] = DFFEAS(TC1L634, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X17_Y4_N31
--register power-up is low

TC1_D_iw[3] = DFFEAS(TC1L636, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X17_Y4_N37
--register power-up is low

TC1_D_iw[4] = DFFEAS(TC1L637, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X16_Y6_N43
--register power-up is low

TC1_D_iw[5] = DFFEAS(TC1L638, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X18_Y4_N48
TC1L584 = ( TC1_D_iw[1] & ( TC1_D_iw[5] & ( (TC1_D_iw[4] & (!TC1_D_iw[2] & (TC1_D_iw[3] & !TC1_D_iw[0]))) ) ) );


--TC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X24_Y6_N51
TC1L598 = ( !TC1_D_iw[15] & ( TC1_D_iw[11] & ( (TC1_D_iw[14] & (!TC1L285Q & (TC1_D_iw[12] & !TC1_D_iw[13]))) ) ) );


--TC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X24_Y6_N30
TC1L599 = ( TC1_D_iw[12] & ( !TC1_D_iw[13] & ( (TC1_D_iw[15] & (TC1_D_iw[11] & (TC1_D_iw[14] & !TC1L285Q))) ) ) );


--TC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X24_Y6_N36
TC1L242 = ( !TC1L285Q & ( (TC1_D_iw[15] & (TC1_D_iw[12] & (!TC1_D_iw[14] & !TC1_D_iw[13]))) ) );


--TC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X17_Y6_N10
--register power-up is low

TC1_R_ctrl_shift_rot_right = DFFEAS(TC1L245, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0 at LABCELL_X23_Y5_N51
TC1L454 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[3])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[5])));


--TC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X17_Y6_N39
TC1L230 = ( TC1L280Q & ( (!TC1_D_iw[16] & (!TC1_D_iw[11] & (TC1_D_iw[13] & TC1L584))) ) );


--TC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X18_Y7_N44
--register power-up is low

TC1_E_valid_from_R = DFFEAS(TC1L583, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X18_Y8_N16
--register power-up is low

TC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L711,  ,  , VCC);


--TC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X18_Y8_N59
--register power-up is low

TC1_R_valid = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_D_valid,  ,  , VCC);


--TC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X18_Y7_N26
--register power-up is low

TC1_R_ctrl_retaddr = DFFEAS(TC1L239, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X18_Y7_N48
TC1L758 = ( TC1L791Q & ( ((TC1_R_ctrl_br & TC1_E_valid_from_R)) # (TC1_R_ctrl_retaddr) ) ) # ( !TC1L791Q & ( (TC1_R_ctrl_br & TC1_E_valid_from_R) ) );


--TC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X18_Y7_N56
--register power-up is low

TC1_R_ctrl_jmp_direct = DFFEAS(TC1L227, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X18_Y7_N57
TC1L759 = ( TC1_E_valid_from_R & ( TC1_R_ctrl_jmp_direct ) );


--TC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2 at MLABCELL_X25_Y5_N3
TC1L745 = ( TC1L759 & ( ZC1_q_b[4] & ( (!TC1L758 & (TC1_D_iw[8])) # (TC1L758 & ((TC1L2))) ) ) ) # ( !TC1L759 & ( ZC1_q_b[4] & ( (!TC1L758) # (TC1L2) ) ) ) # ( TC1L759 & ( !ZC1_q_b[4] & ( (!TC1L758 & (TC1_D_iw[8])) # (TC1L758 & ((TC1L2))) ) ) ) # ( !TC1L759 & ( !ZC1_q_b[4] & ( (TC1L2 & TC1L758) ) ) );


--TC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X19_Y7_N35
--register power-up is low

TC1_R_src2_use_imm = DFFEAS(TC1L784, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X19_Y7_N28
--register power-up is low

TC1_R_ctrl_src_imm5_shift_rot = DFFEAS(TC1L249, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L782 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X22_Y7_N57
TC1L782 = ( !TC1_R_src2_use_imm & ( !TC1_R_ctrl_src_imm5_shift_rot ) );


--TC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X16_Y6_N2
--register power-up is low

TC1_R_ctrl_hi_imm16 = DFFEAS(TC1L220, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X18_Y7_N37
--register power-up is low

TC1_R_ctrl_force_src2_zero = DFFEAS(TC1L219, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L781 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at MLABCELL_X21_Y7_N30
TC1L781 = ( TC1_D_iw[10] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((!TC1L782) # (ZC2_q_b[4])))) ) ) # ( !TC1_D_iw[10] & ( (!TC1_R_ctrl_force_src2_zero & (TC1L782 & (!TC1_R_ctrl_hi_imm16 & ZC2_q_b[4]))) ) );


--TC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X17_Y7_N45
TC1L304 = ( TC1_D_iw[15] & ( (TC1_D_iw[4]) # (TC1L584) ) ) # ( !TC1_D_iw[15] & ( (!TC1L584 & TC1_D_iw[4]) ) );


--TC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X17_Y7_N39
TC1L600 = ( !TC1_D_iw[15] & ( TC1_D_iw[14] & ( (!TC1L285Q & (!TC1_D_iw[11] & (!TC1L280Q & !TC1_D_iw[13]))) ) ) );


--TC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X18_Y8_N48
TC1L585 = ( TC1_D_iw[3] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[4] & (!TC1_D_iw[1] & (!TC1_D_iw[2] & !TC1_D_iw[0]))) ) ) );


--TC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X18_Y4_N57
TC1L586 = ( !TC1_D_iw[5] & ( TC1_D_iw[2] & ( (TC1_D_iw[3] & (TC1_D_iw[1] & (!TC1_D_iw[0] & !TC1_D_iw[4]))) ) ) );


--TC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X18_Y4_N39
TC1L587 = ( !TC1_D_iw[5] & ( TC1_D_iw[1] & ( (!TC1_D_iw[3] & (TC1_D_iw[2] & (!TC1_D_iw[0] & !TC1_D_iw[4]))) ) ) );


--TC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X18_Y8_N6
TC1L588 = ( !TC1_D_iw[5] & ( !TC1_D_iw[1] & ( (TC1_D_iw[4] & (!TC1_D_iw[0] & (!TC1_D_iw[2] & TC1_D_iw[3]))) ) ) );


--TC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X18_Y8_N51
TC1L589 = ( TC1_D_iw[5] & ( !TC1_D_iw[3] & ( (!TC1_D_iw[4] & (!TC1_D_iw[1] & (!TC1_D_iw[0] & !TC1_D_iw[2]))) ) ) );


--TC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X17_Y7_N42
TC1L302 = ( TC1L202 & ( (((TC1L304) # (TC1L205)) # (TC1L584)) # (TC1L201) ) ) # ( !TC1L202 & ( ((TC1L304) # (TC1L205)) # (TC1L201) ) );


--TC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X17_Y7_N12
TC1L303 = ( TC1_D_iw[3] & ( (!TC1L584) # (TC1_D_iw[14]) ) ) # ( !TC1_D_iw[3] & ( (TC1L584 & TC1_D_iw[14]) ) );


--TC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X17_Y7_N15
TC1L301 = ( TC1L303 ) # ( !TC1L303 & ( (((TC1L584 & TC1L202)) # (TC1L201)) # (TC1L205) ) );


--TC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X18_Y7_N1
--register power-up is low

TC1_E_alu_sub = DFFEAS(TC1L345, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X22_Y7_N0
TC1L601 = ( TC1L285Q & ( TC1L280Q & ( (TC1_D_iw[13] & (!TC1_D_iw[15] & (!TC1_D_iw[11] & !TC1_D_iw[14]))) ) ) );


--TC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at MLABCELL_X21_Y6_N18
TC1_D_op_rdctl = (TC1L584 & TC1L601);


--TC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X17_Y7_N36
TC1L602 = ( !TC1_D_iw[14] & ( TC1_D_iw[15] & ( (!TC1L285Q & (!TC1_D_iw[11] & (!TC1_D_iw[13] & !TC1L280Q))) ) ) );


--TC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X17_Y7_N18
TC1L603 = ( !TC1_D_iw[14] & ( TC1_D_iw[15] & ( (!TC1_D_iw[13] & (!TC1_D_iw[11] & (TC1L285Q & !TC1L280Q))) ) ) );


--TC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X18_Y8_N54
TC1L590 = ( !TC1_D_iw[2] & ( !TC1_D_iw[1] & ( (!TC1_D_iw[5] & (!TC1_D_iw[0] & (TC1_D_iw[4] & !TC1_D_iw[3]))) ) ) );


--TC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X18_Y8_N27
TC1L709 = ( TC1_D_iw[5] & ( (!TC1_D_iw[0] & ((!TC1_D_iw[4]) # (!TC1_D_iw[3]))) ) ) # ( !TC1_D_iw[5] & ( !TC1_D_iw[0] ) );


--TC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1 at LABCELL_X18_Y8_N42
TC1L710 = ( TC1_D_iw[1] & ( TC1_D_iw[2] ) );


--TC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X18_Y8_N12
TC1L207 = ( !TC1L590 & ( !TC1L589 & ( (!TC1L585 & (!TC1L588 & ((!TC1L709) # (!TC1L710)))) ) ) );


--TC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X17_Y7_N54
TC1L208 = ( TC1L602 & ( TC1L202 & ( (!TC1L207) # ((TC1L584) # (TC1L254)) ) ) ) # ( !TC1L602 & ( TC1L202 & ( (!TC1L207) # ((TC1L584) # (TC1L254)) ) ) ) # ( TC1L602 & ( !TC1L202 & ( (!TC1L207) # ((TC1L584) # (TC1L254)) ) ) ) # ( !TC1L602 & ( !TC1L202 & ( (!TC1L207) # (((TC1L603 & TC1L584)) # (TC1L254)) ) ) );


--TC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~1 at LABCELL_X23_Y5_N21
TC1L455 = ( TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[6] ) ) # ( !TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[4] ) );


--TC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~3 at MLABCELL_X25_Y5_N54
TC1L746 = ( TC1L759 & ( TC1L758 & ( TC1L6 ) ) ) # ( !TC1L759 & ( TC1L758 & ( TC1L6 ) ) ) # ( TC1L759 & ( !TC1L758 & ( TC1_D_iw[9] ) ) ) # ( !TC1L759 & ( !TC1L758 & ( ZC1_q_b[5] ) ) );


--TC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~0 at LABCELL_X22_Y7_N54
TC1L537 = ( TC1_R_ctrl_hi_imm16 ) # ( !TC1_R_ctrl_hi_imm16 & ( (TC1_R_ctrl_force_src2_zero) # (TC1_R_ctrl_src_imm5_shift_rot) ) );


--TC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~2 at LABCELL_X23_Y5_N27
TC1L456 = ( TC1_E_shift_rot_result[7] & ( (TC1_E_shift_rot_result[5]) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1_E_shift_rot_result[7] & ( (!TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[5]) ) );


--TC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~4 at MLABCELL_X25_Y5_N24
TC1L747 = ( TC1L759 & ( TC1_D_iw[10] & ( (!TC1L758) # (TC1L10) ) ) ) # ( !TC1L759 & ( TC1_D_iw[10] & ( (!TC1L758 & (ZC1_q_b[6])) # (TC1L758 & ((TC1L10))) ) ) ) # ( TC1L759 & ( !TC1_D_iw[10] & ( (TC1L758 & TC1L10) ) ) ) # ( !TC1L759 & ( !TC1_D_iw[10] & ( (!TC1L758 & (ZC1_q_b[6])) # (TC1L758 & ((TC1L10))) ) ) );


--TC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~3 at LABCELL_X23_Y4_N15
TC1L466 = ( TC1_E_shift_rot_result[15] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[17]) ) ) # ( !TC1_E_shift_rot_result[15] & ( (TC1_E_shift_rot_result[17] & TC1_R_ctrl_shift_rot_right) ) );


--TC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X17_Y6_N46
--register power-up is low

TC1_D_iw[20] = DFFEAS(TC1L653, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~5 at MLABCELL_X25_Y5_N42
TC1L757 = ( TC1L759 & ( ZC1_q_b[16] & ( (!TC1L758 & ((TC1_D_iw[20]))) # (TC1L758 & (TC1L14)) ) ) ) # ( !TC1L759 & ( ZC1_q_b[16] & ( (!TC1L758) # (TC1L14) ) ) ) # ( TC1L759 & ( !ZC1_q_b[16] & ( (!TC1L758 & ((TC1_D_iw[20]))) # (TC1L758 & (TC1L14)) ) ) ) # ( !TC1L759 & ( !ZC1_q_b[16] & ( (TC1L14 & TC1L758) ) ) );


--TC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X13_Y6_N22
--register power-up is low

TC1_D_iw[21] = DFFEAS(TC1L654, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X24_Y7_N12
TC1L760 = ( TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (((ZC2_q_b[16])) # (TC1_R_src2_use_imm))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[6])))) ) ) # ( !TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (!TC1_R_src2_use_imm & (ZC2_q_b[16]))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[6])))) ) );


--TC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X19_Y7_N31
--register power-up is low

TC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(TC1L253, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X22_Y7_N42
TC1L776 = (TC1_R_ctrl_unsigned_lo_imm16) # (TC1_R_ctrl_force_src2_zero);


--TC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~4 at LABCELL_X23_Y4_N30
TC1L465 = ( TC1_E_shift_rot_result[14] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[16]) ) ) # ( !TC1_E_shift_rot_result[14] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[16]) ) );


--TC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X15_Y6_N19
--register power-up is low

TC1_D_iw[19] = DFFEAS(TC1L652, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~6 at MLABCELL_X25_Y5_N48
TC1L756 = ( TC1L759 & ( TC1L758 & ( TC1L18 ) ) ) # ( !TC1L759 & ( TC1L758 & ( TC1L18 ) ) ) # ( TC1L759 & ( !TC1L758 & ( TC1_D_iw[19] ) ) ) # ( !TC1L759 & ( !TC1L758 & ( ZC1_q_b[15] ) ) );


--TC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~5 at LABCELL_X23_Y4_N33
TC1L464 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[13]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[15]));


--TC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X22_Y6_N37
--register power-up is low

TC1_D_iw[18] = DFFEAS(TC1L651, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~7 at MLABCELL_X25_Y5_N33
TC1L755 = ( TC1L759 & ( TC1_D_iw[18] & ( (!TC1L758) # (TC1L22) ) ) ) # ( !TC1L759 & ( TC1_D_iw[18] & ( (!TC1L758 & ((ZC1_q_b[14]))) # (TC1L758 & (TC1L22)) ) ) ) # ( TC1L759 & ( !TC1_D_iw[18] & ( (TC1L22 & TC1L758) ) ) ) # ( !TC1L759 & ( !TC1_D_iw[18] & ( (!TC1L758 & ((ZC1_q_b[14]))) # (TC1L758 & (TC1L22)) ) ) );


--TC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~6 at LABCELL_X23_Y5_N6
TC1L463 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[12])) # (TC1_R_ctrl_shift_rot_right & ((TC1L422Q)));


--TC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~8 at LABCELL_X18_Y5_N21
TC1L754 = ( ZC1_q_b[13] & ( (!TC1L758 & ((!TC1L759) # ((TC1_D_iw[17])))) # (TC1L758 & (((TC1L26)))) ) ) # ( !ZC1_q_b[13] & ( (!TC1L758 & (TC1L759 & (TC1_D_iw[17]))) # (TC1L758 & (((TC1L26)))) ) );


--TC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~7 at LABCELL_X23_Y5_N12
TC1L462 = ( TC1_E_shift_rot_result[13] & ( (TC1_E_shift_rot_result[11]) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1_E_shift_rot_result[13] & ( (!TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[11]) ) );


--TC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~9 at LABCELL_X23_Y5_N54
TC1L753 = ( ZC1_q_b[12] & ( TC1L759 & ( (!TC1L758 & ((TC1L285Q))) # (TC1L758 & (TC1L30)) ) ) ) # ( !ZC1_q_b[12] & ( TC1L759 & ( (!TC1L758 & ((TC1L285Q))) # (TC1L758 & (TC1L30)) ) ) ) # ( ZC1_q_b[12] & ( !TC1L759 & ( (!TC1L758) # (TC1L30) ) ) ) # ( !ZC1_q_b[12] & ( !TC1L759 & ( (TC1L30 & TC1L758) ) ) );


--TC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~8 at LABCELL_X23_Y5_N9
TC1L461 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[10]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[12]));


--TC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~10 at LABCELL_X23_Y5_N36
TC1L752 = ( TC1_D_iw[15] & ( ZC1_q_b[11] & ( (!TC1L758) # (TC1L34) ) ) ) # ( !TC1_D_iw[15] & ( ZC1_q_b[11] & ( (!TC1L758 & (!TC1L759)) # (TC1L758 & ((TC1L34))) ) ) ) # ( TC1_D_iw[15] & ( !ZC1_q_b[11] & ( (!TC1L758 & (TC1L759)) # (TC1L758 & ((TC1L34))) ) ) ) # ( !TC1_D_iw[15] & ( !ZC1_q_b[11] & ( (TC1L758 & TC1L34) ) ) );


--TC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~9 at LABCELL_X23_Y5_N24
TC1L457 = ( TC1_E_shift_rot_result[6] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[8]) ) ) # ( !TC1_E_shift_rot_result[6] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[8]) ) );


--TC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~11 at LABCELL_X23_Y7_N6
TC1L748 = ( TC1_D_iw[11] & ( (!TC1L758 & (((ZC1_q_b[7])) # (TC1L759))) # (TC1L758 & (((TC1L38)))) ) ) # ( !TC1_D_iw[11] & ( (!TC1L758 & (!TC1L759 & (ZC1_q_b[7]))) # (TC1L758 & (((TC1L38)))) ) );


--TC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~10 at LABCELL_X23_Y5_N33
TC1L458 = ( TC1_E_shift_rot_result[7] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[9]) ) ) # ( !TC1_E_shift_rot_result[7] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[9]) ) );


--TC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~12 at LABCELL_X23_Y5_N42
TC1L749 = ( TC1_D_iw[12] & ( (!TC1L758 & (((ZC1_q_b[8])) # (TC1L759))) # (TC1L758 & (((TC1L42)))) ) ) # ( !TC1_D_iw[12] & ( (!TC1L758 & (!TC1L759 & (ZC1_q_b[8]))) # (TC1L758 & (((TC1L42)))) ) );


--TC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~11 at LABCELL_X23_Y5_N30
TC1L459 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[8]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[10]));


--TC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~13 at MLABCELL_X25_Y5_N15
TC1L750 = ( ZC1_q_b[9] & ( TC1L46 & ( (!TC1L759) # ((TC1_D_iw[13]) # (TC1L758)) ) ) ) # ( !ZC1_q_b[9] & ( TC1L46 & ( ((TC1L759 & TC1_D_iw[13])) # (TC1L758) ) ) ) # ( ZC1_q_b[9] & ( !TC1L46 & ( (!TC1L758 & ((!TC1L759) # (TC1_D_iw[13]))) ) ) ) # ( !ZC1_q_b[9] & ( !TC1L46 & ( (TC1L759 & (!TC1L758 & TC1_D_iw[13])) ) ) );


--TC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~12 at LABCELL_X23_Y5_N15
TC1L460 = ( TC1_E_shift_rot_result[9] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[11]) ) ) # ( !TC1_E_shift_rot_result[9] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[11]) ) );


--TC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~14 at LABCELL_X23_Y5_N45
TC1L751 = ( ZC1_q_b[10] & ( (!TC1L758 & ((!TC1L759) # ((TC1_D_iw[14])))) # (TC1L758 & (((TC1L50)))) ) ) # ( !ZC1_q_b[10] & ( (!TC1L758 & (TC1L759 & ((TC1_D_iw[14])))) # (TC1L758 & (((TC1L50)))) ) );


--TC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13 at LABCELL_X23_Y5_N48
TC1L452 = ( TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[3] ) ) # ( !TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[1] ) );


--TC1L779 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at MLABCELL_X21_Y7_N33
TC1L779 = ( TC1_D_iw[8] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((!TC1L782) # (ZC2_q_b[2])))) ) ) # ( !TC1_D_iw[8] & ( (!TC1_R_ctrl_force_src2_zero & (TC1L782 & (!TC1_R_ctrl_hi_imm16 & ZC2_q_b[2]))) ) );


--TC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15 at MLABCELL_X25_Y5_N9
TC1L743 = ( TC1L759 & ( TC1_D_iw[6] & ( (!TC1L758) # (TC1L54) ) ) ) # ( !TC1L759 & ( TC1_D_iw[6] & ( (!TC1L758 & (ZC1_q_b[2])) # (TC1L758 & ((TC1L54))) ) ) ) # ( TC1L759 & ( !TC1_D_iw[6] & ( (TC1L758 & TC1L54) ) ) ) # ( !TC1L759 & ( !TC1_D_iw[6] & ( (!TC1L758 & (ZC1_q_b[2])) # (TC1L758 & ((TC1L54))) ) ) );


--TC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~14 at LABCELL_X23_Y5_N3
TC1L453 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[2])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[4])));


--TC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3 at MLABCELL_X21_Y7_N0
TC1L780 = ( ZC2_q_b[3] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[9]) # (TC1L782)))) ) ) # ( !ZC2_q_b[3] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1L782 & (!TC1_R_ctrl_hi_imm16 & TC1_D_iw[9]))) ) );


--TC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~16 at MLABCELL_X25_Y5_N36
TC1L744 = ( TC1L759 & ( TC1L58 & ( (TC1_D_iw[7]) # (TC1L758) ) ) ) # ( !TC1L759 & ( TC1L58 & ( (TC1L758) # (ZC1_q_b[3]) ) ) ) # ( TC1L759 & ( !TC1L58 & ( (!TC1L758 & TC1_D_iw[7]) ) ) ) # ( !TC1L759 & ( !TC1L58 & ( (ZC1_q_b[3] & !TC1L758) ) ) );


--TC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X16_Y6_N15
TC1L250 = ( !TC1_D_iw[1] & ( (TC1_D_iw[0] & ((!TC1_D_iw[3]) # (!TC1_D_iw[4]))) ) );


--TB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at MLABCELL_X15_Y2_N48
TB1L9 = ( XB9L1 & ( YB5_mem_used[1] & ( (CC1L11 & (!ZB5_wait_latency_counter[1] & (EB1_rst1 & ZB5_wait_latency_counter[0]))) ) ) ) # ( !XB9L1 & ( YB5_mem_used[1] & ( (CC1L11 & (!ZB5_wait_latency_counter[1] & (EB1_rst1 & ZB5_wait_latency_counter[0]))) ) ) ) # ( XB9L1 & ( !YB5_mem_used[1] & ( (CC1L11 & (!ZB5_wait_latency_counter[1] & (EB1_rst1 & !ZB5_wait_latency_counter[0]))) ) ) ) # ( !XB9L1 & ( !YB5_mem_used[1] & ( (CC1L11 & (!ZB5_wait_latency_counter[1] & (EB1_rst1 & ZB5_wait_latency_counter[0]))) ) ) );


--YB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0] at FF_X15_Y2_N8
--register power-up is low

YB5_mem_used[0] = DFFEAS(YB5L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y2_N9
YB5L5 = ( TB1L9 & ( (!YB5_mem_used[0] & ((YB5_mem_used[1]))) # (YB5_mem_used[0] & (!ZB5_read_latency_shift_reg[0])) ) ) # ( !TB1L9 & ( (YB5_mem_used[1] & ((!ZB5_read_latency_shift_reg[0]) # (!YB5_mem_used[0]))) ) );


--ZB5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]~0 at MLABCELL_X15_Y2_N42
ZB5L17 = ( AC1L1 & ( !YB5_mem_used[1] & ( (CC1L11 & ((!BC1L9 $ (ZB5_wait_latency_counter[0])) # (ZB5_wait_latency_counter[1]))) ) ) );


--ZB5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1 at MLABCELL_X15_Y2_N12
ZB5L18 = ( ZB5_wait_latency_counter[0] & ( (ZB5L17 & !ZB5_wait_latency_counter[1]) ) ) # ( !ZB5_wait_latency_counter[0] & ( (ZB5L17 & ZB5_wait_latency_counter[1]) ) );


--ZB5L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~2 at MLABCELL_X15_Y2_N15
ZB5L19 = (ZB5L17 & !ZB5_wait_latency_counter[0]);


--TB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6 at LABCELL_X13_Y2_N48
TB1L10 = ( XB9L1 & ( YB2_mem_used[1] & ( (EB1_rst1 & (!ZB2_wait_latency_counter[1] & (CC1L13 & ZB2_wait_latency_counter[0]))) ) ) ) # ( !XB9L1 & ( YB2_mem_used[1] & ( (EB1_rst1 & (!ZB2_wait_latency_counter[1] & (CC1L13 & ZB2_wait_latency_counter[0]))) ) ) ) # ( XB9L1 & ( !YB2_mem_used[1] & ( (EB1_rst1 & (!ZB2_wait_latency_counter[1] & (CC1L13 & !ZB2_wait_latency_counter[0]))) ) ) ) # ( !XB9L1 & ( !YB2_mem_used[1] & ( (EB1_rst1 & (!ZB2_wait_latency_counter[1] & (CC1L13 & ZB2_wait_latency_counter[0]))) ) ) );


--YB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y2_N37
--register power-up is low

YB2_mem_used[0] = DFFEAS(YB2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y2_N39
YB2L5 = ( TB1L10 & ( (!YB2_mem_used[0] & ((YB2_mem_used[1]))) # (YB2_mem_used[0] & (!ZB2_read_latency_shift_reg[0])) ) ) # ( !TB1L10 & ( (YB2_mem_used[1] & ((!ZB2_read_latency_shift_reg[0]) # (!YB2_mem_used[0]))) ) );


--ZB2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 at LABCELL_X13_Y2_N30
ZB2L10 = ( BC1L9 & ( ZB2_wait_latency_counter[0] & ( (AC1L1 & (!YB2_mem_used[1] & CC1L13)) ) ) ) # ( !BC1L9 & ( ZB2_wait_latency_counter[0] & ( (AC1L1 & (!YB2_mem_used[1] & (CC1L13 & ZB2_wait_latency_counter[1]))) ) ) ) # ( BC1L9 & ( !ZB2_wait_latency_counter[0] & ( (AC1L1 & (!YB2_mem_used[1] & (CC1L13 & ZB2_wait_latency_counter[1]))) ) ) ) # ( !BC1L9 & ( !ZB2_wait_latency_counter[0] & ( (AC1L1 & (!YB2_mem_used[1] & CC1L13)) ) ) );


--ZB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X13_Y2_N6
ZB2L12 = ( ZB2_wait_latency_counter[0] & ( (ZB2L10 & !ZB2_wait_latency_counter[1]) ) ) # ( !ZB2_wait_latency_counter[0] & ( (ZB2L10 & ZB2_wait_latency_counter[1]) ) );


--ZB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X13_Y2_N9
ZB2L13 = (ZB2L10 & !ZB2_wait_latency_counter[0]);


--ZB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_waitrequest_generated~0 at LABCELL_X10_Y2_N51
ZB6L6 = ( XB9L1 & ( (!ZB6_wait_latency_counter[1] & (!XB6L1 $ (!ZB6_wait_latency_counter[0]))) ) ) # ( !XB9L1 & ( (ZB6_wait_latency_counter[0] & !ZB6_wait_latency_counter[1]) ) );


--ZB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~0 at LABCELL_X10_Y2_N48
ZB6L15 = ( AC1L1 & ( (XB6L1 & (!ZB6L6 & !ZB6_wait_latency_counter[0])) ) );


--CC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at LABCELL_X11_Y2_N48
CC1L7 = ( TC1_W_alu_result[6] & ( (CC1L1 & (!TC1_W_alu_result[4] & (!TC1_W_alu_result[5] & CC1L3))) ) );


--YB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0] at FF_X10_Y2_N32
--register power-up is low

YB6_mem_used[0] = DFFEAS(YB6L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y2_N18
YB6L5 = ( YB6_mem_used[1] & ( YB6_mem_used[0] & ( !ZB6_read_latency_shift_reg[0] ) ) ) # ( !YB6_mem_used[1] & ( YB6_mem_used[0] & ( (ZB6L6 & (CC1L7 & (!ZB6_read_latency_shift_reg[0] & YB8L5))) ) ) ) # ( YB6_mem_used[1] & ( !YB6_mem_used[0] ) );


--ZB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~1 at LABCELL_X10_Y2_N27
ZB6L16 = ( AC1L1 & ( (XB6L1 & ((!ZB6_wait_latency_counter[0] & ((ZB6_wait_latency_counter[1]))) # (ZB6_wait_latency_counter[0] & (BC1L9 & !ZB6_wait_latency_counter[1])))) ) );


--YB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X16_Y6_N23
--register power-up is low

YB1_mem_used[0] = DFFEAS(YB1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 at LABCELL_X7_Y4_N42
YB1L7 = ( TB1L6 & ( YB8L5 ) );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X16_Y6_N18
YB1L5 = (!YB1_mem_used[0] & (((YB1_mem_used[1])))) # (YB1_mem_used[0] & (!ZB1_read_latency_shift_reg[0] & ((YB1_mem_used[1]) # (YB1L7))));


--CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~1 at LABCELL_X11_Y2_N21
CC1L9 = ( !TC1_W_alu_result[4] & ( (CC1L1 & (TC1_W_alu_result[6] & (CC1L8 & CC1L3))) ) );


--U1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X13_Y4_N18
U1L68 = ( AC1L1 & ( (!YB1L6Q & (CC1L9 & !U1_av_waitrequest)) ) );


--ZB9L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_waitrequest_generated~0 at LABCELL_X13_Y2_N21
ZB9L4 = ( ZB9_wait_latency_counter[0] & ( (!ZB9_wait_latency_counter[1] & ((!XB9L2) # (!XB9L1))) ) ) # ( !ZB9_wait_latency_counter[0] & ( (XB9L2 & (!ZB9_wait_latency_counter[1] & XB9L1)) ) );


--ZB9L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~0 at LABCELL_X13_Y2_N18
ZB9L13 = ( AC1L1 & ( (XB9L2 & (!ZB9L4 & !ZB9_wait_latency_counter[0])) ) );


--CC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at LABCELL_X11_Y2_N18
CC1L4 = ( !TC1_W_alu_result[5] & ( (CC1L1 & (!TC1_W_alu_result[6] & CC1L3)) ) );


--YB9_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y2_N44
--register power-up is low

YB9_mem_used[0] = DFFEAS(YB9L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y2_N0
YB9L5 = ( YB9_mem_used[1] & ( ZB9L4 & ( (!ZB9_read_latency_shift_reg[0]) # (!YB9_mem_used[0]) ) ) ) # ( !YB9_mem_used[1] & ( ZB9L4 & ( (!ZB9_read_latency_shift_reg[0] & (YB9_mem_used[0] & (YB8L5 & CC1L4))) ) ) ) # ( YB9_mem_used[1] & ( !ZB9L4 & ( (!ZB9_read_latency_shift_reg[0]) # (!YB9_mem_used[0]) ) ) );


--ZB9L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~1 at LABCELL_X16_Y2_N24
ZB9L14 = ( BC1L9 & ( (XB9L2 & (AC1L1 & (!ZB9_wait_latency_counter[0] $ (!ZB9_wait_latency_counter[1])))) ) ) # ( !BC1L9 & ( (!ZB9_wait_latency_counter[0] & (XB9L2 & (AC1L1 & ZB9_wait_latency_counter[1]))) ) );


--LC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X13_Y5_N58
--register power-up is low

LC1_top_priority_reg[0] = DFFEAS(LC1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , LC1L6,  ,  ,  ,  );


--LC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X13_Y5_N55
--register power-up is low

LC1_top_priority_reg[1] = DFFEAS(LC1L2, GLOBAL(A1L23), !AB1_r_sync_rst,  , LC1L6,  ,  ,  ,  );


--TC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X16_Y6_N34
--register power-up is low

TC1_i_read = DFFEAS(TC1L1091, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X13_Y5_N49
--register power-up is low

BC2_read_accepted = DFFEAS(BC2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X18_Y5_N49
--register power-up is low

TC1_F_pc[13] = DFFEAS(TC1L696, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  ,  ,  );


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X17_Y5_N54
DC1L1 = ( TC1_F_pc[14] & ( TC1_F_pc[9] & ( (!TC1L681Q & (!TC1L679Q & (TC1_F_pc[13] & !TC1_F_pc[10]))) ) ) );


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X13_Y5_N30
UB1L1 = ( !BC2L4Q & ( (!TC1_i_read & (EB1_rst1 & DC1L1)) ) );


--WB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0 at LABCELL_X12_Y2_N30
WB1L54 = ( AC1L1 & ( (CC1L2 & (!CC1L15 & (!CC1L11 & !CC1L13))) ) );


--LC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X13_Y5_N54
LC1L2 = ( LC1_top_priority_reg[0] & ( (!UB1L1 & (WB1L54 & LC1_top_priority_reg[1])) ) ) # ( !LC1_top_priority_reg[0] & ( WB1L54 ) );


--YB3L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at MLABCELL_X15_Y5_N48
YB3L20 = ( !YB3L16Q & ( !MD1_waitrequest ) );


--WB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress at FF_X13_Y5_N14
--register power-up is low

WB1_packet_in_progress = DFFEAS(WB1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1] at FF_X13_Y5_N8
--register power-up is low

WB1_saved_grant[1] = DFFEAS(LC1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  , WB1L56,  ,  ,  ,  );


--WB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~1 at LABCELL_X13_Y5_N3
WB1L55 = ( !BC2L4Q & ( (!TC1_i_read & (WB1_saved_grant[1] & (EB1_rst1 & DC1L1))) ) );


--WB1L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0 at LABCELL_X13_Y5_N18
WB1L56 = ( WB1_saved_grant[1] & ( WB1_saved_grant[0] & ( (!WB1L54 & ((!WB1L55 & ((!WB1_packet_in_progress))) # (WB1L55 & (YB3L20)))) # (WB1L54 & (YB3L20)) ) ) ) # ( !WB1_saved_grant[1] & ( WB1_saved_grant[0] & ( (!WB1L54 & ((!WB1L55 & ((!WB1_packet_in_progress))) # (WB1L55 & (YB3L20)))) # (WB1L54 & (YB3L20)) ) ) ) # ( WB1_saved_grant[1] & ( !WB1_saved_grant[0] & ( (!WB1L55 & ((!WB1_packet_in_progress))) # (WB1L55 & (YB3L20)) ) ) ) # ( !WB1_saved_grant[1] & ( !WB1_saved_grant[0] & ( (!WB1L55 & !WB1_packet_in_progress) ) ) );


--WC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X15_Y5_N43
--register power-up is low

WC1_write = DFFEAS(WC1L135, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X16_Y5_N8
--register power-up is low

WC1_address[8] = DFFEAS(WB1_src_data[46], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X6_Y4_N14
--register power-up is low

MD1_jtag_ram_access = DFFEAS(MD1L136, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X13_Y4_N15
MD1L194 = ( !WC1_address[8] & ( MD1L137Q ) );


--WC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X15_Y5_N38
--register power-up is low

WC1_read = DFFEAS(WC1L84, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X15_Y5_N28
--register power-up is low

MD1_avalon_ociram_readdata_ready = DFFEAS(MD1L134, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at MLABCELL_X15_Y5_N24
MD1L195 = ( MD1_avalon_ociram_readdata_ready & ( (!MD1_waitrequest) # ((!WC1_write & (!WC1_read)) # (WC1_write & ((MD1L194)))) ) ) # ( !MD1_avalon_ociram_readdata_ready & ( (!WC1_write) # ((!MD1_waitrequest) # (MD1L194)) ) );


--YB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X13_Y5_N0
YB3L17 = ( WB1_saved_grant[0] & ( ((!TC1_i_read & (WB1_saved_grant[1] & !BC2_read_accepted))) # (BC1L8) ) ) # ( !WB1_saved_grant[0] & ( (!TC1_i_read & (WB1_saved_grant[1] & !BC2_read_accepted)) ) );


--YB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X15_Y5_N56
--register power-up is low

YB3_mem_used[0] = DFFEAS(YB3L10, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y5_N12
YB3L12 = ( YB3L16Q & ( (!ZB3_read_latency_shift_reg[0]) # (!YB3_mem_used[0]) ) );


--YB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X15_Y5_N0
YB3L13 = (!YB3_mem_used[0]) # (ZB3_read_latency_shift_reg[0]);


--YB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 at MLABCELL_X15_Y5_N15
YB3L14 = ( !MD1_waitrequest & ( !YB3L13 ) );


--YB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 at MLABCELL_X15_Y5_N57
YB3L15 = ( YB3L14 & ( YB3L12 ) ) # ( !YB3L14 & ( YB3L12 ) ) # ( YB3L14 & ( !YB3L12 & ( (YB3L17 & (((WB1L54 & WB1_saved_grant[0])) # (WB1L55))) ) ) );


--LC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X12_Y5_N20
--register power-up is low

LC2_top_priority_reg[0] = DFFEAS(LC2L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , LC2L6,  ,  ,  ,  );


--LC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X12_Y5_N22
--register power-up is low

LC2_top_priority_reg[1] = DFFEAS(LC2L2, GLOBAL(A1L23), !AB1_r_sync_rst,  , LC2L6,  ,  ,  ,  );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X13_Y5_N27
UB1L2 = ( EB1_rst1 & ( (!TC1_i_read & (!BC2_read_accepted & !DC1L1)) ) );


--WB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~0 at LABCELL_X12_Y2_N36
WB2L57 = ( !CC1L15 & ( (AC1L1 & (!CC1L11 & (!CC1L2 & !CC1L13))) ) );


--LC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X12_Y5_N21
LC2L2 = ( LC2_top_priority_reg[0] & ( (WB2L57 & (!UB1L2 & LC2_top_priority_reg[1])) ) ) # ( !LC2_top_priority_reg[0] & ( WB2L57 ) );


--ZB4L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X12_Y5_N48
ZB4L4 = (EB1_rst1 & !YB4L16Q);


--WB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress at FF_X12_Y5_N53
--register power-up is low

WB2_packet_in_progress = DFFEAS(WB2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] at FF_X12_Y5_N8
--register power-up is low

WB2_saved_grant[1] = DFFEAS(LC2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  , WB2L59,  ,  ,  ,  );


--WB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~1 at LABCELL_X13_Y5_N33
WB2L58 = ( !BC2L4Q & ( (!TC1_i_read & (EB1_rst1 & (WB2_saved_grant[1] & !DC1L1))) ) );


--WB2L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0 at LABCELL_X12_Y5_N12
WB2L59 = ( WB2_saved_grant[0] & ( WB2_packet_in_progress & ( (ZB4L4 & ((WB2L57) # (WB2L58))) ) ) ) # ( !WB2_saved_grant[0] & ( WB2_packet_in_progress & ( (WB2L58 & (ZB4L4 & WB2_saved_grant[1])) ) ) ) # ( WB2_saved_grant[0] & ( !WB2_packet_in_progress & ( ((!WB2L58 & !WB2L57)) # (ZB4L4) ) ) ) # ( !WB2_saved_grant[0] & ( !WB2_packet_in_progress & ( (!WB2L58) # ((ZB4L4 & WB2_saved_grant[1])) ) ) );


--YB4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X13_Y5_N24
YB4L17 = ( WB2_saved_grant[1] & ( (!TC1_i_read & ((!BC2_read_accepted) # ((BC1L8 & WB2_saved_grant[0])))) # (TC1_i_read & (((BC1L8 & WB2_saved_grant[0])))) ) ) # ( !WB2_saved_grant[1] & ( (BC1L8 & WB2_saved_grant[0]) ) );


--YB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y5_N56
--register power-up is low

YB4_mem_used[0] = DFFEAS(YB4L10, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y5_N27
YB4L12 = ( ZB4_read_latency_shift_reg[0] & ( (YB4_mem_used[1] & !YB4_mem_used[0]) ) ) # ( !ZB4_read_latency_shift_reg[0] & ( YB4_mem_used[1] ) );


--YB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X12_Y5_N36
YB4L13 = (!YB4_mem_used[0]) # (ZB4_read_latency_shift_reg[0]);


--YB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X12_Y5_N45
YB4L14 = (EB1_rst1 & !YB4L13);


--YB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X12_Y5_N57
YB4L15 = ( YB4L14 & ( YB4L12 ) ) # ( !YB4L14 & ( YB4L12 ) ) # ( YB4L14 & ( !YB4L12 & ( (YB4L17 & (((WB2_saved_grant[0] & WB2L57)) # (WB2L58))) ) ) );


--ZB4L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X12_Y5_N24
ZB4L5 = ( WB2_saved_grant[0] & ( (YB4L17 & (ZB4L4 & ((WB2L58) # (WB2L57)))) ) ) # ( !WB2_saved_grant[0] & ( (YB4L17 & (WB2L58 & ZB4L4)) ) );


--YB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X16_Y6_N38
--register power-up is low

YB4_mem[1][74] = DFFEAS(YB4L18, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X16_Y6_N36
YB4L18 = ( YB4_mem[1][74] & ( (YB4L16Q) # (WB2_saved_grant[1]) ) ) # ( !YB4_mem[1][74] & ( (WB2_saved_grant[1] & !YB4L16Q) ) );


--YB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] at FF_X12_Y5_N41
--register power-up is low

YB4_mem[1][56] = DFFEAS(YB4L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X12_Y5_N39
YB4L19 = ( YB4L17 & ( (!YB4L16Q) # (YB4_mem[1][56]) ) ) # ( !YB4L17 & ( (YB4L16Q & YB4_mem[1][56]) ) );


--ZB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X13_Y4_N21
ZB1L35 = ( YB8L5 & ( (!YB1L6Q & (U1_av_waitrequest & CC1L9)) ) );


--ZB6L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~1 at LABCELL_X10_Y2_N33
ZB6L11 = (ZB6L10 & BC1L8);


--ZB8L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~1 at LABCELL_X12_Y2_N15
ZB8L14 = (ZB8L13 & BC1L8);


--ZB9L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X16_Y2_N27
ZB9L8 = ( XB9L2 & ( (DB1L148 & (!ZB9_wait_latency_counter[0] $ (!XB9L1))) ) );


--ZB9L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X12_Y2_N21
ZB9L9 = ( BC1L8 & ( ZB9L8 ) );


--ZB3L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y5_N30
ZB3L45 = ( WB1_saved_grant[0] & ( EB1_rst1 & ( (YB3L17 & (YB3L20 & ((WB1L54) # (WB1L55)))) ) ) ) # ( !WB1_saved_grant[0] & ( EB1_rst1 & ( (WB1L55 & (YB3L17 & YB3L20)) ) ) );


--YB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X15_Y5_N23
--register power-up is low

YB3_mem[1][74] = DFFEAS(YB3L18, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at MLABCELL_X15_Y5_N21
YB3L18 = (!YB3L16Q & (WB1_saved_grant[1])) # (YB3L16Q & ((YB3_mem[1][74])));


--YB3_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56] at FF_X15_Y5_N20
--register power-up is low

YB3_mem[1][56] = DFFEAS(YB3L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at MLABCELL_X15_Y5_N18
YB3L19 = (!YB3L16Q & (YB3L17)) # (YB3L16Q & ((YB3_mem[1][56])));


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X13_Y4_N24
BC1L5 = ( BC1_end_begintransfer & ( TB1L3 & ( (!EB1_rst1) # (!TB1L4) ) ) ) # ( !BC1_end_begintransfer & ( TB1L3 & ( (!EB1_rst1 & (((BC1L9)) # (BC1L8))) # (EB1_rst1 & (!TB1L4 & ((BC1L9) # (BC1L8)))) ) ) ) # ( BC1_end_begintransfer & ( !TB1L3 & ( !EB1_rst1 ) ) ) # ( !BC1_end_begintransfer & ( !TB1L3 & ( (!EB1_rst1 & ((BC1L9) # (BC1L8))) ) ) );


--TC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X15_Y4_N16
--register power-up is low

TC1_W_control_rd_data[1] = DFFEAS(TC1L350, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X19_Y4_N36
TC1L855 = ( TC1_W_alu_result[1] & ( TC1_av_ld_byte0_data[1] & ( ((!TC1_R_ctrl_br_cmp & ((!TC1_R_ctrl_rd_ctl_reg) # (TC1_W_control_rd_data[1])))) # (TC1_R_ctrl_ld) ) ) ) # ( !TC1_W_alu_result[1] & ( TC1_av_ld_byte0_data[1] & ( ((TC1_R_ctrl_rd_ctl_reg & (TC1_W_control_rd_data[1] & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) ) # ( TC1_W_alu_result[1] & ( !TC1_av_ld_byte0_data[1] & ( (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_ld & ((!TC1_R_ctrl_rd_ctl_reg) # (TC1_W_control_rd_data[1])))) ) ) ) # ( !TC1_W_alu_result[1] & ( !TC1_av_ld_byte0_data[1] & ( (TC1_R_ctrl_rd_ctl_reg & (TC1_W_control_rd_data[1] & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld))) ) ) );


--TC1_W_control_rd_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2] at FF_X18_Y3_N17
--register power-up is low

TC1_W_control_rd_data[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L351,  ,  , VCC);


--TC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X18_Y3_N15
TC1L856 = ( TC1_W_control_rd_data[2] & ( TC1_W_alu_result[2] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_br_cmp)) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte0_data[2]))) ) ) ) # ( !TC1_W_control_rd_data[2] & ( TC1_W_alu_result[2] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[2])))) ) ) ) # ( TC1_W_control_rd_data[2] & ( !TC1_W_alu_result[2] & ( (!TC1_R_ctrl_ld & (TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[2])))) ) ) ) # ( !TC1_W_control_rd_data[2] & ( !TC1_W_alu_result[2] & ( (TC1_av_ld_byte0_data[2] & TC1_R_ctrl_ld) ) ) );


--TC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at MLABCELL_X21_Y6_N21
TC1L857 = ( TC1_W_alu_result[3] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & ((!TC1_R_ctrl_br_cmp)))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[3])))) ) ) # ( !TC1_W_alu_result[3] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte0_data[3]) ) );


--TC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at MLABCELL_X21_Y6_N57
TC1L858 = ( TC1_av_ld_byte0_data[4] & ( ((!TC1_R_ctrl_br_cmp & (TC1_W_alu_result[4] & !TC1_R_ctrl_rd_ctl_reg))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[4] & ( (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_ld & (TC1_W_alu_result[4] & !TC1_R_ctrl_rd_ctl_reg))) ) );


--TC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X19_Y4_N9
TC1L859 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_av_ld_byte0_data[5] & ( TC1_R_ctrl_ld ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_av_ld_byte0_data[5] & ( ((!TC1_R_ctrl_br_cmp & TC1_W_alu_result[5])) # (TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_av_ld_byte0_data[5] & ( (!TC1_R_ctrl_br_cmp & (TC1_W_alu_result[5] & !TC1_R_ctrl_ld)) ) ) );


--TC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X19_Y4_N27
TC1L860 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_ld & ( TC1_av_ld_byte0_data[6] ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_ld & ( TC1_av_ld_byte0_data[6] ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_R_ctrl_ld & ( (!TC1_R_ctrl_br_cmp & TC1_W_alu_result[6]) ) ) );


--TC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at MLABCELL_X21_Y6_N12
TC1L861 = ( TC1_R_ctrl_br_cmp & ( (TC1_R_ctrl_ld & TC1_av_ld_byte0_data[7]) ) ) # ( !TC1_R_ctrl_br_cmp & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & ((TC1_W_alu_result[7])))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[7])))) ) );


--YB8L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X12_Y2_N12
YB8L3 = ( ZB8_read_latency_shift_reg[0] & ( (!BC1L8 & (((YB8_mem_used[1] & YB8_mem_used[0])))) # (BC1L8 & (((YB8_mem_used[1] & YB8_mem_used[0])) # (ZB8L13))) ) ) # ( !ZB8_read_latency_shift_reg[0] & ( ((BC1L8 & ZB8L13)) # (YB8_mem_used[0]) ) );


--EB1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X2_Y3_N39
EB1L58 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3]);


--EB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at LABCELL_X2_Y3_N30
EB1L96 = AMPP_FUNCTION(!EB1_user_saw_rvalid, !EB1L58, !EB1_td_shift[0], !EB1_state, !N1_irf_reg[1][0], !EB1_count[0]);


--EB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X2_Y3_N0
EB1L85 = AMPP_FUNCTION(!EB1_td_shift[10], !EB1_count[9], !EB1_rdata[7]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X9_Y3_N22
--register power-up is low

U1_t_dav = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2_b_full,  ,  , VCC);


--EB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X3_Y3_N14
--register power-up is low

EB1_write_stalled = AMPP_FUNCTION(A1L5, EB1L115, !N1_clr_reg, EB1L114);


--EB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X2_Y3_N36
EB1L86 = AMPP_FUNCTION(!EB1_user_saw_rvalid, !EB1_td_shift[9], !N1_irf_reg[1][0], !EB1_state, !EB1_count[1]);


--EB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X1_Y3_N19
--register power-up is low

EB1_td_shift[2] = AMPP_FUNCTION(A1L5, EB1L88, !N1_clr_reg, EB1L71);


--EB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X1_Y3_N21
EB1L87 = AMPP_FUNCTION(!Q1_state[4], !EB1L86, !EB1_count[9], !N1_irf_reg[1][0], !EB1_write_stalled, !EB1_td_shift[2]);


--EB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X2_Y3_N9
EB1L22 = AMPP_FUNCTION(!N1_irf_reg[1][0], !EB1_count[8], !EB1_state, !Q1_state[4], !A1L6);


--EB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X8_Y3_N32
--register power-up is low

EB1_rvalid0 = AMPP_FUNCTION(A1L23, EB1L56, !AB1_r_sync_rst);


--ED1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X3_Y5_N32
--register power-up is low

ED1_monitor_ready = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ED1L10,  ,  , VCC);


--QD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X1_Y4_N18
QD1L59 = ( QD1_sr[3] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[1])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[1])))) # (ND1L3) ) ) # ( !QD1_sr[3] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[1])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[1]))))) ) );


--PD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X3_Y5_N13
--register power-up is low

PD1_jdo[0] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[0],  ,  , VCC);


--PD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X3_Y5_N20
--register power-up is low

PD1_jdo[36] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[36],  ,  , VCC);


--PD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X2_Y5_N35
--register power-up is low

PD1_jdo[37] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[37],  ,  , VCC);


--PD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X8_Y4_N47
--register power-up is low

PD1_ir[1] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_jxuir, N1_irf_reg[2][1],  ,  , VCC);


--PD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X8_Y4_N44
--register power-up is low

PD1_ir[0] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--PD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X6_Y4_N8
--register power-up is low

PD1_enable_action_strobe = DFFEAS( , GLOBAL(A1L23),  ,  ,  , PD1_update_jdo_strobe,  ,  , VCC);


--CD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~0 at LABCELL_X7_Y4_N15
CD1L43 = ( PD1_ir[1] & ( (PD1L2Q & !PD1_ir[0]) ) );


--CD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~1 at LABCELL_X2_Y5_N33
CD1L44 = ( !PD1_jdo[37] & ( !PD1_jdo[36] & ( CD1L43 ) ) );


--PD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X7_Y4_N29
--register power-up is low

PD1_jdo[35] = DFFEAS(PD1L61, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X8_Y4_N21
PD1_take_action_ocimem_b = ( !PD1_ir[1] & ( (PD1L2Q & (!PD1_ir[0] & PD1_jdo[35])) ) );


--PD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y4_N59
--register power-up is low

PD1_jdo[3] = DFFEAS(PD1L11, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X8_Y4_N37
--register power-up is low

MD1_jtag_ram_rd_d1 = DFFEAS(MD1L140, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at MLABCELL_X6_Y5_N15
MD1L117 = ( MD1_MonAReg[2] & ( (!MD1_MonAReg[4] & (!MD1_jtag_ram_rd_d1 & !MD1_MonAReg[3])) ) );


--MD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X7_Y4_N21
MD1L118 = ( YD1_q_a[0] & ( (!PD1_take_action_ocimem_b & (((MD1L117)) # (MD1_jtag_ram_rd_d1))) # (PD1_take_action_ocimem_b & (((PD1_jdo[3])))) ) ) # ( !YD1_q_a[0] & ( (!PD1_take_action_ocimem_b & (MD1L117)) # (PD1_take_action_ocimem_b & ((PD1_jdo[3]))) ) );


--MD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X7_Y4_N58
--register power-up is low

MD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , MD1_jtag_rd,  ,  , VCC);


--MD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X7_Y4_N54
MD1L51 = ( MD1_jtag_rd_d1 & ( (((!PD1L2Q) # (PD1_ir[1])) # (PD1_ir[0])) # (PD1_jdo[35]) ) ) # ( !MD1_jtag_rd_d1 & ( (PD1_jdo[35] & (!PD1_ir[0] & (!PD1_ir[1] & PD1L2Q))) ) );


--TC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X17_Y4_N20
--register power-up is low

TC1_hbreak_enabled = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R, TC1L1085,  ,  , VCC);


--TC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X18_Y4_N30
TC1L591 = ( !TC1_D_iw[1] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[4] & (!TC1_D_iw[2] & (!TC1_D_iw[3] & !TC1_D_iw[0]))) ) ) );


--TC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X24_Y6_N18
TC1L604 = ( !TC1_D_iw[11] & ( TC1_D_iw[12] & ( (TC1_D_iw[14] & (TC1L285Q & (TC1_D_iw[15] & TC1_D_iw[13]))) ) ) );


--TC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X24_Y6_N24
TC1L605 = ( TC1_D_iw[12] & ( TC1L285Q & ( (TC1_D_iw[15] & (TC1_D_iw[11] & (TC1_D_iw[14] & TC1_D_iw[13]))) ) ) );


--TC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X18_Y4_N0
TC1L592 = ( !TC1_D_iw[0] & ( TC1_D_iw[1] & ( (!TC1_D_iw[4] & (!TC1_D_iw[5] & (!TC1_D_iw[3] & !TC1_D_iw[2]))) ) ) );


--TC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X18_Y4_N36
TC1L593 = ( !TC1_D_iw[1] & ( TC1_D_iw[5] & ( (!TC1_D_iw[3] & (TC1_D_iw[2] & (!TC1_D_iw[4] & !TC1_D_iw[0]))) ) ) );


--TC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X18_Y4_N54
TC1L594 = ( !TC1_D_iw[2] & ( TC1_D_iw[5] & ( (TC1_D_iw[3] & (TC1_D_iw[1] & (!TC1_D_iw[4] & !TC1_D_iw[0]))) ) ) );


--TC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X18_Y4_N42
TC1L210 = ( !TC1L592 & ( !TC1L214 & ( (!TC1L594 & (!TC1L593 & (!TC1L216 & !TC1L215))) ) ) );


--TC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X18_Y8_N36
TC1L206 = ( TC1_D_iw[5] & ( TC1_D_iw[1] & ( (TC1_D_iw[0] & ((!TC1_D_iw[4]) # ((!TC1_D_iw[2]) # (!TC1_D_iw[3])))) ) ) ) # ( !TC1_D_iw[5] & ( TC1_D_iw[1] & ( (TC1_D_iw[0] & ((!TC1_D_iw[4]) # ((!TC1_D_iw[2]) # (!TC1_D_iw[3])))) ) ) ) # ( TC1_D_iw[5] & ( !TC1_D_iw[1] & ( (!TC1_D_iw[0] & ((!TC1_D_iw[4] & ((!TC1_D_iw[2]) # (TC1_D_iw[3]))) # (TC1_D_iw[4] & ((!TC1_D_iw[3]) # (TC1_D_iw[2]))))) ) ) ) # ( !TC1_D_iw[5] & ( !TC1_D_iw[1] & ( (!TC1_D_iw[0]) # ((!TC1_D_iw[4] & (!TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X23_Y7_N36
TC1L257 = (!TC1L206 & (TC1_D_iw[18])) # (TC1L206 & ((TC1_D_iw[23])));


--TC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X23_Y7_N48
TC1L258 = ( TC1L584 & ( TC1L210 & ( ((TC1L257 & (!TC1L223 & !TC1L222))) # (TC1L591) ) ) ) # ( !TC1L584 & ( TC1L210 & ( (TC1L591) # (TC1L257) ) ) ) # ( TC1L584 & ( !TC1L210 & ( TC1L591 ) ) ) # ( !TC1L584 & ( !TC1L210 & ( TC1L591 ) ) );


--TC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~2 at LABCELL_X23_Y7_N39
TC1L263 = ( TC1_D_iw[21] & ( (!TC1L206) # (TC1_D_iw[26]) ) ) # ( !TC1_D_iw[21] & ( (TC1L206 & TC1_D_iw[26]) ) );


--TC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~3 at LABCELL_X23_Y7_N18
TC1L264 = ( TC1L591 & ( TC1L263 ) ) # ( !TC1L591 & ( TC1L263 ) ) # ( TC1L591 & ( !TC1L263 ) ) # ( !TC1L591 & ( !TC1L263 & ( (!TC1L210) # ((TC1L584 & ((TC1L223) # (TC1L222)))) ) ) );


--TC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~4 at LABCELL_X23_Y7_N33
TC1L261 = ( TC1L206 & ( TC1_D_iw[25] ) ) # ( !TC1L206 & ( TC1_D_iw[20] ) );


--TC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~5 at LABCELL_X23_Y7_N21
TC1L262 = ( TC1L591 & ( TC1L261 ) ) # ( !TC1L591 & ( TC1L261 ) ) # ( TC1L591 & ( !TC1L261 ) ) # ( !TC1L591 & ( !TC1L261 & ( (!TC1L210) # ((TC1L584 & ((TC1L223) # (TC1L222)))) ) ) );


--TC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~6 at MLABCELL_X21_Y8_N15
TC1L259 = ( TC1_D_iw[24] & ( TC1_D_iw[19] ) ) # ( !TC1_D_iw[24] & ( TC1_D_iw[19] & ( !TC1L206 ) ) ) # ( TC1_D_iw[24] & ( !TC1_D_iw[19] & ( TC1L206 ) ) );


--TC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~7 at LABCELL_X23_Y7_N54
TC1L260 = ( TC1L591 & ( TC1L259 ) ) # ( !TC1L591 & ( TC1L259 ) ) # ( TC1L591 & ( !TC1L259 ) ) # ( !TC1L591 & ( !TC1L259 & ( (!TC1L210) # ((TC1L584 & ((TC1L223) # (TC1L222)))) ) ) );


--TC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~8 at LABCELL_X23_Y7_N9
TC1L255 = ( TC1L206 & ( TC1_D_iw[22] ) ) # ( !TC1L206 & ( TC1_D_iw[17] ) );


--TC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~9 at LABCELL_X23_Y7_N57
TC1L256 = ( TC1L591 & ( TC1L255 ) ) # ( !TC1L591 & ( TC1L255 ) ) # ( TC1L591 & ( !TC1L255 ) ) # ( !TC1L591 & ( !TC1L255 & ( (!TC1L210) # ((TC1L584 & ((TC1L223) # (TC1L222)))) ) ) );


--TC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X18_Y4_N3
TC1L595 = ( !TC1_D_iw[1] & ( TC1_D_iw[0] & ( (!TC1_D_iw[4] & (!TC1_D_iw[5] & (!TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) );


--TC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2 at LABCELL_X18_Y8_N45
TC1L711 = ( TC1L710 & ( TC1L709 ) );


--TC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X19_Y7_N54
TC1L310 = ( !TC1L789 & ( (!TC1L595 & !TC1L711) ) );


--TC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X23_Y7_N24
TC1_D_wr_dst_reg = ( TC1L262 & ( TC1L264 & ( TC1L310 ) ) ) # ( !TC1L262 & ( TC1L264 & ( TC1L310 ) ) ) # ( TC1L262 & ( !TC1L264 & ( TC1L310 ) ) ) # ( !TC1L262 & ( !TC1L264 & ( (TC1L310 & (((TC1L256) # (TC1L260)) # (TC1L258))) ) ) );


--TC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X18_Y6_N8
--register power-up is low

TC1_av_ld_waiting_for_data = DFFEAS(TC1L1020, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1 at LABCELL_X18_Y6_N6
TC1L1020 = ( TC1_av_ld_waiting_for_data & ( TC1_d_read & ( (!UB3L1 & (HC1L2 & HC1L3)) ) ) ) # ( !TC1_av_ld_waiting_for_data & ( TC1_d_read & ( TC1L1019 ) ) ) # ( TC1_av_ld_waiting_for_data & ( !TC1_d_read ) ) # ( !TC1_av_ld_waiting_for_data & ( !TC1_d_read & ( TC1L1019 ) ) );


--TC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X18_Y6_N48
TC1L237 = ( !TC1_D_iw[3] & ( (TC1_D_iw[4] & (TC1_D_iw[0] & TC1_D_iw[2])) ) );


--TC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X18_Y6_N26
--register power-up is low

TC1_av_ld_aligning_data = DFFEAS(TC1L901, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X18_Y6_N17
--register power-up is low

TC1_av_ld_align_cycle[1] = DFFEAS(TC1L898, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X18_Y6_N35
--register power-up is low

TC1_av_ld_align_cycle[0] = DFFEAS(TC1L897, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X16_Y7_N24
TC1L235 = ( TC1_D_iw[3] & ( (TC1_D_iw[0] & ((TC1_D_iw[2]) # (TC1_D_iw[1]))) ) );


--TC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X18_Y6_N42
TC1L900 = ( TC1_D_iw[4] & ( (TC1_av_ld_align_cycle[0] & TC1_av_ld_align_cycle[1]) ) ) # ( !TC1_D_iw[4] & ( (TC1_av_ld_align_cycle[1] & (!TC1_av_ld_align_cycle[0] $ (!TC1L235))) ) );


--TC1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X18_Y6_N24
TC1L901 = ( TC1_d_read & ( (!TC1_av_ld_aligning_data & (!HC1_WideOr1 & ((!TC1L237)))) # (TC1_av_ld_aligning_data & (((!TC1L900)))) ) ) # ( !TC1_d_read & ( (!TC1L900 & TC1_av_ld_aligning_data) ) );


--TC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X18_Y6_N36
TC1L579 = ( TC1_E_valid_from_R & ( TC1_E_new_inst & ( TC1_R_ctrl_ld ) ) ) # ( !TC1_E_valid_from_R & ( TC1_E_new_inst & ( TC1_R_ctrl_ld ) ) ) # ( TC1_E_valid_from_R & ( !TC1_E_new_inst & ( (TC1_R_ctrl_ld & (((!TC1L237 & TC1L901)) # (TC1L1020))) ) ) );


--TC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X18_Y7_N30
TC1L580 = ( !TC1_E_shift_rot_cnt[1] & ( (!TC1_E_shift_rot_cnt[0] & (!TC1_E_shift_rot_cnt[2] & !TC1_E_shift_rot_cnt[3])) ) );


--TC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X18_Y7_N12
TC1L581 = ( TC1L580 & ( (TC1L728Q & (TC1_E_valid_from_R & ((TC1_E_new_inst) # (TC1_E_shift_rot_cnt[4])))) ) ) # ( !TC1L580 & ( (TC1L728Q & TC1_E_valid_from_R) ) );


--TC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X18_Y7_N45
TC1L892 = ( !TC1L581 & ( (!TC1_E_st_stall & (!TC1L579 & TC1_E_valid_from_R)) ) );


--TC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X16_Y7_N27
TC1L228 = ( TC1_D_iw[3] & ( (TC1_D_iw[1] & (TC1_D_iw[2] & (TC1_D_iw[0] & !TC1_D_iw[4]))) ) ) # ( !TC1_D_iw[3] & ( (TC1_D_iw[1] & (TC1_D_iw[2] & TC1_D_iw[0])) ) );


--ZB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0] at FF_X16_Y3_N22
--register power-up is low

ZB7_av_readdata_pre[0] = DFFEAS(V1_readdata[0], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at MLABCELL_X15_Y3_N9
HC1L13 = ( ZB7_read_latency_shift_reg[0] & ( ZB7_av_readdata_pre[0] ) );


--ZB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X13_Y6_N17
--register power-up is low

ZB2_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_W_alu_result[2],  ,  , VCC);


--HC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X13_Y6_N39
HC1L14 = ( ZB2_read_latency_shift_reg[0] & ( ZB2_av_readdata_pre[30] ) );


--ZB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0] at FF_X15_Y3_N26
--register power-up is low

ZB5_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , BB1_readdata[0],  ,  , VCC);


--HC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at MLABCELL_X15_Y3_N24
HC1L7 = ( !ZB5_av_readdata_pre[0] & ( ZB5_read_latency_shift_reg[0] & ( (!HC1L14 & ((!ZB1_av_readdata_pre[0]) # (!ZB1_read_latency_shift_reg[0]))) ) ) ) # ( ZB5_av_readdata_pre[0] & ( !ZB5_read_latency_shift_reg[0] & ( (!HC1L14 & ((!ZB1_av_readdata_pre[0]) # (!ZB1_read_latency_shift_reg[0]))) ) ) ) # ( !ZB5_av_readdata_pre[0] & ( !ZB5_read_latency_shift_reg[0] & ( (!HC1L14 & ((!ZB1_av_readdata_pre[0]) # (!ZB1_read_latency_shift_reg[0]))) ) ) );


--UB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0 at LABCELL_X12_Y6_N54
UB2L1 = ( YB3_mem[0][56] & ( ZB3L44Q & ( !YB3_mem[0][74] ) ) ) # ( !YB3_mem[0][56] & ( ZB3L44Q ) );


--ZB3_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X11_Y7_N49
--register power-up is low

ZB3_av_readdata_pre[0] = DFFEAS(ZB3L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[0] at FF_X15_Y3_N44
--register power-up is low

ZB6_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , Z1_readdata[0],  ,  , VCC);


--HC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at MLABCELL_X15_Y3_N42
HC1L8 = ( ZB6_av_readdata_pre[0] & ( ZB6L9Q ) ) # ( !ZB6_av_readdata_pre[0] & ( ZB6L9Q & ( (UB2L1 & ZB3_av_readdata_pre[0]) ) ) ) # ( ZB6_av_readdata_pre[0] & ( !ZB6L9Q & ( (UB2L1 & ZB3_av_readdata_pre[0]) ) ) ) # ( !ZB6_av_readdata_pre[0] & ( !ZB6L9Q & ( (UB2L1 & ZB3_av_readdata_pre[0]) ) ) );


--ZB8_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[0] at FF_X15_Y2_N4
--register power-up is low

ZB8_av_readdata_pre[0] = DFFEAS(S1_readdata[0], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB9_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0] at FF_X16_Y2_N56
--register power-up is low

ZB9_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DB1_readdata[0],  ,  , VCC);


--HC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2 at LABCELL_X16_Y2_N54
HC1L9 = ( ZB8_av_readdata_pre[0] & ( ((ZB9L7Q & ZB9_av_readdata_pre[0])) # (ZB8L12Q) ) ) # ( !ZB8_av_readdata_pre[0] & ( (ZB9L7Q & ZB9_av_readdata_pre[0]) ) );


--HC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at MLABCELL_X15_Y3_N12
HC1_src_data[0] = ( HC1L9 & ( HC1L13 ) ) # ( !HC1L9 & ( HC1L13 ) ) # ( HC1L9 & ( !HC1L13 ) ) # ( !HC1L9 & ( !HC1L13 & ( (!HC1L7) # (((UB3L1 & ZD1_q_a[0])) # (HC1L8)) ) ) );


--TC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X12_Y6_N37
--register power-up is low

TC1_av_ld_byte1_data[0] = DFFEAS(TC1L923, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L921,  ,  ,  ,  );


--TC1L1017 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X18_Y6_N54
TC1L1017 = ( TC1_av_ld_align_cycle[0] & ( (TC1_W_alu_result[1] & (!TC1_av_ld_align_cycle[1] & TC1_av_ld_aligning_data)) ) ) # ( !TC1_av_ld_align_cycle[0] & ( (TC1_av_ld_aligning_data & ((!TC1_W_alu_result[1] & (!TC1_av_ld_align_cycle[1] & TC1_W_alu_result[0])) # (TC1_W_alu_result[1] & ((!TC1_av_ld_align_cycle[1]) # (TC1_W_alu_result[0]))))) ) );


--TC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~0 at LABCELL_X18_Y6_N57
TC1L911 = ( TC1_av_ld_align_cycle[0] & ( (!TC1_av_ld_aligning_data) # ((TC1_W_alu_result[1] & !TC1_av_ld_align_cycle[1])) ) ) # ( !TC1_av_ld_align_cycle[0] & ( (!TC1_av_ld_aligning_data) # ((!TC1_W_alu_result[1] & (!TC1_av_ld_align_cycle[1] & TC1_W_alu_result[0])) # (TC1_W_alu_result[1] & ((!TC1_av_ld_align_cycle[1]) # (TC1_W_alu_result[0])))) ) );


--TC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X17_Y7_N14
--register power-up is low

TC1_R_compare_op[0] = DFFEAS(TC1L303, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~15 at LABCELL_X27_Y5_N39
TC1L372 = ( TC1_E_src2[17] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[17]))) ) ) # ( !TC1_E_src2[17] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[17])) # (TC1_R_logic_op[1] & ((TC1_E_src1[17]))) ) );


--TC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X21_Y7_N4
--register power-up is low

TC1_E_src2[1] = DFFEAS(TC1L778, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~16 at LABCELL_X27_Y5_N36
TC1L356 = ( TC1_E_src2[1] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[1]))) ) ) # ( !TC1_E_src2[1] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[1])) # (TC1_R_logic_op[1] & ((TC1_E_src1[1]))) ) );


--TC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X27_Y5_N45
TC1L615 = ( !TC1L356 & ( !TC1L372 ) );


--TC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~17 at LABCELL_X24_Y4_N42
TC1L378 = ( TC1_E_src2[23] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[23]))) ) ) # ( !TC1_E_src2[23] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[23])) # (TC1_R_logic_op[1] & ((TC1_E_src1[23]))) ) );


--TC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~18 at LABCELL_X24_Y4_N45
TC1L377 = (!TC1_E_src2[22] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[22])) # (TC1_R_logic_op[1] & ((TC1_E_src1[22]))))) # (TC1_E_src2[22] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[22])))));


--TC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~19 at LABCELL_X24_Y4_N48
TC1L376 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src2[21] & TC1_E_src1[21])) # (TC1_R_logic_op[1] & (!TC1_E_src2[21] $ (!TC1_E_src1[21]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src1[21]) # (TC1_E_src2[21]))) ) );


--TC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~20 at LABCELL_X24_Y4_N51
TC1L375 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src2[20] & TC1_E_src1[20])) # (TC1_R_logic_op[1] & (!TC1_E_src2[20] $ (!TC1_E_src1[20]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src1[20]) # (TC1_E_src2[20]))) ) );


--TC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~21 at LABCELL_X24_Y4_N54
TC1L374 = (!TC1_E_src2[19] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[19])) # (TC1_R_logic_op[1] & ((TC1_E_src1[19]))))) # (TC1_E_src2[19] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[19])))));


--TC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~22 at LABCELL_X22_Y4_N30
TC1L373 = ( TC1_E_src2[18] & ( !TC1_R_logic_op[1] $ (((!TC1_E_src1[18]) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src2[18] & ( (!TC1_E_src1[18] & (!TC1_R_logic_op[0] & !TC1_R_logic_op[1])) # (TC1_E_src1[18] & ((TC1_R_logic_op[1]))) ) );


--TC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at MLABCELL_X25_Y4_N6
TC1L616 = ( !TC1L378 & ( !TC1L377 & ( (!TC1L374 & (!TC1L376 & (!TC1L375 & !TC1L373))) ) ) );


--TC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X27_Y5_N0
TC1L617 = ( TC1_R_logic_op[0] & ( TC1_E_src2[8] & ( (!TC1_R_logic_op[1] & (!TC1L493Q & ((!TC1_E_src2[9]) # (!TC1_E_src1[9])))) # (TC1_R_logic_op[1] & (TC1L493Q & (!TC1_E_src2[9] $ (TC1_E_src1[9])))) ) ) ) # ( !TC1_R_logic_op[0] & ( TC1_E_src2[8] & ( (!TC1_R_logic_op[1] & ((TC1_E_src1[9]) # (TC1_E_src2[9]))) ) ) ) # ( TC1_R_logic_op[0] & ( !TC1_E_src2[8] & ( (!TC1_R_logic_op[1] & ((!TC1_E_src2[9]) # ((!TC1_E_src1[9])))) # (TC1_R_logic_op[1] & (!TC1L493Q & (!TC1_E_src2[9] $ (TC1_E_src1[9])))) ) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_E_src2[8] & ( (!TC1_R_logic_op[1] & (TC1L493Q & ((TC1_E_src1[9]) # (TC1_E_src2[9])))) # (TC1_R_logic_op[1] & (!TC1_E_src2[9] & (!TC1_E_src1[9] & !TC1L493Q))) ) ) );


--TC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X27_Y5_N30
TC1L618 = ( TC1_E_src1[5] & ( TC1_E_src1[7] & ( (!TC1_R_logic_op[0] & (((!TC1_R_logic_op[1])))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[7] & (!TC1_E_src2[5] & !TC1_R_logic_op[1])) # (TC1_E_src2[7] & (TC1_E_src2[5] & TC1_R_logic_op[1])))) ) ) ) # ( !TC1_E_src1[5] & ( TC1_E_src1[7] & ( (!TC1_R_logic_op[0] & (((TC1_E_src2[5] & !TC1_R_logic_op[1])))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[7] & ((!TC1_R_logic_op[1]))) # (TC1_E_src2[7] & (!TC1_E_src2[5] & TC1_R_logic_op[1])))) ) ) ) # ( TC1_E_src1[5] & ( !TC1_E_src1[7] & ( (!TC1_R_logic_op[0] & (TC1_E_src2[7] & ((!TC1_R_logic_op[1])))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[5] & ((!TC1_R_logic_op[1]))) # (TC1_E_src2[5] & (!TC1_E_src2[7] & TC1_R_logic_op[1])))) ) ) ) # ( !TC1_E_src1[5] & ( !TC1_E_src1[7] & ( (!TC1_R_logic_op[1] & (((TC1_E_src2[7] & TC1_E_src2[5])) # (TC1_R_logic_op[0]))) # (TC1_R_logic_op[1] & (((!TC1_E_src2[7] & !TC1_E_src2[5])))) ) ) );


--TC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X27_Y5_N18
TC1L619 = ( TC1_R_logic_op[0] & ( TC1_E_src2[6] & ( (!TC1_E_src1[6] & (!TC1_R_logic_op[1] & ((!TC1_E_src1[4]) # (!TC1_E_src2[4])))) # (TC1_E_src1[6] & (TC1_R_logic_op[1] & (!TC1_E_src1[4] $ (TC1_E_src2[4])))) ) ) ) # ( !TC1_R_logic_op[0] & ( TC1_E_src2[6] & ( (!TC1_R_logic_op[1] & ((TC1_E_src2[4]) # (TC1_E_src1[4]))) ) ) ) # ( TC1_R_logic_op[0] & ( !TC1_E_src2[6] & ( (!TC1_R_logic_op[1] & ((!TC1_E_src1[4]) # ((!TC1_E_src2[4])))) # (TC1_R_logic_op[1] & (!TC1_E_src1[6] & (!TC1_E_src1[4] $ (TC1_E_src2[4])))) ) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_E_src2[6] & ( (!TC1_E_src1[6] & (!TC1_E_src1[4] & (!TC1_E_src2[4] & TC1_R_logic_op[1]))) # (TC1_E_src1[6] & (!TC1_R_logic_op[1] & ((TC1_E_src2[4]) # (TC1_E_src1[4])))) ) ) );


--TC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at MLABCELL_X21_Y5_N30
TC1L620 = ( TC1_R_logic_op[0] & ( TC1L499Q & ( (!TC1_R_logic_op[1] & (!TC1_E_src2[12] & ((!TC1_E_src1[11]) # (!TC1_E_src2[11])))) # (TC1_R_logic_op[1] & (TC1_E_src2[12] & (!TC1_E_src1[11] $ (TC1_E_src2[11])))) ) ) ) # ( !TC1_R_logic_op[0] & ( TC1L499Q & ( (!TC1_R_logic_op[1] & ((TC1_E_src2[11]) # (TC1_E_src1[11]))) ) ) ) # ( TC1_R_logic_op[0] & ( !TC1L499Q & ( (!TC1_R_logic_op[1] & (((!TC1_E_src1[11]) # (!TC1_E_src2[11])))) # (TC1_R_logic_op[1] & (!TC1_E_src2[12] & (!TC1_E_src1[11] $ (TC1_E_src2[11])))) ) ) ) # ( !TC1_R_logic_op[0] & ( !TC1L499Q & ( (!TC1_R_logic_op[1] & (TC1_E_src2[12] & ((TC1_E_src2[11]) # (TC1_E_src1[11])))) # (TC1_R_logic_op[1] & (!TC1_E_src2[12] & (!TC1_E_src1[11] & !TC1_E_src2[11]))) ) ) );


--TC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X19_Y5_N36
TC1L621 = ( TC1_R_logic_op[0] & ( TC1_E_src2[15] & ( (!TC1_E_src1[15] & (!TC1_R_logic_op[1] & ((!TC1_E_src1[16]) # (!TC1_E_src2[16])))) # (TC1_E_src1[15] & (TC1_R_logic_op[1] & (!TC1_E_src1[16] $ (TC1_E_src2[16])))) ) ) ) # ( !TC1_R_logic_op[0] & ( TC1_E_src2[15] & ( (!TC1_R_logic_op[1] & ((TC1_E_src2[16]) # (TC1_E_src1[16]))) ) ) ) # ( TC1_R_logic_op[0] & ( !TC1_E_src2[15] & ( (!TC1_R_logic_op[1] & (((!TC1_E_src1[16]) # (!TC1_E_src2[16])))) # (TC1_R_logic_op[1] & (!TC1_E_src1[15] & (!TC1_E_src1[16] $ (TC1_E_src2[16])))) ) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_E_src2[15] & ( (!TC1_E_src1[15] & (!TC1_E_src1[16] & (!TC1_E_src2[16] & TC1_R_logic_op[1]))) # (TC1_E_src1[15] & (!TC1_R_logic_op[1] & ((TC1_E_src2[16]) # (TC1_E_src1[16])))) ) ) );


--TC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at MLABCELL_X21_Y5_N24
TC1L622 = ( TC1L619 & ( TC1L621 & ( (TC1L618 & (!TC1L369 & (!TC1L368 & TC1L620))) ) ) );


--TC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at LABCELL_X22_Y4_N24
TC1L623 = ( TC1_E_src1[24] & ( TC1_R_logic_op[0] & ( (!TC1_E_src2[24] & (!TC1_R_logic_op[1] & ((!TC1_E_src1[25]) # (!TC1_E_src2[25])))) # (TC1_E_src2[24] & (TC1_R_logic_op[1] & (!TC1_E_src1[25] $ (TC1_E_src2[25])))) ) ) ) # ( !TC1_E_src1[24] & ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (((!TC1_E_src1[25]) # (!TC1_E_src2[25])))) # (TC1_R_logic_op[1] & (!TC1_E_src2[24] & (!TC1_E_src1[25] $ (TC1_E_src2[25])))) ) ) ) # ( TC1_E_src1[24] & ( !TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & ((TC1_E_src2[25]) # (TC1_E_src1[25]))) ) ) ) # ( !TC1_E_src1[24] & ( !TC1_R_logic_op[0] & ( (!TC1_E_src2[24] & (!TC1_E_src1[25] & (TC1_R_logic_op[1] & !TC1_E_src2[25]))) # (TC1_E_src2[24] & (!TC1_R_logic_op[1] & ((TC1_E_src2[25]) # (TC1_E_src1[25])))) ) ) );


--TC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at LABCELL_X22_Y4_N6
TC1L624 = ( TC1_E_src1[27] & ( TC1_R_logic_op[1] & ( (TC1_E_src2[27] & (TC1_R_logic_op[0] & (!TC1L517Q $ (TC1_E_src2[26])))) ) ) ) # ( !TC1_E_src1[27] & ( TC1_R_logic_op[1] & ( (!TC1_E_src2[27] & ((!TC1L517Q & (!TC1_E_src2[26])) # (TC1L517Q & (TC1_E_src2[26] & TC1_R_logic_op[0])))) ) ) ) # ( TC1_E_src1[27] & ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (((TC1_E_src2[26])) # (TC1L517Q))) # (TC1_R_logic_op[0] & (!TC1_E_src2[27] & ((!TC1L517Q) # (!TC1_E_src2[26])))) ) ) ) # ( !TC1_E_src1[27] & ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (TC1_E_src2[27] & ((TC1_E_src2[26]) # (TC1L517Q)))) # (TC1_R_logic_op[0] & ((!TC1L517Q) # ((!TC1_E_src2[26])))) ) ) );


--TC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at LABCELL_X22_Y4_N54
TC1L625 = ( TC1_E_src1[28] & ( TC1_E_src2[28] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src1[29]) # (TC1_E_src2[29])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src2[29] $ (TC1_E_src1[29])))) ) ) ) # ( !TC1_E_src1[28] & ( TC1_E_src2[28] & ( (!TC1_R_logic_op[1] & ((!TC1_E_src2[29] & ((TC1_R_logic_op[0]) # (TC1_E_src1[29]))) # (TC1_E_src2[29] & ((!TC1_E_src1[29]) # (!TC1_R_logic_op[0]))))) ) ) ) # ( TC1_E_src1[28] & ( !TC1_E_src2[28] & ( (!TC1_R_logic_op[1] & ((!TC1_E_src2[29] & ((TC1_R_logic_op[0]) # (TC1_E_src1[29]))) # (TC1_E_src2[29] & ((!TC1_E_src1[29]) # (!TC1_R_logic_op[0]))))) ) ) ) # ( !TC1_E_src1[28] & ( !TC1_E_src2[28] & ( (!TC1_E_src2[29] & ((!TC1_R_logic_op[1] & ((TC1_R_logic_op[0]))) # (TC1_R_logic_op[1] & (!TC1_E_src1[29])))) # (TC1_E_src2[29] & (TC1_R_logic_op[0] & (!TC1_E_src1[29] $ (TC1_R_logic_op[1])))) ) ) );


--TC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X21_Y7_N43
--register power-up is low

TC1_E_src2[0] = DFFEAS(TC1L777, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23 at LABCELL_X19_Y5_N48
TC1L355 = ( TC1_E_src2[0] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[0]))) ) ) # ( !TC1_E_src2[0] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[0])) # (TC1_R_logic_op[1] & ((TC1_E_src1[0]))) ) );


--TC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X16_Y7_N58
--register power-up is low

TC1_E_src2[31] = DFFEAS(TC1L775, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~24 at LABCELL_X22_Y4_N18
TC1L386 = ( TC1_E_src2[31] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[31]))) ) ) # ( !TC1_E_src2[31] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[31])) # (TC1_R_logic_op[1] & ((TC1_E_src1[31]))) ) );


--TC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~25 at LABCELL_X24_Y4_N57
TC1L385 = (!TC1_E_src2[30] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[30])) # (TC1_R_logic_op[1] & ((TC1_E_src1[30]))))) # (TC1_E_src2[30] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[30])))));


--TC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at LABCELL_X19_Y5_N6
TC1L626 = ( !TC1L357 & ( !TC1L386 & ( (!TC1L365 & (!TC1L385 & (!TC1L355 & !TC1L358))) ) ) );


--TC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at LABCELL_X22_Y4_N48
TC1L627 = ( TC1L625 & ( TC1L617 & ( (TC1L623 & (TC1L624 & (TC1L622 & TC1L626))) ) ) );


--TC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X17_Y7_N46
--register power-up is low

TC1_R_compare_op[1] = DFFEAS(TC1L304, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at MLABCELL_X8_Y3_N12
TC1L346 = ( TC1L627 & ( TC1_R_compare_op[1] & ( (!TC1_R_compare_op[0] & (((TC1L126)))) # (TC1_R_compare_op[0] & ((!TC1L616) # ((!TC1L615)))) ) ) ) # ( !TC1L627 & ( TC1_R_compare_op[1] & ( (TC1_R_compare_op[0]) # (TC1L126) ) ) ) # ( TC1L627 & ( !TC1_R_compare_op[1] & ( (!TC1_R_compare_op[0] & (TC1L616 & (TC1L615))) # (TC1_R_compare_op[0] & (((!TC1L126)))) ) ) ) # ( !TC1L627 & ( !TC1_R_compare_op[1] & ( (!TC1L126 & TC1_R_compare_op[0]) ) ) );


--TC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X18_Y7_N22
--register power-up is low

TC1_W_status_reg_pie = DFFEAS(TC1L890, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R,  ,  ,  ,  );


--TC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at MLABCELL_X21_Y7_N15
TC1L628 = ( !TC1_D_iw[6] & ( (!TC1_D_iw[8] & (!TC1_D_iw[7] & (!TC1_D_iw[10] & !TC1_D_iw[9]))) ) );


--TC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1 at MLABCELL_X21_Y7_N45
TC1L629 = ( !TC1_D_iw[8] & ( (!TC1_D_iw[10] & !TC1_D_iw[9]) ) );


--TC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at MLABCELL_X21_Y7_N9
TC1L630 = ( TC1_D_iw[6] & ( (!TC1_D_iw[7] & TC1L629) ) );


--TC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X19_Y7_N49
--register power-up is low

TC1_W_bstatus_reg = DFFEAS(TC1L827, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R,  ,  ,  ,  );


--TC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X21_Y7_N26
--register power-up is low

TC1_W_ienable_reg[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L840, TC1_E_src1[0],  ,  , VCC);


--TC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X15_Y4_N14
--register power-up is low

TC1_W_ipending_reg[0] = DFFEAS(TC1_W_ipending_reg_nxt[0], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at MLABCELL_X21_Y7_N6
TC1L347 = ( !TC1_D_iw[10] & ( (!TC1_D_iw[9] & (TC1_D_iw[8] & TC1L843Q)) ) );


--TC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at MLABCELL_X21_Y7_N24
TC1L348 = ( TC1_W_ienable_reg[0] & ( TC1L347 & ( (!TC1_D_iw[7] & (!TC1_D_iw[6])) # (TC1_D_iw[7] & (TC1L629 & ((TC1_W_bstatus_reg) # (TC1_D_iw[6])))) ) ) ) # ( !TC1_W_ienable_reg[0] & ( TC1L347 & ( (!TC1_D_iw[6] & ((!TC1_D_iw[7]) # ((TC1_W_bstatus_reg & TC1L629)))) ) ) ) # ( TC1_W_ienable_reg[0] & ( !TC1L347 & ( (TC1_D_iw[7] & (TC1L629 & ((TC1_W_bstatus_reg) # (TC1_D_iw[6])))) ) ) ) # ( !TC1_W_ienable_reg[0] & ( !TC1L347 & ( (!TC1_D_iw[6] & (TC1_D_iw[7] & (TC1_W_bstatus_reg & TC1L629))) ) ) );


--TC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X22_Y7_N51
TC1L349 = ( TC1L348 & ( (!TC1L628) # (TC1_W_status_reg_pie) ) ) # ( !TC1L348 & ( (!TC1L628 & (((TC1L630 & TC1_W_estatus_reg)))) # (TC1L628 & (TC1_W_status_reg_pie)) ) );


--TC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16 at LABCELL_X19_Y5_N45
TC1L311 = ( TC1L355 & ( (!TC1L728Q & (((TC1L130)) # (TC1_R_ctrl_logic))) # (TC1L728Q & (((TC1L403Q)))) ) ) # ( !TC1L355 & ( (!TC1L728Q & (!TC1_R_ctrl_logic & (TC1L130))) # (TC1L728Q & (((TC1L403Q)))) ) );


--TC1_W_ipending_reg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[2] at FF_X15_Y4_N47
--register power-up is low

TC1_W_ipending_reg[2] = DFFEAS(TC1L850, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1] at FF_X15_Y4_N2
--register power-up is low

TC1_W_ipending_reg[1] = DFFEAS(TC1L849, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1092 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0 at MLABCELL_X15_Y4_N57
TC1L1092 = ( TC1_W_ipending_reg[0] & ( TC1_W_status_reg_pie ) ) # ( !TC1_W_ipending_reg[0] & ( (TC1_W_status_reg_pie & ((TC1_W_ipending_reg[1]) # (TC1_W_ipending_reg[2]))) ) );


--ZB3_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X13_Y6_N11
--register power-up is low

ZB3_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[22],  ,  , VCC);


--UB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src1_valid~0 at MLABCELL_X15_Y5_N3
UB2L2 = (YB3_mem[0][74] & (ZB3_read_latency_shift_reg[0] & YB3_mem[0][56]));


--UB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X16_Y6_N51
UB3L2 = ( YB4_mem[0][74] & ( (ZB4L3Q & YB4_mem[0][56]) ) );


--TC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X13_Y6_N36
TC1L655 = ( ZB3_av_readdata_pre[22] & ( (!TC1L1092 & (((UB3L2 & ZD1_q_a[22])) # (UB2L2))) ) ) # ( !ZB3_av_readdata_pre[22] & ( (!TC1L1092 & (UB3L2 & ZD1_q_a[22])) ) );


--TC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X17_Y4_N50
--register power-up is low

TC1_hbreak_pending = DFFEAS(TC1L1088, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ED1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X9_Y4_N37
--register power-up is low

ED1_jtag_break = DFFEAS(ED1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X17_Y4_N52
--register power-up is low

TC1_wait_for_one_post_bret_inst = DFFEAS(TC1L1098, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1089 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X17_Y4_N9
TC1L1089 = ( !TC1_hbreak_enabled & ( (!TC1_hbreak_pending & (ED1_jtag_break & ((!TC1_wait_for_one_post_bret_inst) # (TC1_W_valid)))) # (TC1_hbreak_pending & (((!TC1_wait_for_one_post_bret_inst) # (TC1_W_valid)))) ) );


--TC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X22_Y6_N18
TC1L702 = ( !TC1_i_read & ( (UB3L2) # (UB2L2) ) );


--ZB3_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X19_Y6_N49
--register power-up is low

ZB3_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[23],  ,  , VCC);


--TC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at LABCELL_X22_Y6_N48
TC1L656 = ( !TC1L1092 & ( (!UB2L2 & (UB3L2 & (ZD1_q_a[23]))) # (UB2L2 & (((UB3L2 & ZD1_q_a[23])) # (ZB3_av_readdata_pre[23]))) ) );


--ZB3_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X22_Y6_N7
--register power-up is low

ZB3_av_readdata_pre[24] = DFFEAS(ZB3L32, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at LABCELL_X22_Y6_N42
TC1L657 = ( !TC1L1092 & ( (!UB2L2 & (UB3L2 & (ZD1_q_a[24]))) # (UB2L2 & (((UB3L2 & ZD1_q_a[24])) # (ZB3_av_readdata_pre[24]))) ) );


--ZB3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X19_Y4_N55
--register power-up is low

ZB3_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[25],  ,  , VCC);


--TC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at LABCELL_X22_Y6_N12
TC1L658 = ( ZB3_av_readdata_pre[25] & ( (!TC1L1092 & (((UB3L2 & ZD1_q_a[25])) # (UB2L2))) ) ) # ( !ZB3_av_readdata_pre[25] & ( (UB3L2 & (!TC1L1092 & ZD1_q_a[25])) ) );


--ZB3_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X17_Y6_N16
--register power-up is low

ZB3_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[26],  ,  , VCC);


--TC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at LABCELL_X22_Y6_N15
TC1L659 = ( ZB3_av_readdata_pre[26] & ( (!TC1L1092 & (((UB3L2 & ZD1_q_a[26])) # (UB2L2))) ) ) # ( !ZB3_av_readdata_pre[26] & ( (UB3L2 & (ZD1_q_a[26] & !TC1L1092)) ) );


--AB1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X21_Y3_N41
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[1] = DFFEAS(AB1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X21_Y3_N50
--register power-up is low

AB1_r_sync_rst_chain[3] = DFFEAS(AB1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1L24 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X21_Y3_N18
AB1L24 = ( AB1_r_sync_rst_chain[3] & ( AB1_altera_reset_synchronizer_int_chain[2] ) );


--ZB3_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X15_Y6_N16
--register power-up is low

ZB3_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[11],  ,  , VCC);


--TC1L272 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]~0 at LABCELL_X17_Y4_N3
TC1L272 = ( !TC1L1092 & ( !TC1L1089 ) );


--TC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at MLABCELL_X15_Y6_N21
TC1L644 = ( UB3L2 & ( (!TC1L272) # (((UB2L2 & ZB3_av_readdata_pre[11])) # (ZD1_q_a[11])) ) ) # ( !UB3L2 & ( (!TC1L272) # ((UB2L2 & ZB3_av_readdata_pre[11])) ) );


--ZB3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X15_Y6_N56
--register power-up is low

ZB3_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[12],  ,  , VCC);


--TC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at LABCELL_X22_Y6_N30
TC1L645 = ( ZB3_av_readdata_pre[12] & ( (!TC1L1092 & (((UB3L2 & ZD1_q_a[12])) # (UB2L2))) ) ) # ( !ZB3_av_readdata_pre[12] & ( (UB3L2 & (!TC1L1092 & ZD1_q_a[12])) ) );


--ZB3_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X13_Y6_N28
--register power-up is low

ZB3_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[13],  ,  , VCC);


--TC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at LABCELL_X13_Y6_N18
TC1L646 = ( ZB3_av_readdata_pre[13] & ( (!TC1L272) # (((UB3L2 & ZD1_q_a[13])) # (UB2L2)) ) ) # ( !ZB3_av_readdata_pre[13] & ( (!TC1L272) # ((UB3L2 & ZD1_q_a[13])) ) );


--ZB3_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X8_Y4_N1
--register power-up is low

ZB3_av_readdata_pre[14] = DFFEAS(ZB3L20, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at LABCELL_X13_Y6_N33
TC1L647 = ( TC1L1092 & ( ZB3_av_readdata_pre[14] ) ) # ( !TC1L1092 & ( ZB3_av_readdata_pre[14] & ( ((UB3L2 & ZD1_q_a[14])) # (UB2L2) ) ) ) # ( TC1L1092 & ( !ZB3_av_readdata_pre[14] ) ) # ( !TC1L1092 & ( !ZB3_av_readdata_pre[14] & ( (UB3L2 & ZD1_q_a[14]) ) ) );


--ZB3_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X15_Y6_N41
--register power-up is low

ZB3_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[15],  ,  , VCC);


--TC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at LABCELL_X17_Y4_N33
TC1L648 = ( ZB3L22Q & ( (!TC1L272) # (((UB3L2 & ZD1_q_a[15])) # (UB2L2)) ) ) # ( !ZB3L22Q & ( (!TC1L272) # ((UB3L2 & ZD1_q_a[15])) ) );


--ZB3_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X17_Y6_N56
--register power-up is low

ZB3_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[16],  ,  , VCC);


--TC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at LABCELL_X17_Y6_N0
TC1L649 = ( TC1L272 & ( ZD1_q_a[16] & ( ((ZB3_av_readdata_pre[16] & UB2L2)) # (UB3L2) ) ) ) # ( !TC1L272 & ( ZD1_q_a[16] ) ) # ( TC1L272 & ( !ZD1_q_a[16] & ( (ZB3_av_readdata_pre[16] & UB2L2) ) ) ) # ( !TC1L272 & ( !ZD1_q_a[16] ) );


--TC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at LABCELL_X17_Y4_N12
TC1L633 = ( ZD1_q_a[0] & ( (!TC1L1092 & (((UB2L2 & ZB3_av_readdata_pre[0])) # (UB3L2))) ) ) # ( !ZD1_q_a[0] & ( (UB2L2 & (ZB3_av_readdata_pre[0] & !TC1L1092)) ) );


--ZB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X10_Y5_N37
--register power-up is low

ZB3_av_readdata_pre[1] = DFFEAS(ZB3L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X16_Y6_N27
TC1L634 = ( ZB3_av_readdata_pre[1] & ( ((!TC1L272) # ((ZD1_q_a[1] & UB3L2))) # (UB2L2) ) ) # ( !ZB3_av_readdata_pre[1] & ( (!TC1L272) # ((ZD1_q_a[1] & UB3L2)) ) );


--ZB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X17_Y4_N44
--register power-up is low

ZB3_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[2],  ,  , VCC);


--TC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13 at LABCELL_X17_Y4_N15
TC1L635 = ( ZD1_q_a[2] & ( (!TC1L1092 & (((UB2L2 & ZB3_av_readdata_pre[2])) # (UB3L2))) ) ) # ( !ZD1_q_a[2] & ( (UB2L2 & (ZB3_av_readdata_pre[2] & !TC1L1092)) ) );


--ZB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X17_Y4_N47
--register power-up is low

ZB3_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[3],  ,  , VCC);


--TC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14 at LABCELL_X17_Y4_N30
TC1L636 = ( UB2L2 & ( (!TC1L272) # (((UB3L2 & ZD1_q_a[3])) # (ZB3_av_readdata_pre[3])) ) ) # ( !UB2L2 & ( (!TC1L272) # ((UB3L2 & ZD1_q_a[3])) ) );


--ZB3_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X17_Y4_N26
--register power-up is low

ZB3_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[4],  ,  , VCC);


--TC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X17_Y4_N36
TC1L637 = ( TC1L272 & ( ZD1_q_a[4] & ( ((ZB3_av_readdata_pre[4] & UB2L2)) # (UB3L2) ) ) ) # ( !TC1L272 & ( ZD1_q_a[4] ) ) # ( TC1L272 & ( !ZD1_q_a[4] & ( (ZB3_av_readdata_pre[4] & UB2L2) ) ) ) # ( !TC1L272 & ( !ZD1_q_a[4] ) );


--ZB3_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X16_Y6_N56
--register power-up is low

ZB3_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[5],  ,  , VCC);


--TC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X16_Y6_N42
TC1L638 = ( UB3L2 & ( ZD1_q_a[5] ) ) # ( !UB3L2 & ( ZD1_q_a[5] & ( (!TC1L272) # ((UB2L2 & ZB3_av_readdata_pre[5])) ) ) ) # ( UB3L2 & ( !ZD1_q_a[5] & ( (!TC1L272) # ((UB2L2 & ZB3_av_readdata_pre[5])) ) ) ) # ( !UB3L2 & ( !ZD1_q_a[5] & ( (!TC1L272) # ((UB2L2 & ZB3_av_readdata_pre[5])) ) ) );


--TC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X17_Y6_N6
TC1L244 = ( TC1L280Q & ( ((!TC1_D_iw[16] & TC1_D_iw[11])) # (TC1_D_iw[15]) ) );


--TC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X17_Y6_N9
TC1L245 = ( !TC1_D_iw[13] & ( (TC1_D_iw[14] & (TC1L244 & TC1L584)) ) );


--TC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X18_Y7_N42
TC1L583 = ( TC1L791Q ) # ( !TC1L791Q & ( ((TC1L581) # (TC1_E_st_stall)) # (TC1L579) ) );


--TC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X13_Y6_N58
--register power-up is low

TC1_D_valid = DFFEAS(TC1L308, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X18_Y4_N12
TC1L211 = ( !TC1L215 & ( (!TC1L214 & (!TC1L216 & !TC1L594)) ) );


--TC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X17_Y6_N12
TC1L606 = ( TC1_D_iw[16] & ( !TC1L280Q & ( (!TC1_D_iw[11] & (TC1_D_iw[15] & (!TC1_D_iw[14] & TC1_D_iw[13]))) ) ) );


--TC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X17_Y6_N27
TC1L607 = ( TC1_D_iw[16] & ( TC1_D_iw[11] & ( (!TC1L280Q & (TC1_D_iw[13] & (TC1_D_iw[15] & !TC1_D_iw[14]))) ) ) );


--TC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X24_Y6_N21
TC1L608 = ( !TC1_D_iw[12] & ( TC1_D_iw[11] & ( (TC1_D_iw[14] & (TC1L285Q & (TC1_D_iw[13] & TC1_D_iw[15]))) ) ) );


--TC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X24_Y6_N33
TC1L609 = ( TC1_D_iw[13] & ( !TC1_D_iw[12] & ( (TC1_D_iw[15] & (TC1_D_iw[11] & (!TC1L285Q & TC1_D_iw[14]))) ) ) );


--TC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X18_Y4_N15
TC1L238 = ( TC1L240 & ( (!TC1L591 & (!TC1L584 & !TC1L592)) ) ) # ( !TC1L240 & ( (!TC1L591 & !TC1L592) ) );


--TC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X18_Y7_N24
TC1L239 = ( TC1L211 & ( TC1L223 & ( ((!TC1L238) # (TC1L593)) # (TC1L584) ) ) ) # ( !TC1L211 & ( TC1L223 ) ) # ( TC1L211 & ( !TC1L223 & ( (!TC1L238) # (((TC1L584 & TC1L241)) # (TC1L593)) ) ) ) # ( !TC1L211 & ( !TC1L223 ) );


--TC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X18_Y7_N54
TC1L227 = ( !TC1_D_iw[3] & ( (!TC1_D_iw[2] & (!TC1_D_iw[5] & (!TC1_D_iw[1] & !TC1_D_iw[4]))) ) );


--ZB3_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X13_Y6_N13
--register power-up is low

ZB3_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[8],  ,  , VCC);


--TC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~17 at LABCELL_X22_Y6_N27
TC1L641 = ( !TC1L1092 & ( (!UB2L2 & (UB3L2 & (ZD1_q_a[8]))) # (UB2L2 & (((UB3L2 & ZD1_q_a[8])) # (ZB3_av_readdata_pre[8]))) ) );


--TC1L784 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X19_Y7_N33
TC1L784 = ( TC1L206 ) # ( !TC1L206 & ( (((TC1L791Q & TC1L711)) # (TC1L789)) # (TC1L785) ) );


--TC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X17_Y6_N36
TC1L248 = ( TC1_D_iw[14] & ( (!TC1_D_iw[11] & TC1_D_iw[15]) ) ) # ( !TC1_D_iw[14] & ( (!TC1_D_iw[16] & !TC1_D_iw[11]) ) );


--TC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X19_Y7_N27
TC1L249 = ( TC1L248 & ( (TC1L584 & (!TC1_D_iw[13] & TC1L280Q)) ) );


--ZB3_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X11_Y4_N34
--register power-up is low

ZB3_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[10],  ,  , VCC);


--TC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18 at LABCELL_X22_Y6_N33
TC1L643 = ( !TC1L1092 & ( (!UB2L2 & (UB3L2 & (ZD1_q_a[10]))) # (UB2L2 & (((UB3L2 & ZD1_q_a[10])) # (ZB3_av_readdata_pre[10]))) ) );


--TC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X16_Y6_N0
TC1L220 = ( TC1_D_iw[5] & ( TC1_D_iw[4] & ( (!TC1_D_iw[0] & (TC1_D_iw[2] & !TC1_D_iw[1])) ) ) ) # ( TC1_D_iw[5] & ( !TC1_D_iw[4] & ( (!TC1_D_iw[0] & (TC1_D_iw[2] & (TC1_D_iw[3] & !TC1_D_iw[1]))) ) ) );


--TC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X24_Y6_N6
TC1L221 = ( !TC1L226 & ( !TC1L604 & ( (!TC1L605 & (!TC1L224 & !TC1L225)) ) ) );


--TC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X19_Y7_N9
TC1L610 = ( !TC1_D_iw[14] & ( TC1_D_iw[13] & ( (!TC1_D_iw[15] & (!TC1L280Q & (TC1_D_iw[11] & !TC1L285Q))) ) ) );


--TC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X17_Y6_N30
TC1L611 = ( !TC1_D_iw[16] & ( !TC1L280Q & ( (TC1_D_iw[11] & (!TC1_D_iw[15] & (TC1_D_iw[14] & TC1_D_iw[13]))) ) ) );


--TC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X17_Y6_N48
TC1L217 = ( !TC1L606 & ( (!TC1L610 & (!TC1L611 & (!TC1L608 & !TC1L607))) ) );


--TC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X19_Y7_N0
TC1L612 = ( !TC1_D_iw[13] & ( !TC1L285Q & ( (!TC1_D_iw[15] & (!TC1L280Q & (!TC1_D_iw[14] & TC1_D_iw[11]))) ) ) );


--TC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X19_Y7_N6
TC1L613 = ( !TC1_D_iw[13] & ( TC1_D_iw[14] & ( (!TC1_D_iw[15] & (!TC1L280Q & (!TC1L285Q & TC1_D_iw[11]))) ) ) );


--TC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X19_Y7_N57
TC1L218 = ( TC1L613 & ( (!TC1L584 & !TC1L595) ) ) # ( !TC1L613 & ( (!TC1L595 & ((!TC1L584) # (!TC1L612))) ) );


--TC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X18_Y7_N36
TC1L219 = ( TC1L218 & ( TC1L238 & ( (!TC1L211) # ((TC1L584 & ((!TC1L217) # (!TC1L221)))) ) ) ) # ( !TC1L218 & ( TC1L238 ) ) # ( TC1L218 & ( !TC1L238 ) ) # ( !TC1L218 & ( !TC1L238 ) );


--TC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X18_Y8_N18
TC1L596 = ( !TC1_D_iw[3] & ( TC1_D_iw[4] & ( (TC1_D_iw[2] & (!TC1_D_iw[0] & (!TC1_D_iw[5] & TC1_D_iw[1]))) ) ) );


--TC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X18_Y7_N0
TC1L345 = ( TC1L205 & ( TC1L791Q ) ) # ( !TC1L205 & ( (TC1L791Q & (((TC1L584 & TC1L204)) # (TC1L203))) ) );


--ZB3_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X13_Y6_N53
--register power-up is low

ZB3_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[9],  ,  , VCC);


--TC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~19 at LABCELL_X13_Y6_N0
TC1L642 = ( ZD1_q_a[9] & ( ZB3_av_readdata_pre[9] & ( (!TC1L1092 & ((UB2L2) # (UB3L2))) ) ) ) # ( !ZD1_q_a[9] & ( ZB3_av_readdata_pre[9] & ( (!TC1L1092 & UB2L2) ) ) ) # ( ZD1_q_a[9] & ( !ZB3_av_readdata_pre[9] & ( (UB3L2 & !TC1L1092) ) ) );


--TC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15 at LABCELL_X23_Y4_N36
TC1L467 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[16])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[18])));


--ZB3_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X17_Y6_N59
--register power-up is low

ZB3_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[20],  ,  , VCC);


--TC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~20 at LABCELL_X17_Y6_N45
TC1L653 = ( TC1L272 & ( (!ZD1_q_a[20] & (UB2L2 & (ZB3_av_readdata_pre[20]))) # (ZD1_q_a[20] & (((UB2L2 & ZB3_av_readdata_pre[20])) # (UB3L2))) ) ) # ( !TC1L272 );


--TC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X12_Y6_N31
--register power-up is low

TC1_av_ld_byte2_data[0] = DFFEAS(TC1L971, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~7 at MLABCELL_X21_Y6_N9
TC1L870 = ( TC1_R_ctrl_ld & ( TC1_av_ld_byte2_data[0] ) ) # ( !TC1_R_ctrl_ld & ( (!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[16] & !TC1_R_ctrl_br_cmp)) ) );


--ZB3_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X16_Y3_N4
--register power-up is low

ZB3_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[6],  ,  , VCC);


--TC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~21 at LABCELL_X22_Y6_N54
TC1L639 = ( ZB3_av_readdata_pre[6] & ( (!TC1L1092 & (((UB3L2 & ZD1_q_a[6])) # (UB2L2))) ) ) # ( !ZB3_av_readdata_pre[6] & ( (UB3L2 & (!TC1L1092 & ZD1_q_a[6])) ) );


--ZB3_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X13_Y6_N50
--register power-up is low

ZB3_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[21],  ,  , VCC);


--TC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~22 at LABCELL_X13_Y6_N21
TC1L654 = ( ZB3_av_readdata_pre[21] & ( (!TC1L272) # (((UB3L2 & ZD1_q_a[21])) # (UB2L2)) ) ) # ( !ZB3_av_readdata_pre[21] & ( (!TC1L272) # ((UB3L2 & ZD1_q_a[21])) ) );


--TC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X19_Y7_N30
TC1L253 = ( TC1L254 ) # ( !TC1L254 & ( (TC1L232) # (TC1L785) ) );


--TC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X19_Y6_N55
--register power-up is low

TC1_av_ld_byte1_data[7] = DFFEAS(TC1L955, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L921,  ,  ,  ,  );


--TC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~8 at MLABCELL_X21_Y6_N30
TC1L869 = ( TC1_W_alu_result[15] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte1_data[7])))) ) ) # ( !TC1_W_alu_result[15] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte1_data[7]) ) );


--ZB3_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X15_Y6_N13
--register power-up is low

ZB3_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[19],  ,  , VCC);


--TC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~23 at MLABCELL_X15_Y6_N18
TC1L652 = ( ZD1_q_a[19] & ( (!TC1L272) # (((UB2L2 & ZB3_av_readdata_pre[19])) # (UB3L2)) ) ) # ( !ZD1_q_a[19] & ( (!TC1L272) # ((UB2L2 & ZB3_av_readdata_pre[19])) ) );


--TC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X12_Y6_N25
--register power-up is low

TC1_av_ld_byte1_data[6] = DFFEAS(TC1L950, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L921,  ,  ,  ,  );


--TC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~9 at MLABCELL_X21_Y6_N15
TC1L868 = ( TC1_av_ld_byte1_data[6] & ( ((!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[14] & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[6] & ( (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_ld & (TC1_W_alu_result[14] & !TC1_R_ctrl_br_cmp))) ) );


--ZB3_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X13_Y6_N46
--register power-up is low

ZB3_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[18],  ,  , VCC);


--TC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~24 at LABCELL_X22_Y6_N36
TC1L651 = ( ZD1_q_a[18] & ( ZB3_av_readdata_pre[18] & ( ((!TC1L1092 & ((UB3L2) # (UB2L2)))) # (TC1L1089) ) ) ) # ( !ZD1_q_a[18] & ( ZB3_av_readdata_pre[18] & ( ((UB2L2 & !TC1L1092)) # (TC1L1089) ) ) ) # ( ZD1_q_a[18] & ( !ZB3_av_readdata_pre[18] & ( ((!TC1L1092 & UB3L2)) # (TC1L1089) ) ) ) # ( !ZD1_q_a[18] & ( !ZB3_av_readdata_pre[18] & ( TC1L1089 ) ) );


--TC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X12_Y6_N19
--register power-up is low

TC1_av_ld_byte1_data[5] = DFFEAS(TC1L945, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L921,  ,  ,  ,  );


--TC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~10 at MLABCELL_X21_Y5_N18
TC1L867 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_br_cmp & ( (TC1_av_ld_byte1_data[5] & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_br_cmp & ( (TC1_av_ld_byte1_data[5] & TC1_R_ctrl_ld) ) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( !TC1_R_ctrl_br_cmp & ( (TC1_av_ld_byte1_data[5] & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_R_ctrl_br_cmp & ( (!TC1_R_ctrl_ld & (TC1_W_alu_result[13])) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte1_data[5]))) ) ) );


--ZB3_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X13_Y6_N43
--register power-up is low

ZB3_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[17],  ,  , VCC);


--TC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~25 at LABCELL_X22_Y6_N45
TC1L650 = ( TC1L1092 ) # ( !TC1L1092 & ( (!UB2L2 & (UB3L2 & (ZD1_q_a[17]))) # (UB2L2 & (((UB3L2 & ZD1_q_a[17])) # (ZB3_av_readdata_pre[17]))) ) );


--TC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X19_Y6_N25
--register power-up is low

TC1_av_ld_byte1_data[4] = DFFEAS(TC1L940, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L921,  ,  ,  ,  );


--TC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~11 at MLABCELL_X21_Y5_N39
TC1L866 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_W_alu_result[12] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte1_data[4]) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_W_alu_result[12] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_br_cmp)) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte1_data[4]))) ) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( !TC1_W_alu_result[12] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte1_data[4]) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_W_alu_result[12] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte1_data[4]) ) ) );


--TC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X15_Y6_N31
--register power-up is low

TC1_av_ld_byte1_data[3] = DFFEAS(TC1L937, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L921,  ,  ,  ,  );


--TC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~12 at MLABCELL_X21_Y6_N3
TC1L865 = ( TC1_av_ld_byte1_data[3] & ( ((!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[11] & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[3] & ( (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_ld & (TC1_W_alu_result[11] & !TC1_R_ctrl_br_cmp))) ) );


--TC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~13 at MLABCELL_X21_Y6_N0
TC1L862 = ( TC1_av_ld_byte1_data[0] & ( ((!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[8] & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[0] & ( (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_ld & (TC1_W_alu_result[8] & !TC1_R_ctrl_br_cmp))) ) );


--TC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X12_Y6_N49
--register power-up is low

TC1_av_ld_byte1_data[1] = DFFEAS(TC1L928, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L921,  ,  ,  ,  );


--TC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~14 at LABCELL_X19_Y4_N15
TC1L863 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_W_alu_result[9] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte1_data[1]) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_W_alu_result[9] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_br_cmp)) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte1_data[1]))) ) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( !TC1_W_alu_result[9] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte1_data[1]) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_W_alu_result[9] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte1_data[1]) ) ) );


--TC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X12_Y6_N7
--register power-up is low

TC1_av_ld_byte1_data[2] = DFFEAS(TC1L933, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L921,  ,  ,  ,  );


--TC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~15 at MLABCELL_X21_Y6_N33
TC1L864 = ( TC1_av_ld_byte1_data[2] & ( ((!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[10] & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[2] & ( (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_ld & (TC1_W_alu_result[10] & !TC1_R_ctrl_br_cmp))) ) );


--TC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16 at LABCELL_X23_Y5_N0
TC1L451 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[0]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[2]));


--ZB3_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X17_Y4_N58
--register power-up is low

ZB3_av_readdata_pre[7] = DFFEAS(ZB3L12, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26 at LABCELL_X22_Y6_N57
TC1L640 = ( ZB3_av_readdata_pre[7] & ( (!TC1L1092 & (((UB3L2 & ZD1_q_a[7])) # (UB2L2))) ) ) # ( !ZB3_av_readdata_pre[7] & ( (UB3L2 & (!TC1L1092 & ZD1_q_a[7])) ) );


--YB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~1 at MLABCELL_X15_Y2_N6
YB5L3 = ( YB5_mem_used[1] & ( (YB5_mem_used[0]) # (TB1L4) ) ) # ( !YB5_mem_used[1] & ( ((!ZB5_read_latency_shift_reg[0] & YB5_mem_used[0])) # (TB1L4) ) );


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y2_N36
YB2L3 = ( TB1L5 ) # ( !TB1L5 & ( (YB2_mem_used[0] & ((!ZB2_read_latency_shift_reg[0]) # (YB2_mem_used[1]))) ) );


--YB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X10_Y2_N30
YB6L3 = ( YB6_mem_used[1] & ( ((ZB6L10 & BC1L8)) # (YB6_mem_used[0]) ) ) # ( !YB6_mem_used[1] & ( (!ZB6L10 & (((!ZB6_read_latency_shift_reg[0] & YB6_mem_used[0])))) # (ZB6L10 & (((!ZB6_read_latency_shift_reg[0] & YB6_mem_used[0])) # (BC1L8))) ) );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X16_Y6_N21
YB1L3 = ( YB1_mem_used[1] & ( YB1_mem_used[0] ) ) # ( !YB1_mem_used[1] & ( ((!ZB1_read_latency_shift_reg[0] & YB1_mem_used[0])) # (YB1L7) ) );


--YB9L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X12_Y2_N42
YB9L3 = ( ZB9L7Q & ( (!YB9_mem_used[1] & (BC1L8 & (ZB9L8))) # (YB9_mem_used[1] & (((BC1L8 & ZB9L8)) # (YB9_mem_used[0]))) ) ) # ( !ZB9L7Q & ( ((BC1L8 & ZB9L8)) # (YB9_mem_used[0]) ) );


--LC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X13_Y5_N6
LC1L3 = ( LC1_top_priority_reg[1] & ( WB1L54 & ( UB1L1 ) ) ) # ( LC1_top_priority_reg[1] & ( !WB1L54 & ( UB1L1 ) ) ) # ( !LC1_top_priority_reg[1] & ( !WB1L54 & ( (UB1L1 & !LC1_top_priority_reg[0]) ) ) );


--LC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X13_Y5_N36
LC1L6 = ( WB1_saved_grant[0] & ( YB3L20 & ( ((UB1L1 & ((!WB1_packet_in_progress) # (WB1_saved_grant[1])))) # (WB1L54) ) ) ) # ( !WB1_saved_grant[0] & ( YB3L20 & ( (!UB1L1 & (WB1L54 & ((!WB1_packet_in_progress)))) # (UB1L1 & (((!WB1_packet_in_progress) # (WB1_saved_grant[1])))) ) ) ) # ( WB1_saved_grant[0] & ( !YB3L20 & ( (!WB1L54 & (UB1L1 & (!WB1_saved_grant[1] & !WB1_packet_in_progress))) ) ) ) # ( !WB1_saved_grant[0] & ( !YB3L20 & ( (!WB1_packet_in_progress & ((!UB1L1 & (WB1L54)) # (UB1L1 & ((!WB1_saved_grant[1]))))) ) ) );


--TC1L1091 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X16_Y6_N33
TC1L1091 = ( TC1_i_read & ( !TC1_W_valid ) ) # ( !TC1_i_read & ( (!TC1_W_valid & ((UB2L2) # (UB3L2))) ) );


--BC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X13_Y5_N42
BC2L2 = ( DC1L1 & ( WB2_saved_grant[1] & ( (WB1_saved_grant[1] & YB3L20) ) ) ) # ( !DC1L1 & ( WB2_saved_grant[1] & ( !YB4L16Q ) ) ) # ( DC1L1 & ( !WB2_saved_grant[1] & ( (WB1_saved_grant[1] & YB3L20) ) ) );


--BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X13_Y5_N48
BC2L3 = ( BC2_read_accepted & ( BC2L2 & ( (!UB3L2 & !UB2L2) ) ) ) # ( !BC2_read_accepted & ( BC2L2 & ( (!UB3L2 & (EB1_rst1 & (!TC1_i_read & !UB2L2))) ) ) ) # ( BC2_read_accepted & ( !BC2L2 & ( (!UB3L2 & !UB2L2) ) ) );


--TC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X23_Y7_N32
--register power-up is low

TC1_R_ctrl_exception = DFFEAS(TC1L212, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X17_Y6_N26
--register power-up is low

TC1_R_ctrl_break = DFFEAS(TC1L209, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X18_Y5_N18
TC1L699 = ( !TC1_R_ctrl_exception & ( TC1_R_ctrl_break ) );


--TC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X19_Y7_N19
--register power-up is low

TC1_R_ctrl_uncond_cti_non_br = DFFEAS(TC1L252, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X18_Y4_N40
--register power-up is low

TC1_R_ctrl_br_uncond = DFFEAS(TC1L587, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at MLABCELL_X21_Y6_N42
TC1L701 = ( TC1_W_cmp_result & ( (!TC1_R_ctrl_uncond_cti_non_br & (!TC1_R_ctrl_br_uncond & !TC1_R_ctrl_br)) ) ) # ( !TC1_W_cmp_result & ( (!TC1_R_ctrl_uncond_cti_non_br & !TC1_R_ctrl_br_uncond) ) );


--TC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X18_Y5_N51
TC1L700 = (!TC1_R_ctrl_exception & (!TC1L701 & !TC1_R_ctrl_break));


--TC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0 at LABCELL_X18_Y5_N36
TC1L693 = ( TC1L30 & ( !TC1L699 & ( (!TC1L700) # (TC1L90) ) ) ) # ( !TC1L30 & ( !TC1L699 & ( (TC1L90 & TC1L700) ) ) );


--TC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1 at LABCELL_X18_Y5_N33
TC1L692 = ( TC1L699 ) # ( !TC1L699 & ( (!TC1L700 & ((TC1L34))) # (TC1L700 & (TC1L94)) ) );


--TC1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~2 at LABCELL_X18_Y5_N0
TC1L697 = ( TC1L699 ) # ( !TC1L699 & ( (!TC1L700 & ((TC1L14))) # (TC1L700 & (TC1L74)) ) );


--TC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~3 at LABCELL_X18_Y5_N48
TC1L696 = ( TC1L18 & ( (!TC1_R_ctrl_exception & (((!TC1L701 & !TC1L78)) # (TC1_R_ctrl_break))) ) ) # ( !TC1L18 & ( (!TC1_R_ctrl_exception & (((!TC1L78) # (TC1_R_ctrl_break)) # (TC1L701))) ) );


--TC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~4 at LABCELL_X18_Y5_N6
TC1L695 = ( TC1L22 & ( (!TC1L699 & ((!TC1L700) # (TC1L82))) ) ) # ( !TC1L22 & ( (TC1L700 & (!TC1L699 & TC1L82)) ) );


--TC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~5 at LABCELL_X18_Y5_N3
TC1L694 = ( TC1L86 & ( (!TC1L699 & ((TC1L26) # (TC1L700))) ) ) # ( !TC1L86 & ( (!TC1L699 & (!TC1L700 & TC1L26)) ) );


--WB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[46] at LABCELL_X16_Y5_N6
WB1_src_data[46] = (!TC1_W_alu_result[10] & (TC1_F_pc[8] & (WB1_saved_grant[1]))) # (TC1_W_alu_result[10] & (((TC1_F_pc[8] & WB1_saved_grant[1])) # (WB1_saved_grant[0])));


--PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at MLABCELL_X6_Y4_N15
PD1L69 = ( PD1_enable_action_strobe & ( (!PD1_ir[1] & !PD1_ir[0]) ) );


--PD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X7_Y4_N26
--register power-up is low

PD1_jdo[34] = DFFEAS(PD1L59, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X3_Y5_N17
--register power-up is low

PD1_jdo[17] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[17],  ,  , VCC);


--MD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at MLABCELL_X6_Y4_N12
MD1L136 = ( PD1L69 & ( (!PD1_jdo[35] & ((!PD1_jdo[34] & ((MD1L2))) # (PD1_jdo[34] & (!PD1_jdo[17])))) # (PD1_jdo[35] & (((MD1L2)))) ) );


--MD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at MLABCELL_X15_Y5_N27
MD1L134 = ( MD1_waitrequest & ( (!WC1_write & (WC1_read & (!MD1L194))) # (WC1_write & (((MD1_avalon_ociram_readdata_ready)))) ) );


--YB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 at MLABCELL_X15_Y5_N6
YB3L9 = ( YB3L16Q & ( YB3_mem_used[0] ) ) # ( !YB3L16Q & ( (!ZB3_read_latency_shift_reg[0] & YB3_mem_used[0]) ) );


--YB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5 at MLABCELL_X15_Y5_N54
YB3L10 = ( YB3L20 & ( YB3L9 ) ) # ( !YB3L20 & ( YB3L9 ) ) # ( YB3L20 & ( !YB3L9 & ( (YB3L17 & (((WB1L54 & WB1_saved_grant[0])) # (WB1L55))) ) ) );


--LC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X12_Y5_N6
LC2L3 = ( LC2_top_priority_reg[0] & ( (UB1L2 & LC2_top_priority_reg[1]) ) ) # ( !LC2_top_priority_reg[0] & ( (UB1L2 & ((!WB2L57) # (LC2_top_priority_reg[1]))) ) );


--LC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X12_Y5_N0
LC2L6 = ( WB2L57 & ( WB2_packet_in_progress & ( (ZB4L4 & (((WB2_saved_grant[1] & UB1L2)) # (WB2_saved_grant[0]))) ) ) ) # ( !WB2L57 & ( WB2_packet_in_progress & ( (WB2_saved_grant[1] & (ZB4L4 & UB1L2)) ) ) ) # ( WB2L57 & ( !WB2_packet_in_progress & ( ((!WB2_saved_grant[0] & ((!WB2_saved_grant[1]) # (!UB1L2)))) # (ZB4L4) ) ) ) # ( !WB2L57 & ( !WB2_packet_in_progress & ( (UB1L2 & ((!WB2_saved_grant[1]) # (ZB4L4))) ) ) );


--YB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X12_Y5_N33
YB4L9 = ( YB4_mem_used[0] & ( YB4L16Q ) ) # ( YB4_mem_used[0] & ( !YB4L16Q & ( !ZB4_read_latency_shift_reg[0] ) ) );


--YB4L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X12_Y5_N54
YB4L10 = ( ZB4L4 & ( YB4L9 ) ) # ( !ZB4L4 & ( YB4L9 ) ) # ( ZB4L4 & ( !YB4L9 & ( (YB4L17 & (((WB2L57 & WB2_saved_grant[0])) # (WB2L58))) ) ) );


--TC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17 at LABCELL_X22_Y5_N0
TC1L312 = ( TC1_E_shift_rot_result[1] & ( TC1L356 & ( ((TC1L122) # (TC1L728Q)) # (TC1_R_ctrl_logic) ) ) ) # ( !TC1_E_shift_rot_result[1] & ( TC1L356 & ( (!TC1L728Q & ((TC1L122) # (TC1_R_ctrl_logic))) ) ) ) # ( TC1_E_shift_rot_result[1] & ( !TC1L356 & ( ((!TC1_R_ctrl_logic & TC1L122)) # (TC1L728Q) ) ) ) # ( !TC1_E_shift_rot_result[1] & ( !TC1L356 & ( (!TC1_R_ctrl_logic & (!TC1L728Q & TC1L122)) ) ) );


--ZB9_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1] at FF_X12_Y2_N56
--register power-up is low

ZB9_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DB1_readdata[1],  ,  , VCC);


--ZB5_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1] at FF_X19_Y3_N4
--register power-up is low

ZB5_av_readdata_pre[1] = DFFEAS(ZB5L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[1] at FF_X13_Y3_N8
--register power-up is low

ZB6_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , Z1_readdata[1],  ,  , VCC);


--HC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~3 at LABCELL_X13_Y3_N6
HC1L11 = ( ZB6_av_readdata_pre[1] & ( ZB1_av_readdata_pre[1] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB6L9Q & ((!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[1])))) ) ) ) # ( !ZB6_av_readdata_pre[1] & ( ZB1_av_readdata_pre[1] & ( (!ZB1_read_latency_shift_reg[0] & ((!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[1]))) ) ) ) # ( ZB6_av_readdata_pre[1] & ( !ZB1_av_readdata_pre[1] & ( (!ZB6L9Q & ((!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[1]))) ) ) ) # ( !ZB6_av_readdata_pre[1] & ( !ZB1_av_readdata_pre[1] & ( (!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[1]) ) ) );


--ZB7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1] at FF_X16_Y4_N50
--register power-up is low

ZB7_av_readdata_pre[1] = DFFEAS(V1_readdata[1], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB8_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[1] at FF_X12_Y2_N20
--register power-up is low

ZB8_av_readdata_pre[1] = DFFEAS(S1_readdata[1], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X16_Y4_N12
HC1_src_data[1] = ( HC1L12 & ( ZB7_av_readdata_pre[1] & ( (!HC1L11) # (((UB3L1 & ZD1_q_a[1])) # (ZB7_read_latency_shift_reg[0])) ) ) ) # ( !HC1L12 & ( ZB7_av_readdata_pre[1] ) ) # ( HC1L12 & ( !ZB7_av_readdata_pre[1] & ( (!HC1L11) # ((UB3L1 & ZD1_q_a[1])) ) ) ) # ( !HC1L12 & ( !ZB7_av_readdata_pre[1] ) );


--TC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0 at MLABCELL_X21_Y7_N57
TC1L632 = ( !TC1_D_iw[8] & ( (TC1_D_iw[6] & (!TC1_D_iw[10] & (TC1_D_iw[7] & !TC1_D_iw[9]))) ) );


--TC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X15_Y4_N26
--register power-up is low

TC1_W_ienable_reg[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L840, TC1_E_src1[1],  ,  , VCC);


--TC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]~0 at MLABCELL_X21_Y7_N12
TC1L832 = ( TC1_D_iw[6] & ( (!TC1_D_iw[8] & (TC1_D_iw[7] & (!TC1_D_iw[10] & !TC1_D_iw[9]))) ) ) # ( !TC1_D_iw[6] & ( (TC1_D_iw[8] & (!TC1_D_iw[7] & (!TC1_D_iw[10] & !TC1_D_iw[9]))) ) );


--TC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at MLABCELL_X15_Y4_N15
TC1L350 = ( TC1_W_ienable_reg[1] & ( (TC1L832 & ((TC1_W_ipending_reg[1]) # (TC1L632))) ) ) # ( !TC1_W_ienable_reg[1] & ( (!TC1L632 & (TC1L832 & TC1_W_ipending_reg[1])) ) );


--ZB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2] at FF_X18_Y3_N10
--register power-up is low

ZB2_av_readdata_pre[2] = DFFEAS(ZB2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2] at FF_X13_Y3_N29
--register power-up is low

ZB5_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , BB1_readdata[2],  ,  , VCC);


--ZB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[2] at FF_X13_Y3_N26
--register power-up is low

ZB6_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , Z1_readdata[2],  ,  , VCC);


--HC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X13_Y3_N24
HC1L15 = ( ZB6_av_readdata_pre[2] & ( ZB1_read_latency_shift_reg[0] & ( (!ZB1_av_readdata_pre[2] & (!ZB6L9Q & ((!ZB5_av_readdata_pre[2]) # (!ZB5_read_latency_shift_reg[0])))) ) ) ) # ( !ZB6_av_readdata_pre[2] & ( ZB1_read_latency_shift_reg[0] & ( (!ZB1_av_readdata_pre[2] & ((!ZB5_av_readdata_pre[2]) # (!ZB5_read_latency_shift_reg[0]))) ) ) ) # ( ZB6_av_readdata_pre[2] & ( !ZB1_read_latency_shift_reg[0] & ( (!ZB6L9Q & ((!ZB5_av_readdata_pre[2]) # (!ZB5_read_latency_shift_reg[0]))) ) ) ) # ( !ZB6_av_readdata_pre[2] & ( !ZB1_read_latency_shift_reg[0] & ( (!ZB5_av_readdata_pre[2]) # (!ZB5_read_latency_shift_reg[0]) ) ) );


--ZB7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2] at FF_X16_Y3_N19
--register power-up is low

ZB7_av_readdata_pre[2] = DFFEAS(V1_readdata[2], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB8_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[2] at FF_X16_Y3_N11
--register power-up is low

ZB8_av_readdata_pre[2] = DFFEAS(S1_readdata[2], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X18_Y3_N24
HC1L16 = ( HC1L39 & ( ZB7_av_readdata_pre[2] & ( ((!HC1L15) # ((UB3L1 & ZD1_q_a[2]))) # (ZB7_read_latency_shift_reg[0]) ) ) ) # ( !HC1L39 & ( ZB7_av_readdata_pre[2] ) ) # ( HC1L39 & ( !ZB7_av_readdata_pre[2] & ( (!HC1L15) # ((UB3L1 & ZD1_q_a[2])) ) ) ) # ( !HC1L39 & ( !ZB7_av_readdata_pre[2] ) );


--TC1_W_ienable_reg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2] at FF_X15_Y4_N29
--register power-up is low

TC1_W_ienable_reg[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L840, TC1_E_src1[2],  ,  , VCC);


--TC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[2]~4 at MLABCELL_X15_Y4_N24
TC1L351 = ( TC1L832 & ( (!TC1L632 & ((TC1_W_ipending_reg[2]))) # (TC1L632 & (TC1_W_ienable_reg[2])) ) );


--ZB5_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3] at FF_X15_Y3_N40
--register power-up is low

ZB5_av_readdata_pre[3] = DFFEAS(ZB5L7, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[3] at FF_X13_Y3_N20
--register power-up is low

ZB6_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , Z1_readdata[3],  ,  , VCC);


--HC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X13_Y3_N18
HC1L17 = ( ZB6_av_readdata_pre[3] & ( ZB1_av_readdata_pre[3] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB6L9Q & ((!ZB5_av_readdata_pre[3]) # (!ZB5_read_latency_shift_reg[0])))) ) ) ) # ( !ZB6_av_readdata_pre[3] & ( ZB1_av_readdata_pre[3] & ( (!ZB1_read_latency_shift_reg[0] & ((!ZB5_av_readdata_pre[3]) # (!ZB5_read_latency_shift_reg[0]))) ) ) ) # ( ZB6_av_readdata_pre[3] & ( !ZB1_av_readdata_pre[3] & ( (!ZB6L9Q & ((!ZB5_av_readdata_pre[3]) # (!ZB5_read_latency_shift_reg[0]))) ) ) ) # ( !ZB6_av_readdata_pre[3] & ( !ZB1_av_readdata_pre[3] & ( (!ZB5_av_readdata_pre[3]) # (!ZB5_read_latency_shift_reg[0]) ) ) );


--ZB7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3] at FF_X16_Y4_N53
--register power-up is low

ZB7_av_readdata_pre[3] = DFFEAS(V1_readdata[3], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB8_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[3] at FF_X16_Y3_N7
--register power-up is low

ZB8_av_readdata_pre[3] = DFFEAS(S1_readdata[3], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X16_Y4_N18
HC1L18 = ( ZD1_q_a[3] & ( ZB7_av_readdata_pre[3] & ( (!HC1L40) # (((!HC1L17) # (UB3L1)) # (ZB7_read_latency_shift_reg[0])) ) ) ) # ( !ZD1_q_a[3] & ( ZB7_av_readdata_pre[3] & ( (!HC1L40) # ((!HC1L17) # (ZB7_read_latency_shift_reg[0])) ) ) ) # ( ZD1_q_a[3] & ( !ZB7_av_readdata_pre[3] & ( (!HC1L40) # ((!HC1L17) # (UB3L1)) ) ) ) # ( !ZD1_q_a[3] & ( !ZB7_av_readdata_pre[3] & ( (!HC1L40) # (!HC1L17) ) ) );


--ZB8_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[4] at FF_X18_Y2_N16
--register power-up is low

ZB8_av_readdata_pre[4] = DFFEAS(S1_readdata[4], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4] at FF_X13_Y3_N38
--register power-up is low

ZB5_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , BB1_readdata[4],  ,  , VCC);


--HC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X13_Y3_N36
HC1L19 = ( !HC1L14 & ( (!ZB1_av_readdata_pre[4] & ((!ZB5_read_latency_shift_reg[0]) # ((!ZB5_av_readdata_pre[4])))) # (ZB1_av_readdata_pre[4] & (!ZB1_read_latency_shift_reg[0] & ((!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[4])))) ) );


--ZB7_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4] at FF_X17_Y4_N28
--register power-up is low

ZB7_av_readdata_pre[4] = DFFEAS(V1_readdata[4], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X17_Y4_N24
HC1L20 = ( ZB7_av_readdata_pre[4] & ( ((UB2L1 & ZB3_av_readdata_pre[4])) # (ZB7_read_latency_shift_reg[0]) ) ) # ( !ZB7_av_readdata_pre[4] & ( (UB2L1 & ZB3_av_readdata_pre[4]) ) );


--HC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X16_Y4_N24
HC1L21 = ( ZB8L12Q & ( UB3L1 & ( (!HC1L19) # (((HC1L20) # (ZB8_av_readdata_pre[4])) # (ZD1_q_a[4])) ) ) ) # ( !ZB8L12Q & ( UB3L1 & ( (!HC1L19) # ((HC1L20) # (ZD1_q_a[4])) ) ) ) # ( ZB8L12Q & ( !UB3L1 & ( (!HC1L19) # ((HC1L20) # (ZB8_av_readdata_pre[4])) ) ) ) # ( !ZB8L12Q & ( !UB3L1 & ( (!HC1L19) # (HC1L20) ) ) );


--ZB8_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[5] at FF_X16_Y6_N59
--register power-up is low

ZB8_av_readdata_pre[5] = DFFEAS(S1_readdata[5], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5] at FF_X15_Y3_N35
--register power-up is low

ZB5_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , BB1_readdata[5],  ,  , VCC);


--ZB7_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5] at FF_X16_Y4_N43
--register power-up is low

ZB7_av_readdata_pre[5] = DFFEAS(V1_readdata[5], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at MLABCELL_X15_Y3_N33
HC1L22 = ( ZB5_av_readdata_pre[5] & ( ZB7_av_readdata_pre[5] & ( (!ZB5_read_latency_shift_reg[0] & (!ZB7_read_latency_shift_reg[0] & ((!ZB1_av_readdata_pre[5]) # (!ZB1_read_latency_shift_reg[0])))) ) ) ) # ( !ZB5_av_readdata_pre[5] & ( ZB7_av_readdata_pre[5] & ( (!ZB7_read_latency_shift_reg[0] & ((!ZB1_av_readdata_pre[5]) # (!ZB1_read_latency_shift_reg[0]))) ) ) ) # ( ZB5_av_readdata_pre[5] & ( !ZB7_av_readdata_pre[5] & ( (!ZB5_read_latency_shift_reg[0] & ((!ZB1_av_readdata_pre[5]) # (!ZB1_read_latency_shift_reg[0]))) ) ) ) # ( !ZB5_av_readdata_pre[5] & ( !ZB7_av_readdata_pre[5] & ( (!ZB1_av_readdata_pre[5]) # (!ZB1_read_latency_shift_reg[0]) ) ) );


--HC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X16_Y6_N54
HC1L23 = ( ZB8L12Q & ( (!ZB8_av_readdata_pre[5] & (HC1L22 & ((!UB2L1) # (!ZB3_av_readdata_pre[5])))) ) ) # ( !ZB8L12Q & ( (HC1L22 & ((!UB2L1) # (!ZB3_av_readdata_pre[5]))) ) );


--HC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at LABCELL_X16_Y4_N6
HC1L24 = ( ZD1_q_a[5] & ( (!HC1L23) # (UB3L1) ) ) # ( !ZD1_q_a[5] & ( !HC1L23 ) );


--ZB8_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[6] at FF_X17_Y4_N7
--register power-up is low

ZB8_av_readdata_pre[6] = DFFEAS(S1_readdata[6], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6] at FF_X13_Y3_N53
--register power-up is low

ZB5_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , BB1_readdata[6],  ,  , VCC);


--HC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X13_Y3_N51
HC1L25 = ( ZB1_av_readdata_pre[6] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L14 & ((!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[6])))) ) ) # ( !ZB1_av_readdata_pre[6] & ( (!HC1L14 & ((!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[6]))) ) );


--ZB7_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6] at FF_X16_Y3_N2
--register power-up is low

ZB7_av_readdata_pre[6] = DFFEAS(V1_readdata[6], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X16_Y3_N3
HC1L26 = ( UB2L1 & ( ((ZB7_av_readdata_pre[6] & ZB7_read_latency_shift_reg[0])) # (ZB3_av_readdata_pre[6]) ) ) # ( !UB2L1 & ( (ZB7_av_readdata_pre[6] & ZB7_read_latency_shift_reg[0]) ) );


--HC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at LABCELL_X16_Y4_N0
HC1L27 = ( HC1L25 & ( HC1L26 ) ) # ( !HC1L25 & ( HC1L26 ) ) # ( HC1L25 & ( !HC1L26 & ( (!UB3L1 & (ZB8L12Q & ((ZB8_av_readdata_pre[6])))) # (UB3L1 & (((ZB8L12Q & ZB8_av_readdata_pre[6])) # (ZD1_q_a[6]))) ) ) ) # ( !HC1L25 & ( !HC1L26 ) );


--ZB7_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7] at FF_X18_Y3_N50
--register power-up is low

ZB7_av_readdata_pre[7] = DFFEAS(V1_readdata[7], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15 at LABCELL_X18_Y3_N51
HC1L28 = ( ZB7_av_readdata_pre[7] & ( ZB7_read_latency_shift_reg[0] ) );


--ZB5_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7] at FF_X13_Y3_N35
--register power-up is low

ZB5_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , BB1_readdata[7],  ,  , VCC);


--HC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16 at LABCELL_X13_Y3_N33
HC1L29 = ( ZB1_av_readdata_pre[7] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L14 & ((!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[7])))) ) ) # ( !ZB1_av_readdata_pre[7] & ( (!HC1L14 & ((!ZB5_read_latency_shift_reg[0]) # (!ZB5_av_readdata_pre[7]))) ) );


--HC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17 at LABCELL_X18_Y3_N30
HC1L30 = ( UB3L1 & ( HC1L29 & ( (((ZB3_av_readdata_pre[7] & UB2L1)) # (ZD1_q_a[7])) # (HC1L28) ) ) ) # ( !UB3L1 & ( HC1L29 & ( ((ZB3_av_readdata_pre[7] & UB2L1)) # (HC1L28) ) ) ) # ( UB3L1 & ( !HC1L29 ) ) # ( !UB3L1 & ( !HC1L29 ) );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X8_Y3_N43
--register power-up is low

U1_r_val = DFFEAS(U1L85, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X8_Y3_N41
--register power-up is low

EB1_r_ena1 = AMPP_FUNCTION(A1L23, EB1L55, !AB1_r_sync_rst);


--EB1L32 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at MLABCELL_X6_Y2_N48
EB1L32 = AMPP_FUNCTION(!EB1_r_ena1, !U1_r_val);


--NB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X11_Y3_N37
--register power-up is low

NB2_b_full = DFFEAS(NB2L6, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1L113 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X3_Y3_N24
EB1L113 = AMPP_FUNCTION(!EB1_write_stalled, !EB1_td_shift[10], !A1L6, !EB1_tck_t_dav);


--EB1L114 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X2_Y3_N12
EB1L114 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !N1_irf_reg[1][0], !EB1_state, !EB1L8Q, !H1_splitter_nodes_receive_0[3]);


--EB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X1_Y3_N26
--register power-up is low

EB1_td_shift[3] = AMPP_FUNCTION(A1L5, EB1L89, !N1_clr_reg, EB1L71);


--EB1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X1_Y3_N18
EB1L88 = AMPP_FUNCTION(!Q1_state[4], !EB1L86, !N1_irf_reg[1][0], !EB1_count[9], !EB1_rdata[0], !EB1_td_shift[3]);


--EB1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at MLABCELL_X8_Y3_N39
EB1L55 = AMPP_FUNCTION(!U1_r_val, !EB1_r_ena1, !EB1_rvalid0);


--EB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X3_Y3_N43
--register power-up is low

EB1_read_req = AMPP_FUNCTION(A1L5, EB1L47, !N1_clr_reg, EB1L114);


--EB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X7_Y3_N29
--register power-up is low

EB1_read1 = AMPP_FUNCTION(A1L23, EB1L44, !AB1_r_sync_rst);


--EB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X8_Y3_N35
--register power-up is low

EB1_read2 = AMPP_FUNCTION(A1L23, EB1_read1, !AB1_r_sync_rst, GND);


--EB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X10_Y3_N52
--register power-up is low

EB1_rst2 = AMPP_FUNCTION(A1L23, EB1_rst1, !AB1_r_sync_rst, GND);


--EB1L56 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at MLABCELL_X8_Y3_N30
EB1L56 = AMPP_FUNCTION(!EB1_read_req, !EB1L55, !EB1_read2, !EB1_user_saw_rvalid, !EB1_rst2, !EB1_read1);


--PD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X7_Y4_N0
PD1_take_action_ocimem_a = ( !PD1_ir[1] & ( (PD1_jdo[34] & (!PD1_ir[0] & (!PD1_jdo[35] & PD1L2Q))) ) );


--PD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X3_Y5_N38
--register power-up is low

PD1_jdo[25] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[25],  ,  , VCC);


--WC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X15_Y4_N23
--register power-up is low

WC1_writedata[0] = DFFEAS(WB1L21, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X8_Y5_N1
--register power-up is low

WC1_address[0] = DFFEAS(WB1_src_data[38], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X16_Y5_N2
--register power-up is low

WC1_address[2] = DFFEAS(WB1_src_data[40], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X16_Y5_N31
--register power-up is low

WC1_address[1] = DFFEAS(WB1_src_data[39], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X8_Y5_N22
--register power-up is low

WC1_address[7] = DFFEAS(WB1_src_data[45], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X8_Y5_N26
--register power-up is low

WC1_address[6] = DFFEAS(WB1_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X16_Y5_N37
--register power-up is low

WC1_address[5] = DFFEAS(WB1_src_data[43], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X16_Y5_N56
--register power-up is low

WC1_address[4] = DFFEAS(WB1_src_data[42], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X16_Y5_N59
--register power-up is low

WC1_address[3] = DFFEAS(WB1_src_data[41], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X9_Y5_N51
BD1L1 = ( !WC1_address[7] & ( !WC1_address[4] & ( (WC1_address[8] & (!WC1L9Q & (!WC1_address[3] & !WC1_address[5]))) ) ) );


--WC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X6_Y4_N28
--register power-up is low

WC1_debugaccess = DFFEAS(WB1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X2_Y4_N36
BD1L17 = ( !WC1_address[0] & ( BD1L1 & ( (WC1L18Q & (WC1_write & (!WC1_address[2] & !WC1_address[1]))) ) ) );


--ED1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X3_Y5_N36
ED1L10 = ( ED1_monitor_ready & ( (!PD1_take_action_ocimem_a) # (!PD1_jdo[25]) ) ) # ( !ED1_monitor_ready & ( (BD1L17 & (WC1_writedata[0] & ((!PD1_take_action_ocimem_a) # (!PD1_jdo[25])))) ) );


--QD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y4_N21
QD1L60 = ( QD1_sr[4] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[2])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[2])))) # (ND1L3) ) ) # ( !QD1_sr[4] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[2])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[2]))))) ) );


--PD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X3_Y5_N23
--register power-up is low

PD1_jdo[1] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[1],  ,  , VCC);


--PD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y4_N55
--register power-up is low

PD1_jdo[4] = DFFEAS(PD1L13, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~3 at LABCELL_X7_Y6_N12
MD1L100 = ( !PD1_take_action_ocimem_b & ( !MD1_jtag_ram_rd_d1 ) );


--PD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X6_Y4_N23
--register power-up is low

PD1_update_jdo_strobe = DFFEAS(PD1L75, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X2_Y4_N34
--register power-up is low

QD1_sr[36] = DFFEAS(QD1L62, A1L5,  ,  , QD1L53,  ,  ,  ,  );


--QD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X2_Y4_N32
--register power-up is low

QD1_sr[37] = DFFEAS(QD1L63, A1L5,  ,  , QD1L53,  ,  ,  ,  );


--PD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X9_Y4_N8
--register power-up is low

PD1_jxuir = DFFEAS(PD1L65, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y5_N17
--register power-up is low

QD1_sr[35] = DFFEAS(QD1L64, A1L5,  ,  ,  ,  ,  ,  ,  );


--MD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X8_Y4_N35
--register power-up is low

MD1_jtag_ram_rd = DFFEAS(MD1L141, GLOBAL(A1L23),  ,  , !PD1_take_action_ocimem_b,  ,  ,  ,  );


--MD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X6_Y4_N5
--register power-up is low

MD1_jtag_ram_wr = DFFEAS(MD1L143, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at MLABCELL_X6_Y4_N0
MD1L192 = ( MD1_jtag_ram_access & ( MD1_jtag_ram_wr ) ) # ( !MD1_jtag_ram_access & ( (WC1_debugaccess & (!WC1_address[8] & WC1_write)) ) );


--AB1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X21_Y3_N46
--register power-up is low

AB1_r_early_rst = DFFEAS(AB1L14, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at MLABCELL_X6_Y6_N39
MD1_ociram_reset_req = ( AB1_r_early_rst & ( MD1L137Q ) ) # ( !AB1_r_early_rst & ( MD1L137Q ) ) # ( !AB1_r_early_rst & ( !MD1L137Q ) );


--MD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at MLABCELL_X3_Y4_N48
MD1L160 = ( WC1_writedata[0] & ( (!MD1L137Q) # (MD1_MonDReg[0]) ) ) # ( !WC1_writedata[0] & ( (MD1L137Q & MD1_MonDReg[0]) ) );


--MD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at MLABCELL_X6_Y4_N54
MD1L147 = ( WC1_address[0] & ( MD1_jtag_ram_access & ( MD1_MonAReg[2] ) ) ) # ( !WC1_address[0] & ( MD1_jtag_ram_access & ( MD1_MonAReg[2] ) ) ) # ( WC1_address[0] & ( !MD1_jtag_ram_access ) );


--MD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X4_Y5_N33
MD1L148 = ( MD1L137Q & ( MD1_MonAReg[3] ) ) # ( !MD1L137Q & ( WC1_address[1] ) );


--MD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X2_Y4_N15
MD1L149 = ( WC1_address[2] & ( (!MD1L137Q) # (MD1L42Q) ) ) # ( !WC1_address[2] & ( (MD1L137Q & MD1L42Q) ) );


--MD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X9_Y5_N45
MD1L150 = ( MD1_MonAReg[5] & ( (WC1_address[3]) # (MD1L137Q) ) ) # ( !MD1_MonAReg[5] & ( (!MD1L137Q & WC1_address[3]) ) );


--MD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X2_Y4_N48
MD1L151 = ( WC1_address[4] & ( (!MD1L137Q) # (MD1_MonAReg[6]) ) ) # ( !WC1_address[4] & ( (MD1L137Q & MD1_MonAReg[6]) ) );


--MD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X2_Y4_N51
MD1L152 = ( MD1_MonAReg[7] & ( (WC1_address[5]) # (MD1L137Q) ) ) # ( !MD1_MonAReg[7] & ( (!MD1L137Q & WC1_address[5]) ) );


--MD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at MLABCELL_X8_Y5_N57
MD1L153 = ( WC1_address[6] & ( (!MD1L137Q) # (MD1_MonAReg[8]) ) ) # ( !WC1_address[6] & ( (MD1L137Q & MD1_MonAReg[8]) ) );


--MD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at MLABCELL_X8_Y5_N54
MD1L154 = ( WC1_address[7] & ( (!MD1L137Q) # (MD1_MonAReg[9]) ) ) # ( !WC1_address[7] & ( (MD1L137Q & MD1_MonAReg[9]) ) );


--WC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X16_Y5_N26
--register power-up is low

WC1_byteenable[0] = DFFEAS(WB1_src_data[32], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X9_Y6_N39
MD1L155 = ( WC1_byteenable[0] ) # ( !WC1_byteenable[0] & ( MD1L137Q ) );


--PD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X3_Y5_N58
--register power-up is low

PD1_jdo[26] = DFFEAS(PD1L45, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X3_Y5_N14
--register power-up is low

PD1_jdo[28] = DFFEAS(PD1L49, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X3_Y5_N19
--register power-up is low

PD1_jdo[27] = DFFEAS(PD1L47, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X8_Y4_N31
--register power-up is low

MD1_jtag_rd = DFFEAS(PD1L70, GLOBAL(A1L23),  ,  , !PD1_take_action_ocimem_b,  ,  ,  ,  );


--TC1L1085 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X17_Y4_N21
TC1L1085 = ( TC1_R_ctrl_break ) # ( !TC1_R_ctrl_break & ( (TC1_hbreak_enabled & ((!TC1L584) # (!TC1L613))) ) );


--TC1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X18_Y6_N15
TC1L898 = ( !TC1_av_ld_align_cycle[1] & ( TC1_av_ld_align_cycle[0] & ( (!TC1_d_read) # (HC1_WideOr1) ) ) ) # ( TC1_av_ld_align_cycle[1] & ( !TC1_av_ld_align_cycle[0] & ( (!TC1_d_read) # (HC1_WideOr1) ) ) );


--TC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X18_Y6_N33
TC1L897 = ( HC1_WideOr1 & ( !TC1_av_ld_align_cycle[0] ) ) # ( !HC1_WideOr1 & ( (!TC1_d_read & !TC1_av_ld_align_cycle[0]) ) );


--TC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X18_Y7_N3
TC1L197 = ( TC1L580 & ( !TC1_E_shift_rot_cnt[4] ) ) # ( !TC1L580 & ( TC1_E_shift_rot_cnt[4] ) );


--TC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X18_Y7_N33
TC1L198 = ( TC1_E_shift_rot_cnt[1] & ( TC1_E_shift_rot_cnt[3] ) ) # ( !TC1_E_shift_rot_cnt[1] & ( !TC1_E_shift_rot_cnt[3] $ (((TC1_E_shift_rot_cnt[2]) # (TC1_E_shift_rot_cnt[0]))) ) );


--TC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X18_Y7_N15
TC1L199 = ( TC1_E_shift_rot_cnt[0] & ( TC1_E_shift_rot_cnt[2] ) ) # ( !TC1_E_shift_rot_cnt[0] & ( !TC1_E_shift_rot_cnt[1] $ (TC1_E_shift_rot_cnt[2]) ) );


--TC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X18_Y7_N6
TC1L200 = !TC1_E_shift_rot_cnt[0] $ (TC1_E_shift_rot_cnt[1]);


--Y1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X12_Y5_N9
Y1L2 = ( WB2L58 & ( (!WB2_saved_grant[0]) # ((!BC1L9) # (YB4_mem_used[1])) ) ) # ( !WB2L58 & ( (!WB2L57) # ((!WB2_saved_grant[0]) # ((!BC1L9) # (YB4_mem_used[1]))) ) );


--WB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~0 at LABCELL_X12_Y2_N39
WB2L25 = (WB2_saved_grant[0] & TC1_d_writedata[0]);


--WB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[38] at MLABCELL_X8_Y5_N15
WB2_src_data[38] = ( TC1_W_alu_result[2] & ( ((TC1_F_pc[0] & WB2_saved_grant[1])) # (WB2_saved_grant[0]) ) ) # ( !TC1_W_alu_result[2] & ( (TC1_F_pc[0] & WB2_saved_grant[1]) ) );


--WB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[39] at LABCELL_X16_Y5_N33
WB2_src_data[39] = ( WB2_saved_grant[0] & ( ((TC1_F_pc[1] & WB2_saved_grant[1])) # (TC1_W_alu_result[3]) ) ) # ( !WB2_saved_grant[0] & ( (TC1_F_pc[1] & WB2_saved_grant[1]) ) );


--WB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[40] at LABCELL_X16_Y5_N3
WB2_src_data[40] = ( WB2_saved_grant[0] & ( ((TC1_F_pc[2] & WB2_saved_grant[1])) # (TC1_W_alu_result[4]) ) ) # ( !WB2_saved_grant[0] & ( (TC1_F_pc[2] & WB2_saved_grant[1]) ) );


--WB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[41] at LABCELL_X16_Y5_N27
WB2_src_data[41] = ( TC1_W_alu_result[5] & ( ((TC1_F_pc[3] & WB2_saved_grant[1])) # (WB2_saved_grant[0]) ) ) # ( !TC1_W_alu_result[5] & ( (TC1_F_pc[3] & WB2_saved_grant[1]) ) );


--WB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[42] at LABCELL_X12_Y5_N42
WB2_src_data[42] = ( TC1_W_alu_result[6] & ( ((TC1_F_pc[4] & WB2_saved_grant[1])) # (WB2_saved_grant[0]) ) ) # ( !TC1_W_alu_result[6] & ( (TC1_F_pc[4] & WB2_saved_grant[1]) ) );


--WB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[43] at LABCELL_X16_Y5_N39
WB2_src_data[43] = ( WB2_saved_grant[0] & ( ((TC1_F_pc[5] & WB2_saved_grant[1])) # (TC1_W_alu_result[7]) ) ) # ( !WB2_saved_grant[0] & ( (TC1_F_pc[5] & WB2_saved_grant[1]) ) );


--WB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[44] at MLABCELL_X8_Y5_N27
WB2_src_data[44] = ( WB2_saved_grant[1] & ( ((TC1_W_alu_result[8] & WB2_saved_grant[0])) # (TC1_F_pc[6]) ) ) # ( !WB2_saved_grant[1] & ( (TC1_W_alu_result[8] & WB2_saved_grant[0]) ) );


--WB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[45] at MLABCELL_X8_Y5_N42
WB2_src_data[45] = ( TC1_F_pc[7] & ( WB2_saved_grant[1] ) ) # ( !TC1_F_pc[7] & ( WB2_saved_grant[1] & ( (WB2_saved_grant[0] & TC1_W_alu_result[9]) ) ) ) # ( TC1_F_pc[7] & ( !WB2_saved_grant[1] & ( (WB2_saved_grant[0] & TC1_W_alu_result[9]) ) ) ) # ( !TC1_F_pc[7] & ( !WB2_saved_grant[1] & ( (WB2_saved_grant[0] & TC1_W_alu_result[9]) ) ) );


--WB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[46] at LABCELL_X16_Y5_N9
WB2_src_data[46] = ( WB2_saved_grant[0] & ( ((TC1_F_pc[8] & WB2_saved_grant[1])) # (TC1_W_alu_result[10]) ) ) # ( !WB2_saved_grant[0] & ( (TC1_F_pc[8] & WB2_saved_grant[1]) ) );


--WB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[47] at LABCELL_X18_Y5_N9
WB2_src_data[47] = ( TC1_F_pc[9] & ( ((WB2_saved_grant[0] & TC1_W_alu_result[11])) # (WB2_saved_grant[1]) ) ) # ( !TC1_F_pc[9] & ( (WB2_saved_grant[0] & TC1_W_alu_result[11]) ) );


--WB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[48] at LABCELL_X18_Y5_N30
WB2_src_data[48] = ( WB2_saved_grant[1] & ( ((WB2_saved_grant[0] & TC1_W_alu_result[12])) # (TC1_F_pc[10]) ) ) # ( !WB2_saved_grant[1] & ( (WB2_saved_grant[0] & TC1_W_alu_result[12]) ) );


--WB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[49] at LABCELL_X18_Y5_N42
WB2_src_data[49] = ( TC1_W_alu_result[13] & ( ((WB2_saved_grant[1] & TC1_F_pc[11])) # (WB2_saved_grant[0]) ) ) # ( !TC1_W_alu_result[13] & ( (WB2_saved_grant[1] & TC1_F_pc[11]) ) );


--WB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[50] at LABCELL_X18_Y5_N12
WB2_src_data[50] = ( WB2_saved_grant[1] & ( ((WB2_saved_grant[0] & TC1_W_alu_result[14])) # (TC1_F_pc[12]) ) ) # ( !WB2_saved_grant[1] & ( (WB2_saved_grant[0] & TC1_W_alu_result[14]) ) );


--TC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X13_Y7_N37
--register power-up is low

TC1_d_byteenable[0] = DFFEAS(TC1L390, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[32] at LABCELL_X16_Y5_N45
WB2_src_data[32] = ( WB2_saved_grant[1] & ( TC1_d_byteenable[0] ) ) # ( !WB2_saved_grant[1] & ( TC1_d_byteenable[0] & ( WB2_saved_grant[0] ) ) ) # ( WB2_saved_grant[1] & ( !TC1_d_byteenable[0] ) );


--V1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0] at LABCELL_X16_Y3_N21
V1_readdata[0] = ( V1_data_out[0] & ( (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]) ) );


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X10_Y3_N35
--register power-up is low

U1_ien_AF = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L79, TC1_d_writedata[0],  ,  , VCC);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X15_Y6_N26
--register power-up is low

U1_read_0 = DFFEAS(U1L73, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0] at FF_X16_Y3_N41
--register power-up is low

BB1_readdata[0] = DFFEAS(BB1_read_mux_out[0], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X6_Y4_N10
--register power-up is low

WC1_readdata[0] = DFFEAS(WC1L81, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--Z1_readdata[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[0] at FF_X11_Y5_N4
--register power-up is low

Z1_readdata[0] = DFFEAS(Z1L33, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[0] is nios_system:u0|nios_system_hex0:hex0|readdata[0] at MLABCELL_X15_Y2_N3
S1_readdata[0] = ( !TC1_W_alu_result[2] & ( !TC1_W_alu_result[3] & ( S1_data_out[0] ) ) );


--DB1_readdata[0] is nios_system:u0|nios_system_timer_0:timer_0|readdata[0] at FF_X16_Y2_N59
--register power-up is low

DB1_readdata[0] = DFFEAS(DB1L150, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X18_Y6_N45
TC1L703 = (!TC1_av_ld_align_cycle[1] & (((!TC1_av_ld_align_cycle[0] & TC1_W_alu_result[0])) # (TC1_W_alu_result[1]))) # (TC1_av_ld_align_cycle[1] & (!TC1_av_ld_align_cycle[0] & (TC1_W_alu_result[0] & TC1_W_alu_result[1])));


--ZB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X10_Y3_N22
--register power-up is low

ZB1_av_readdata_pre[8] = DFFEAS(U1L65, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X16_Y7_N29
--register power-up is low

TC1_R_ctrl_ld_signed = DFFEAS(TC1L228, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X16_Y7_N42
TC1L893 = ( TC1_av_ld_byte0_data[7] & ( (TC1_R_ctrl_ld_signed & ((!TC1L235) # ((TC1_av_ld_byte1_data[7]) # (TC1_D_iw[4])))) ) ) # ( !TC1_av_ld_byte0_data[7] & ( (TC1L235 & (!TC1_D_iw[4] & (TC1_av_ld_byte1_data[7] & TC1_R_ctrl_ld_signed))) ) );


--TC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X16_Y7_N45
TC1L921 = ( TC1_D_iw[4] ) # ( !TC1_D_iw[4] & ( (!TC1L235) # (TC1L911) ) );


--TC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~2 at LABCELL_X24_Y7_N15
TC1L761 = ( ZC2_q_b[17] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[7])))) ) ) # ( !ZC2_q_b[17] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[7])))) ) );


--TC1L514 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]~0 at MLABCELL_X25_Y5_N18
TC1L514 = ( TC1L759 & ( TC1L758 ) ) # ( !TC1L759 & ( TC1L758 ) ) # ( TC1L759 & ( !TC1L758 ) );


--TC1L778 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at MLABCELL_X21_Y7_N3
TC1L778 = ( ZC2_q_b[1] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[7]) # (TC1L782)))) ) ) # ( !ZC2_q_b[1] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1L782 & (TC1_D_iw[7] & !TC1_R_ctrl_hi_imm16))) ) );


--TC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~3 at LABCELL_X24_Y7_N42
TC1L767 = ( ZC2_q_b[23] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[13])))) ) ) # ( !ZC2_q_b[23] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[13])))) ) );


--TC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~4 at LABCELL_X24_Y7_N45
TC1L766 = ( TC1L280Q & ( ((!TC1_R_src2_use_imm & ((ZC2_q_b[22]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16) ) ) # ( !TC1L280Q & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm & ((ZC2_q_b[22]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])))) ) );


--TC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~5 at LABCELL_X24_Y7_N24
TC1L765 = ( TC1_D_iw[11] & ( ((!TC1_R_src2_use_imm & ((ZC2_q_b[21]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16) ) ) # ( !TC1_D_iw[11] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm & ((ZC2_q_b[21]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])))) ) );


--TC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~6 at LABCELL_X24_Y7_N27
TC1L764 = ( ZC2_q_b[20] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm)) # (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[10])))) ) ) # ( !ZC2_q_b[20] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_D_iw[21] & (TC1_R_src2_use_imm))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[10])))) ) );


--TC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~7 at LABCELL_X24_Y7_N54
TC1L763 = ( TC1_D_iw[9] & ( ((!TC1_R_src2_use_imm & (ZC2_q_b[19])) # (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16) ) ) # ( !TC1_D_iw[9] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm & (ZC2_q_b[19])) # (TC1_R_src2_use_imm & ((TC1_D_iw[21]))))) ) );


--TC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~8 at LABCELL_X24_Y7_N57
TC1L762 = ( ZC2_q_b[18] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[8])))) ) ) # ( !ZC2_q_b[18] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[8])))) ) );


--TC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9 at LABCELL_X24_Y7_N0
TC1L769 = ( TC1_R_src2_use_imm & ( (!TC1_R_ctrl_hi_imm16 & (TC1_D_iw[21])) # (TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[15]))) ) ) # ( !TC1_R_src2_use_imm & ( (!TC1_R_ctrl_hi_imm16 & (ZC2_q_b[25])) # (TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[15]))) ) );


--TC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~10 at LABCELL_X24_Y7_N3
TC1L768 = ( TC1_D_iw[14] & ( ((!TC1_R_src2_use_imm & ((ZC2_q_b[24]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16) ) ) # ( !TC1_D_iw[14] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm & ((ZC2_q_b[24]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])))) ) );


--TC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11 at LABCELL_X24_Y7_N18
TC1L771 = ( TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (((ZC2_q_b[27])) # (TC1_R_src2_use_imm))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[17])))) ) ) # ( !TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (!TC1_R_src2_use_imm & (ZC2_q_b[27]))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[17])))) ) );


--TC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12 at LABCELL_X24_Y7_N21
TC1L770 = ( TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (((ZC2_q_b[26])) # (TC1_R_src2_use_imm))) # (TC1_R_ctrl_hi_imm16 & (((TC1L285Q)))) ) ) # ( !TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (!TC1_R_src2_use_imm & ((ZC2_q_b[26])))) # (TC1_R_ctrl_hi_imm16 & (((TC1L285Q)))) ) );


--TC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~13 at LABCELL_X24_Y7_N48
TC1L773 = ( TC1_R_src2_use_imm & ( (!TC1_R_ctrl_hi_imm16 & (TC1_D_iw[21])) # (TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[19]))) ) ) # ( !TC1_R_src2_use_imm & ( (!TC1_R_ctrl_hi_imm16 & ((ZC2_q_b[29]))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[19])) ) );


--TC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14 at LABCELL_X24_Y7_N51
TC1L772 = ( TC1_R_src2_use_imm & ( (!TC1_R_ctrl_hi_imm16 & (TC1_D_iw[21])) # (TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[18]))) ) ) # ( !TC1_R_src2_use_imm & ( (!TC1_R_ctrl_hi_imm16 & ((ZC2_q_b[28]))) # (TC1_R_ctrl_hi_imm16 & (TC1_D_iw[18])) ) );


--TC1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at MLABCELL_X21_Y7_N42
TC1L777 = ( ZC2_q_b[0] & ( (!TC1_R_ctrl_hi_imm16 & (!TC1_R_ctrl_force_src2_zero & ((TC1L782) # (TC1_D_iw[6])))) ) ) # ( !ZC2_q_b[0] & ( (TC1_D_iw[6] & (!TC1_R_ctrl_hi_imm16 & (!TC1_R_ctrl_force_src2_zero & !TC1L782))) ) );


--TC1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15 at LABCELL_X16_Y7_N57
TC1L775 = ( TC1_D_iw[21] & ( (!TC1L776 & (((TC1_R_src2_use_imm) # (ZC2_q_b[31])) # (TC1_R_ctrl_hi_imm16))) ) ) # ( !TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (ZC2_q_b[31] & (!TC1_R_src2_use_imm & !TC1L776))) ) );


--TC1L774 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16 at LABCELL_X24_Y7_N30
TC1L774 = ( TC1_R_src2_use_imm & ( (!TC1_R_ctrl_hi_imm16 & (TC1_D_iw[21])) # (TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[20]))) ) ) # ( !TC1_R_src2_use_imm & ( (!TC1_R_ctrl_hi_imm16 & (ZC2_q_b[30])) # (TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[20]))) ) );


--TC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X19_Y7_N22
--register power-up is low

TC1_R_ctrl_wrctl_inst = DFFEAS(TC1_D_op_wrctl, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X19_Y7_N24
TC1L888 = ( TC1L628 & ( (!TC1_R_ctrl_wrctl_inst & ((TC1_W_status_reg_pie))) # (TC1_R_ctrl_wrctl_inst & (TC1_E_src1[0])) ) ) # ( !TC1L628 & ( TC1_W_status_reg_pie ) );


--TC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X19_Y7_N36
TC1L889 = ( TC1L612 & ( TC1_W_bstatus_reg & ( (!TC1L584 & (TC1L888)) # (TC1L584 & ((TC1_W_estatus_reg))) ) ) ) # ( !TC1L612 & ( TC1_W_bstatus_reg & ( ((TC1L584 & TC1L613)) # (TC1L888) ) ) ) # ( TC1L612 & ( !TC1_W_bstatus_reg & ( (!TC1L584 & (TC1L888)) # (TC1L584 & ((TC1_W_estatus_reg))) ) ) ) # ( !TC1L612 & ( !TC1_W_bstatus_reg & ( (TC1L888 & ((!TC1L584) # (!TC1L613))) ) ) );


--TC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X18_Y7_N21
TC1L890 = ( !TC1_R_ctrl_exception & ( (TC1L889 & !TC1_R_ctrl_break) ) );


--TC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X23_Y7_N0
TC1L835 = ( TC1_W_estatus_reg & ( TC1_E_src1[0] ) ) # ( !TC1_W_estatus_reg & ( TC1_E_src1[0] & ( (TC1_R_ctrl_wrctl_inst & TC1L630) ) ) ) # ( TC1_W_estatus_reg & ( !TC1_E_src1[0] & ( (!TC1_R_ctrl_wrctl_inst) # (!TC1L630) ) ) );


--TC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X23_Y6_N24
TC1L631 = ( TC1_D_iw[7] & ( TC1L629 & ( !TC1_D_iw[6] ) ) );


--TC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X19_Y7_N48
TC1L827 = ( TC1_W_bstatus_reg & ( TC1_R_ctrl_wrctl_inst & ( (!TC1_R_ctrl_break & (((!TC1L631)) # (TC1_E_src1[0]))) # (TC1_R_ctrl_break & (((TC1_W_status_reg_pie)))) ) ) ) # ( !TC1_W_bstatus_reg & ( TC1_R_ctrl_wrctl_inst & ( (!TC1_R_ctrl_break & (TC1_E_src1[0] & ((TC1L631)))) # (TC1_R_ctrl_break & (((TC1_W_status_reg_pie)))) ) ) ) # ( TC1_W_bstatus_reg & ( !TC1_R_ctrl_wrctl_inst & ( (!TC1_R_ctrl_break) # (TC1_W_status_reg_pie) ) ) ) # ( !TC1_W_bstatus_reg & ( !TC1_R_ctrl_wrctl_inst & ( (TC1_R_ctrl_break & TC1_W_status_reg_pie) ) ) );


--TC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at LABCELL_X23_Y7_N15
TC1L840 = ( TC1_E_valid_from_R & ( TC1L632 & ( TC1_R_ctrl_wrctl_inst ) ) );


--BD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X15_Y4_N37
--register power-up is low

BD1_oci_ienable[0] = DFFEAS(BD1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  , BD1L16,  ,  ,  ,  );


--DB1_timeout_occurred is nios_system:u0|nios_system_timer_0:timer_0|timeout_occurred at FF_X17_Y2_N7
--register power-up is low

DB1_timeout_occurred = DFFEAS(DB1L156, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_control_register is nios_system:u0|nios_system_timer_0:timer_0|control_register at FF_X16_Y2_N37
--register power-up is low

DB1_control_register = DFFEAS(DB1L101, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_ipending_reg_nxt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0] at MLABCELL_X15_Y4_N12
TC1_W_ipending_reg_nxt[0] = ( TC1_W_ienable_reg[0] & ( (DB1_control_register & (DB1_timeout_occurred & !BD1_oci_ienable[0])) ) );


--TC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X24_Y6_N4
--register power-up is low

TC1_R_ctrl_shift_logical = DFFEAS(TC1L243, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X24_Y6_N1
--register power-up is low

TC1_R_ctrl_rot_right = DFFEAS(TC1_R_ctrl_rot_right_nxt, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L400 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X23_Y4_N12
TC1L400 = ( TC1L403Q & ( (!TC1_R_ctrl_shift_logical & ((TC1_E_shift_rot_result[31]) # (TC1_R_ctrl_rot_right))) ) ) # ( !TC1L403Q & ( (!TC1_R_ctrl_shift_logical & (!TC1_R_ctrl_rot_right & TC1_E_shift_rot_result[31])) ) );


--TC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at LABCELL_X23_Y4_N39
TC1L450 = (!TC1_R_ctrl_shift_rot_right & (TC1L400)) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[1])));


--BD1_oci_ienable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] at FF_X15_Y4_N40
--register power-up is low

BD1_oci_ienable[2] = DFFEAS(BD1L9, GLOBAL(A1L23), !AB1_r_sync_rst,  , BD1L16,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X11_Y3_N19
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X11_Y4_N4
--register power-up is low

U1_ien_AE = DFFEAS(U1L77, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L79,  ,  ,  ,  );


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X12_Y3_N36
U1_av_readdata[9] = ( U1_ien_AE & ( U1_fifo_AE ) );


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X11_Y3_N28
--register power-up is low

U1_pause_irq = DFFEAS(U1L82, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X10_Y3_N19
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X10_Y3_N21
U1L65 = ( U1_ien_AF & ( (U1_fifo_AF) # (U1_pause_irq) ) );


--TC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[2]~0 at MLABCELL_X15_Y4_N45
TC1L850 = (!BD1_oci_ienable[2] & (TC1_W_ienable_reg[2] & ((U1_av_readdata[9]) # (U1L65))));


--BD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X15_Y4_N8
--register power-up is low

BD1_oci_ienable[1] = DFFEAS(BD1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , BD1L16,  ,  ,  ,  );


--Z1_irq_mask[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[3] at FF_X18_Y4_N46
--register power-up is low

Z1_irq_mask[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , Z1L2, TC1_d_writedata[3],  ,  , VCC);


--Z1_edge_capture[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[3] at FF_X10_Y2_N1
--register power-up is low

Z1_edge_capture[3] = DFFEAS(Z1L24, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_irq_mask[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[0] at FF_X18_Y4_N22
--register power-up is low

Z1_irq_mask[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , Z1L2, TC1_d_writedata[0],  ,  , VCC);


--Z1_edge_capture[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[0] at FF_X10_Y5_N55
--register power-up is low

Z1_edge_capture[0] = DFFEAS(Z1L25, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_irq_mask[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[1] at FF_X18_Y4_N28
--register power-up is low

Z1_irq_mask[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , Z1L2, TC1_d_writedata[1],  ,  , VCC);


--Z1_edge_capture[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[1] at FF_X11_Y5_N11
--register power-up is low

Z1_edge_capture[1] = DFFEAS(Z1L26, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_irq_mask[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[2] at FF_X11_Y5_N38
--register power-up is low

Z1_irq_mask[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , Z1L2, TC1_d_writedata[2],  ,  , VCC);


--Z1_edge_capture[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[2] at FF_X11_Y5_N32
--register power-up is low

Z1_edge_capture[2] = DFFEAS(Z1L27, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~1 at LABCELL_X11_Y5_N36
TC1L848 = ( !Z1_irq_mask[2] & ( Z1_edge_capture[2] & ( (!Z1_irq_mask[1] & ((!Z1_irq_mask[0]) # ((!Z1_edge_capture[0])))) # (Z1_irq_mask[1] & (!Z1_edge_capture[1] & ((!Z1_irq_mask[0]) # (!Z1_edge_capture[0])))) ) ) ) # ( Z1_irq_mask[2] & ( !Z1_edge_capture[2] & ( (!Z1_irq_mask[1] & ((!Z1_irq_mask[0]) # ((!Z1_edge_capture[0])))) # (Z1_irq_mask[1] & (!Z1_edge_capture[1] & ((!Z1_irq_mask[0]) # (!Z1_edge_capture[0])))) ) ) ) # ( !Z1_irq_mask[2] & ( !Z1_edge_capture[2] & ( (!Z1_irq_mask[1] & ((!Z1_irq_mask[0]) # ((!Z1_edge_capture[0])))) # (Z1_irq_mask[1] & (!Z1_edge_capture[1] & ((!Z1_irq_mask[0]) # (!Z1_edge_capture[0])))) ) ) );


--TC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~2 at MLABCELL_X15_Y4_N0
TC1L849 = ( !BD1_oci_ienable[1] & ( (TC1_W_ienable_reg[1] & ((!TC1L848) # ((Z1_irq_mask[3] & Z1_edge_capture[3])))) ) );


--WB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~1 at MLABCELL_X6_Y7_N9
WB2L26 = ( TC1_d_writedata[22] & ( WB2_saved_grant[0] ) );


--TC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X13_Y7_N58
--register power-up is low

TC1_d_byteenable[2] = DFFEAS(TC1L388, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[34] at MLABCELL_X8_Y5_N18
WB2_src_data[34] = ( WB2_saved_grant[1] ) # ( !WB2_saved_grant[1] & ( (TC1_d_byteenable[2] & WB2_saved_grant[0]) ) );


--TC1L1088 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X17_Y4_N48
TC1L1088 = ( TC1L1089 & ( (!TC1_hbreak_enabled) # (!TC1_hbreak_pending) ) ) # ( !TC1L1089 & ( (!TC1_hbreak_enabled & TC1_hbreak_pending) ) );


--PD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X2_Y5_N17
--register power-up is low

PD1_jdo[21] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[21],  ,  , VCC);


--PD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X4_Y5_N2
--register power-up is low

PD1_jdo[20] = DFFEAS(PD1L36, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--ED1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X9_Y4_N5
--register power-up is low

ED1_break_on_reset = DFFEAS(ED1L2, GLOBAL(A1L23),  ,  , PD1_take_action_ocimem_a,  ,  ,  ,  );


--SD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X9_Y4_N41
--register power-up is low

SD1_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , SD1_din_s1,  ,  , VCC);


--ED1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X9_Y4_N36
ED1L4 = ( ED1_jtag_break & ( SD1_dreg[0] & ( (!PD1_take_action_ocimem_a & (((ED1_break_on_reset)))) # (PD1_take_action_ocimem_a & (((!PD1_jdo[20])) # (PD1_jdo[21]))) ) ) ) # ( !ED1_jtag_break & ( SD1_dreg[0] & ( (!PD1_take_action_ocimem_a & ((ED1_break_on_reset))) # (PD1_take_action_ocimem_a & (PD1_jdo[21])) ) ) ) # ( ED1_jtag_break & ( !SD1_dreg[0] & ( ((!PD1_take_action_ocimem_a) # (!PD1_jdo[20])) # (PD1_jdo[21]) ) ) ) # ( !ED1_jtag_break & ( !SD1_dreg[0] & ( (PD1_jdo[21] & PD1_take_action_ocimem_a) ) ) );


--BD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X15_Y4_N44
--register power-up is low

BD1_oci_single_step_mode = DFFEAS(BD1L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1098 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X17_Y4_N51
TC1L1098 = ( TC1L702 & ( (TC1_hbreak_enabled & BD1_oci_single_step_mode) ) ) # ( !TC1L702 & ( (BD1_oci_single_step_mode & ((TC1_wait_for_one_post_bret_inst) # (TC1_hbreak_enabled))) ) );


--WB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~2 at MLABCELL_X6_Y7_N24
WB2L27 = (TC1_d_writedata[23] & WB2_saved_grant[0]);


--TC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X13_Y7_N35
--register power-up is low

TC1_d_writedata[24] = DFFEAS(TC1L570, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~3 at MLABCELL_X6_Y7_N54
WB2L28 = ( TC1_d_writedata[24] & ( WB2_saved_grant[0] ) );


--TC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X13_Y7_N31
--register power-up is low

TC1_d_byteenable[3] = DFFEAS(TC1L389, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[35] at MLABCELL_X8_Y5_N39
WB2_src_data[35] = ( WB2_saved_grant[1] ) # ( !WB2_saved_grant[1] & ( (TC1_d_byteenable[3] & WB2_saved_grant[0]) ) );


--TC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X13_Y7_N17
--register power-up is low

TC1_d_writedata[25] = DFFEAS(TC1L571, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~4 at LABCELL_X13_Y7_N51
WB2L29 = (TC1_d_writedata[25] & WB2_saved_grant[0]);


--TC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X15_Y7_N13
--register power-up is low

TC1_d_writedata[26] = DFFEAS(TC1L572, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~5 at MLABCELL_X6_Y7_N12
WB2L30 = ( TC1_d_writedata[26] & ( WB2_saved_grant[0] ) );


--AB1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X8_Y6_N1
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[0] = DFFEAS(AB1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~6 at LABCELL_X13_Y7_N3
WB2L31 = (WB2_saved_grant[0] & TC1_d_writedata[11]);


--TC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X9_Y5_N37
--register power-up is low

TC1_d_byteenable[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L387,  ,  , VCC);


--WB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[33] at MLABCELL_X8_Y5_N9
WB2_src_data[33] = ( WB2_saved_grant[1] ) # ( !WB2_saved_grant[1] & ( (TC1_d_byteenable[1] & WB2_saved_grant[0]) ) );


--WB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~7 at MLABCELL_X6_Y7_N33
WB2L32 = (TC1_d_writedata[12] & WB2_saved_grant[0]);


--WB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~8 at LABCELL_X16_Y7_N3
WB2L33 = ( TC1L1054Q & ( WB2_saved_grant[0] ) );


--WB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~9 at MLABCELL_X15_Y7_N54
WB2L34 = (TC1_d_writedata[14] & WB2_saved_grant[0]);


--WB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~10 at MLABCELL_X15_Y7_N30
WB2L35 = ( TC1_d_writedata[15] & ( WB2_saved_grant[0] ) );


--WB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~11 at MLABCELL_X6_Y7_N0
WB2L36 = ( TC1_d_writedata[16] & ( WB2_saved_grant[0] ) );


--WC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X9_Y4_N55
--register power-up is low

WC1_readdata[1] = DFFEAS(WC1L82, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~12 at LABCELL_X13_Y7_N45
WB2L37 = (TC1_d_writedata[1] & WB2_saved_grant[0]);


--WC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X9_Y4_N25
--register power-up is low

WC1_readdata[2] = DFFEAS(WC1L83, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~13 at LABCELL_X9_Y5_N54
WB2L38 = ( WB2_saved_grant[0] & ( TC1_d_writedata[2] ) );


--WB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~14 at MLABCELL_X8_Y7_N0
WB2L39 = ( WB2_saved_grant[0] & ( TC1_d_writedata[3] ) );


--WB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~15 at MLABCELL_X21_Y7_N39
WB2L40 = (WB2_saved_grant[0] & TC1_d_writedata[4]);


--WB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~16 at LABCELL_X16_Y7_N6
WB2L41 = ( WB2_saved_grant[0] & ( TC1_d_writedata[5] ) );


--TC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~6 at LABCELL_X16_Y5_N15
TC1L686 = ( TC1L62 & ( !TC1L699 & ( (TC1L700) # (TC1L2) ) ) ) # ( !TC1L62 & ( !TC1L699 & ( (TC1L2 & !TC1L700) ) ) );


--WB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~17 at LABCELL_X12_Y7_N33
WB2L42 = ( TC1_d_writedata[8] & ( WB2_saved_grant[0] ) );


--ZB3_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X12_Y4_N58
--register power-up is low

ZB3_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[27],  ,  , VCC);


--TC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X22_Y6_N24
TC1L660 = ( ZD1_q_a[27] & ( (!TC1L1092 & (((UB2L2 & ZB3_av_readdata_pre[27])) # (UB3L2))) ) ) # ( !ZD1_q_a[27] & ( (UB2L2 & (!TC1L1092 & ZB3_av_readdata_pre[27])) ) );


--ZB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X8_Y4_N4
--register power-up is low

ZB3_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[28],  ,  , VCC);


--TC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X22_Y6_N0
TC1L661 = ( ZB3_av_readdata_pre[28] & ( (!TC1L1092 & (((UB3L2 & ZD1_q_a[28])) # (UB2L2))) ) ) # ( !ZB3_av_readdata_pre[28] & ( (UB3L2 & (!TC1L1092 & ZD1_q_a[28])) ) );


--ZB3_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X18_Y6_N40
--register power-up is low

ZB3_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[29],  ,  , VCC);


--TC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X22_Y6_N3
TC1L662 = ( !TC1L1092 & ( (!UB2L2 & (UB3L2 & (ZD1_q_a[29]))) # (UB2L2 & (((UB3L2 & ZD1_q_a[29])) # (ZB3_av_readdata_pre[29]))) ) );


--ZB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X21_Y4_N34
--register power-up is low

ZB3_av_readdata_pre[30] = DFFEAS(ZB3L39, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X22_Y6_N51
TC1L663 = ( ZB3_av_readdata_pre[30] & ( (!TC1L1092 & (((UB3L2 & ZD1_q_a[30])) # (UB2L2))) ) ) # ( !ZB3_av_readdata_pre[30] & ( (UB3L2 & (!TC1L1092 & ZD1_q_a[30])) ) );


--ZB3_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X19_Y6_N53
--register power-up is low

ZB3_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[31],  ,  , VCC);


--TC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X22_Y6_N21
TC1L664 = ( !TC1L1092 & ( (!UB2L2 & (UB3L2 & ((ZD1_q_a[31])))) # (UB2L2 & (((UB3L2 & ZD1_q_a[31])) # (ZB3L41Q))) ) );


--WB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~18 at LABCELL_X11_Y4_N57
WB2L43 = ( WB2_saved_grant[0] & ( TC1_d_writedata[10] ) );


--TC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~7 at LABCELL_X17_Y5_N48
TC1L698 = ( TC1L700 & ( TC1L699 ) ) # ( !TC1L700 & ( TC1L699 ) ) # ( TC1L700 & ( !TC1L699 & ( TC1L66 ) ) ) # ( !TC1L700 & ( !TC1L699 & ( TC1L6 ) ) );


--WB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~19 at LABCELL_X13_Y7_N27
WB2L44 = ( WB2_saved_grant[0] & ( TC1_d_writedata[9] ) );


--TC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~8 at LABCELL_X16_Y5_N18
TC1L687 = ( TC1L700 & ( TC1L70 & ( !TC1L699 ) ) ) # ( !TC1L700 & ( TC1L70 & ( (TC1L10 & !TC1L699) ) ) ) # ( !TC1L700 & ( !TC1L70 & ( (TC1L10 & !TC1L699) ) ) );


--TC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at LABCELL_X23_Y4_N45
TC1L468 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[17])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[19])));


--WB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~20 at MLABCELL_X21_Y7_N51
WB2L45 = (TC1_d_writedata[20] & WB2_saved_grant[0]);


--WB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~21 at MLABCELL_X15_Y1_N39
WB2L46 = ( TC1_d_writedata[6] & ( WB2_saved_grant[0] ) );


--WB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~22 at MLABCELL_X6_Y7_N42
WB2L47 = (WB2_saved_grant[0] & TC1_d_writedata[21]);


--ZB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X15_Y6_N38
--register power-up is low

ZB1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_rvalid,  ,  , VCC);


--TC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X19_Y6_N7
--register power-up is low

TC1_av_ld_byte2_data[7] = DFFEAS(TC1L1005, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~23 at MLABCELL_X6_Y7_N36
WB2L48 = ( WB2_saved_grant[0] & ( TC1_d_writedata[19] ) );


--ZB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X11_Y4_N41
--register power-up is low

ZB1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_woverflow,  ,  , VCC);


--TC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X12_Y6_N13
--register power-up is low

TC1_av_ld_byte2_data[6] = DFFEAS(TC1L1001, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~24 at LABCELL_X12_Y7_N12
WB2L49 = ( TC1_d_writedata[18] & ( WB2_saved_grant[0] ) );


--ZB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X13_Y6_N25
--register power-up is low

ZB1_av_readdata_pre[13] = DFFEAS(ZB1L23, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X12_Y6_N43
--register power-up is low

TC1_av_ld_byte2_data[5] = DFFEAS(TC1L996, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~25 at LABCELL_X16_Y7_N39
WB2L50 = ( WB2_saved_grant[0] & ( TC1_d_writedata[17] ) );


--ZB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X15_Y6_N59
--register power-up is low

ZB1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2_b_non_empty,  ,  , VCC);


--TC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X19_Y6_N20
--register power-up is low

TC1_av_ld_byte2_data[4] = DFFEAS(TC1L991, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X15_Y6_N1
--register power-up is low

TC1_av_ld_byte2_data[3] = DFFEAS(TC1L986, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0 at MLABCELL_X15_Y6_N30
TC1L937 = ( TC1L893 & ( TC1L938 ) ) # ( !TC1L893 & ( TC1L938 & ( (!TC1_av_ld_aligning_data) # (TC1L703) ) ) ) # ( TC1L893 & ( !TC1L938 & ( (!TC1_av_ld_aligning_data & (((ZD1_q_a[11] & UB3L1)))) # (TC1_av_ld_aligning_data & (!TC1L703)) ) ) ) # ( !TC1L893 & ( !TC1L938 & ( (!TC1_av_ld_aligning_data & (ZD1_q_a[11] & UB3L1)) ) ) );


--TC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9 at LABCELL_X18_Y5_N24
TC1L688 = ( TC1L38 & ( (!TC1L699 & ((!TC1L700) # (TC1L98))) ) ) # ( !TC1L38 & ( (TC1L700 & (!TC1L699 & TC1L98)) ) );


--TC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~10 at LABCELL_X18_Y5_N27
TC1L689 = ( TC1L42 & ( (!TC1L699 & ((!TC1L700) # (TC1L102))) ) ) # ( !TC1L42 & ( (TC1L700 & (!TC1L699 & TC1L102)) ) );


--ZB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X12_Y3_N37
--register power-up is low

ZB1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X12_Y6_N2
--register power-up is low

TC1_av_ld_byte2_data[1] = DFFEAS(TC1L976, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~11 at LABCELL_X18_Y5_N54
TC1L690 = ( TC1L106 & ( (!TC1L699 & ((TC1L46) # (TC1L700))) ) ) # ( !TC1L106 & ( (!TC1L699 & (!TC1L700 & TC1L46)) ) );


--ZB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X11_Y4_N8
--register power-up is low

ZB1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_ac,  ,  , VCC);


--TC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X19_Y6_N13
--register power-up is low

TC1_av_ld_byte2_data[2] = DFFEAS(TC1L981, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~12 at LABCELL_X18_Y5_N57
TC1L691 = ( TC1L110 & ( (!TC1L699 & ((TC1L50) # (TC1L700))) ) ) # ( !TC1L110 & ( (!TC1L699 & (!TC1L700 & TC1L50)) ) );


--TC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~13 at LABCELL_X18_Y5_N15
TC1L684 = ( !TC1L699 & ( (!TC1L700 & ((TC1L54))) # (TC1L700 & (TC1L114)) ) );


--TC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~14 at LABCELL_X16_Y5_N48
TC1L685 = ( TC1L700 & ( !TC1L699 & ( TC1L118 ) ) ) # ( !TC1L700 & ( !TC1L699 & ( TC1L58 ) ) );


--WB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~26 at MLABCELL_X21_Y4_N15
WB2L51 = ( TC1_d_writedata[7] & ( WB2_saved_grant[0] ) );


--TC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X23_Y7_N30
TC1L212 = ( TC1L223 & ( (!TC1L210) # (TC1L584) ) ) # ( !TC1L223 & ( (!TC1L210) # ((TC1L584 & TC1L213)) ) );


--TC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X17_Y6_N24
TC1L209 = ( TC1_D_iw[16] & ( TC1L584 & ( (!TC1L280Q & (TC1_D_iw[13] & (!TC1_D_iw[14] & TC1_D_iw[15]))) ) ) );


--TC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X17_Y6_N51
TC1L251 = ( !TC1L609 & ( (!TC1L610 & !TC1L611) ) );


--TC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X19_Y7_N18
TC1L252 = ( TC1L227 ) # ( !TC1L227 & ( (TC1L584 & (((!TC1L251) # (TC1L612)) # (TC1L613))) ) );


--QD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X1_Y5_N8
--register power-up is low

QD1_sr[34] = DFFEAS(QD1L65, A1L5,  ,  , QD1L41,  ,  ,  ,  );


--DB1_readdata[1] is nios_system:u0|nios_system_timer_0:timer_0|readdata[1] at FF_X15_Y2_N34
--register power-up is low

DB1_readdata[1] = DFFEAS(DB1L151, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1] at FF_X18_Y3_N46
--register power-up is low

BB1_readdata[1] = DFFEAS(BB1_read_mux_out[1], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[1] at FF_X11_Y5_N28
--register power-up is low

Z1_readdata[1] = DFFEAS(Z1L34, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1] at LABCELL_X16_Y4_N48
V1_readdata[1] = ( V1_data_out[1] & ( (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]) ) );


--S1_readdata[1] is nios_system:u0|nios_system_hex0:hex0|readdata[1] at LABCELL_X12_Y2_N18
S1_readdata[1] = (S1_data_out[1] & (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]));


--BB1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2] at FF_X16_Y3_N32
--register power-up is low

BB1_readdata[2] = DFFEAS(BB1_read_mux_out[2], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[2] at FF_X11_Y5_N19
--register power-up is low

Z1_readdata[2] = DFFEAS(Z1L35, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2] at LABCELL_X16_Y3_N18
V1_readdata[2] = ( V1_data_out[2] & ( (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]) ) );


--S1_readdata[2] is nios_system:u0|nios_system_hex0:hex0|readdata[2] at LABCELL_X16_Y3_N9
S1_readdata[2] = ( !TC1_W_alu_result[3] & ( (!TC1_W_alu_result[2] & S1_data_out[2]) ) );


--BB1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3] at FF_X16_Y3_N35
--register power-up is low

BB1_readdata[3] = DFFEAS(BB1_read_mux_out[3], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[3] at FF_X15_Y4_N52
--register power-up is low

Z1_readdata[3] = DFFEAS(Z1L36, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3] at LABCELL_X16_Y4_N51
V1_readdata[3] = ( V1_data_out[3] & ( (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]) ) );


--S1_readdata[3] is nios_system:u0|nios_system_hex0:hex0|readdata[3] at LABCELL_X16_Y3_N6
S1_readdata[3] = ( S1_data_out[3] & ( (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]) ) );


--S1_readdata[4] is nios_system:u0|nios_system_hex0:hex0|readdata[4] at LABCELL_X18_Y2_N15
S1_readdata[4] = ( !TC1_W_alu_result[2] & ( S1_data_out[4] & ( !TC1_W_alu_result[3] ) ) );


--BB1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4] at FF_X16_Y4_N46
--register power-up is low

BB1_readdata[4] = DFFEAS(BB1_read_mux_out[4], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4] at LABCELL_X17_Y4_N27
V1_readdata[4] = (!TC1_W_alu_result[3] & (V1_data_out[4] & !TC1_W_alu_result[2]));


--S1_readdata[5] is nios_system:u0|nios_system_hex0:hex0|readdata[5] at LABCELL_X16_Y6_N57
S1_readdata[5] = ( !TC1_W_alu_result[2] & ( (!TC1_W_alu_result[3] & S1_data_out[5]) ) );


--BB1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5] at FF_X16_Y3_N14
--register power-up is low

BB1_readdata[5] = DFFEAS(BB1_read_mux_out[5], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5] at LABCELL_X16_Y4_N42
V1_readdata[5] = ( V1_data_out[5] & ( (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]) ) );


--S1_readdata[6] is nios_system:u0|nios_system_hex0:hex0|readdata[6] at LABCELL_X17_Y4_N6
S1_readdata[6] = ( S1_data_out[6] & ( (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]) ) );


--BB1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6] at FF_X16_Y3_N16
--register power-up is low

BB1_readdata[6] = DFFEAS(BB1_read_mux_out[6], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6] at LABCELL_X16_Y3_N0
V1_readdata[6] = ( !TC1_W_alu_result[2] & ( (V1_data_out[6] & !TC1_W_alu_result[3]) ) );


--V1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7] at LABCELL_X18_Y3_N48
V1_readdata[7] = ( !TC1_W_alu_result[2] & ( (V1_data_out[7] & !TC1_W_alu_result[3]) ) );


--BB1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7] at FF_X16_Y3_N43
--register power-up is low

BB1_readdata[7] = DFFEAS(BB1_read_mux_out[7], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X11_Y4_N14
--register power-up is low

U1_fifo_wr = DFFEAS(U1L75, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X8_Y3_N52
--register power-up is low

NB1_b_non_empty = DFFEAS(NB1L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at MLABCELL_X8_Y3_N54
U1L84 = ( U1_r_val & ( (!EB1_r_ena1 & (NB1L9Q & !EB1_rvalid0)) ) ) # ( !U1_r_val & ( (NB1L9Q & !EB1_rvalid0) ) );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y1_N1
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y1_N4
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y1_N7
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y1_N10
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y1_N13
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y1_N16
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y1_N31
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y1_N34
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y1_N37
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y1_N40
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y1_N44
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y1_N46
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--NB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X11_Y3_N31
--register power-up is low

NB2_b_non_empty = DFFEAS(NB2L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at MLABCELL_X15_Y6_N42
U1L71 = ( !U1_av_waitrequest & ( !TC1_W_alu_result[2] ) );


--U1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at MLABCELL_X15_Y6_N45
U1L72 = ( U1L71 & ( (CC1L9 & (!YB1L6Q & (YB8L5 & NB2_b_non_empty))) ) );


--RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X10_Y3_N5
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X10_Y3_N1
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--EB1L64Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X8_Y3_N26
--register power-up is low

EB1L64Q = AMPP_FUNCTION(A1L23, EB1L63, !AB1_r_sync_rst);


--RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X10_Y3_N17
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X10_Y3_N13
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X10_Y3_N11
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X10_Y3_N8
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--NB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y3_N24
NB2L5 = ( RB2_counter_reg_bit[4] & ( (RB2L30Q & (RB2_counter_reg_bit[3] & (NB2_b_non_empty & RB2_counter_reg_bit[5]))) ) );


--NB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X11_Y3_N36
NB2L6 = ( NB2_b_full & ( RB2_counter_reg_bit[0] & ( !U1L72 ) ) ) # ( !NB2_b_full & ( RB2_counter_reg_bit[0] & ( (EB1L64Q & (RB2L28Q & (!U1L72 & NB2L5))) ) ) ) # ( NB2_b_full & ( !RB2_counter_reg_bit[0] & ( !U1L72 ) ) );


--EB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X1_Y3_N41
--register power-up is low

EB1_td_shift[4] = AMPP_FUNCTION(A1L5, EB1L90, !N1_clr_reg, GND, EB1L71);


--EB1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X1_Y3_N24
EB1L89 = AMPP_FUNCTION(!EB1_td_shift[4], !EB1L86, !EB1_rdata[1], !Q1_state[4], !EB1_count[9]);


--EB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X3_Y3_N46
--register power-up is low

EB1_read = AMPP_FUNCTION(A1L5, EB1L49, !N1_clr_reg, EB1L114);


--WB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~0 at MLABCELL_X15_Y4_N21
WB1L21 = ( TC1_d_writedata[0] & ( WB1_saved_grant[0] ) );


--WB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38] at MLABCELL_X8_Y5_N0
WB1_src_data[38] = ( WB1_saved_grant[0] & ( TC1_W_alu_result[2] ) ) # ( !WB1_saved_grant[0] & ( TC1_W_alu_result[2] & ( (WB1_saved_grant[1] & TC1_F_pc[0]) ) ) ) # ( WB1_saved_grant[0] & ( !TC1_W_alu_result[2] & ( (WB1_saved_grant[1] & TC1_F_pc[0]) ) ) ) # ( !WB1_saved_grant[0] & ( !TC1_W_alu_result[2] & ( (WB1_saved_grant[1] & TC1_F_pc[0]) ) ) );


--WB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[40] at LABCELL_X16_Y5_N0
WB1_src_data[40] = ( TC1_W_alu_result[4] & ( ((TC1_F_pc[2] & WB1_saved_grant[1])) # (WB1_saved_grant[0]) ) ) # ( !TC1_W_alu_result[4] & ( (TC1_F_pc[2] & WB1_saved_grant[1]) ) );


--WB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39] at LABCELL_X16_Y5_N30
WB1_src_data[39] = (!TC1_W_alu_result[3] & (TC1_F_pc[1] & (WB1_saved_grant[1]))) # (TC1_W_alu_result[3] & (((TC1_F_pc[1] & WB1_saved_grant[1])) # (WB1_saved_grant[0])));


--WB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[45] at MLABCELL_X8_Y5_N21
WB1_src_data[45] = (!TC1_W_alu_result[9] & (WB1_saved_grant[1] & ((TC1_F_pc[7])))) # (TC1_W_alu_result[9] & (((WB1_saved_grant[1] & TC1_F_pc[7])) # (WB1_saved_grant[0])));


--WB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[44] at MLABCELL_X8_Y5_N24
WB1_src_data[44] = ( WB1_saved_grant[1] & ( ((TC1_W_alu_result[8] & WB1_saved_grant[0])) # (TC1_F_pc[6]) ) ) # ( !WB1_saved_grant[1] & ( (TC1_W_alu_result[8] & WB1_saved_grant[0]) ) );


--WB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[43] at LABCELL_X16_Y5_N36
WB1_src_data[43] = ( TC1_W_alu_result[7] & ( ((TC1_F_pc[5] & WB1_saved_grant[1])) # (WB1_saved_grant[0]) ) ) # ( !TC1_W_alu_result[7] & ( (TC1_F_pc[5] & WB1_saved_grant[1]) ) );


--WB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[42] at LABCELL_X16_Y5_N54
WB1_src_data[42] = ( TC1_F_pc[4] & ( ((WB1_saved_grant[0] & TC1_W_alu_result[6])) # (WB1_saved_grant[1]) ) ) # ( !TC1_F_pc[4] & ( (WB1_saved_grant[0] & TC1_W_alu_result[6]) ) );


--WB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[41] at LABCELL_X16_Y5_N57
WB1_src_data[41] = ( TC1_W_alu_result[5] & ( ((WB1_saved_grant[1] & TC1_F_pc[3])) # (WB1_saved_grant[0]) ) ) # ( !TC1_W_alu_result[5] & ( (WB1_saved_grant[1] & TC1_F_pc[3]) ) );


--WB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~1 at MLABCELL_X6_Y4_N27
WB1L22 = ( TC1L1086Q & ( WB1_saved_grant[0] ) );


--QD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y4_N36
QD1L61 = ( QD1_sr[5] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[3])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[3])))) # (ND1L3) ) ) # ( !QD1_sr[5] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[3])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[3]))))) ) );


--PD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y4_N56
--register power-up is low

PD1_jdo[2] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[2],  ,  , VCC);


--PD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y4_N2
--register power-up is low

PD1_jdo[5] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[5],  ,  , VCC);


--WC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X11_Y4_N19
--register power-up is low

WC1_writedata[1] = DFFEAS(WB1L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at MLABCELL_X3_Y4_N9
MD1L161 = (!MD1L137Q & (WC1_writedata[1])) # (MD1L137Q & ((MD1_MonDReg[1])));


--PD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X6_Y4_N20
--register power-up is low

PD1_sync2_udr = DFFEAS( , GLOBAL(A1L23),  ,  ,  , SD4_dreg[0],  ,  , VCC);


--SD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X6_Y4_N41
--register power-up is low

SD4_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , SD4_din_s1,  ,  , VCC);


--PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at MLABCELL_X6_Y4_N21
PD1L75 = ( SD4_dreg[0] & ( !PD1_sync2_udr ) );


--QD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X2_Y4_N33
QD1L62 = ( QD1_sr[37] & ( (!N1_virtual_ir_scan_reg & (Q1_state[4] & H1_splitter_nodes_receive_1[3])) ) );


--QD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15 at LABCELL_X1_Y3_N30
QD1L53 = ( N1_irf_reg[2][0] & ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & (((!N1_irf_reg[2][1] & Q1_state[3])) # (Q1_state[4]))) ) ) ) # ( !N1_irf_reg[2][0] & ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & (((N1_irf_reg[2][1] & Q1_state[3])) # (Q1_state[4]))) ) ) );


--QD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X2_Y4_N30
QD1L63 = (!N1_virtual_ir_scan_reg & (Q1_state[4] & (A1L6 & H1_splitter_nodes_receive_1[3])));


--PD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X9_Y4_N29
--register power-up is low

PD1_sync2_uir = DFFEAS( , GLOBAL(A1L23),  ,  ,  , SD5_dreg[0],  ,  , VCC);


--SD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X9_Y4_N59
--register power-up is low

SD5_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , SD5_din_s1,  ,  , VCC);


--PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X9_Y4_N6
PD1L65 = ( SD5_dreg[0] & ( !PD1_sync2_uir ) );


--ND1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X1_Y3_N27
ND1_virtual_state_cdr = ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & Q1_state[3]) ) );


--QD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y5_N4
--register power-up is low

QD1_DRsize.100 = DFFEAS(QD1L5, A1L5,  ,  , ND1_virtual_state_uir,  ,  ,  ,  );


--QD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y5_N15
QD1L64 = ( QD1L99 & ( (!ND1L3) # ((!QD1_DRsize.100 & ((QD1_sr[36]))) # (QD1_DRsize.100 & (A1L6))) ) ) # ( !QD1L99 & ( (ND1L3 & ((!QD1_DRsize.100 & ((QD1_sr[36]))) # (QD1_DRsize.100 & (A1L6)))) ) );


--PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at MLABCELL_X8_Y4_N30
PD1L70 = ( !PD1_ir[1] & ( (!PD1_ir[0] & (PD1L2Q & !PD1_jdo[35])) ) );


--MD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at MLABCELL_X8_Y4_N33
MD1L141 = ( PD1L70 & ( (!PD1_jdo[34] & (MD1L2)) # (PD1_jdo[34] & ((!PD1_jdo[17]))) ) );


--MD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at MLABCELL_X6_Y4_N3
MD1L143 = ( PD1L69 & ( (!PD1_jdo[35] & (MD1_jtag_ram_wr)) # (PD1_jdo[35] & ((MD1L2))) ) );


--AE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X21_Y3_N44
--register power-up is low

AE2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AE2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--AB1L14 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X21_Y3_N45
AB1L14 = ( AB1_r_sync_rst_chain[2] & ( AE2_altera_reset_synchronizer_int_chain_out ) ) # ( !AB1_r_sync_rst_chain[2] );


--PD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X3_Y5_N22
--register power-up is low

PD1_jdo[29] = DFFEAS(PD1L51, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X3_Y5_N16
--register power-up is low

PD1_jdo[30] = DFFEAS(PD1L53, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X3_Y5_N41
--register power-up is low

PD1_jdo[31] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[31],  ,  , VCC);


--PD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X3_Y5_N59
--register power-up is low

PD1_jdo[32] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[32],  ,  , VCC);


--PD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X3_Y5_N40
--register power-up is low

PD1_jdo[33] = DFFEAS(PD1L57, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[32] at LABCELL_X16_Y5_N24
WB1_src_data[32] = ( TC1_d_byteenable[0] & ( (WB1_saved_grant[0]) # (WB1_saved_grant[1]) ) ) # ( !TC1_d_byteenable[0] & ( WB1_saved_grant[1] ) );


--TC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X16_Y7_N9
TC1L236 = ( TC1L235 & ( !TC1_D_iw[4] ) );


--TC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X16_Y7_N18
TC1L233 = ( !TC1_D_iw[3] & ( (TC1_D_iw[0] & ((TC1_D_iw[2]) # (TC1_D_iw[1]))) ) );


--TC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at MLABCELL_X15_Y7_N48
TC1L234 = ( TC1L233 & ( TC1_D_iw[4] ) ) # ( !TC1L233 );


--TC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X13_Y7_N36
TC1L390 = ( TC1L122 & ( !TC1L236 $ (!TC1L234) ) ) # ( !TC1L122 & ( ((!TC1L130) # (TC1L234)) # (TC1L236) ) );


--U1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF~0 at LABCELL_X13_Y4_N0
U1L79 = ( CC1L9 & ( !U1_av_waitrequest & ( (!YB1L6Q & (TC1_W_alu_result[2] & (EB1_rst1 & BC1L9))) ) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X11_Y3_N15
U1_wr_rfifo = ( !NB2_b_full & ( EB1L64Q ) );


--EB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X3_Y3_N49
--register power-up is low

EB1_wdata[0] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, GND, EB1L114);


--QB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y3_N1
--register power-up is low

QB4_counter_reg_bit[0] = DFFEAS(QB4_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y3_N4
--register power-up is low

QB4_counter_reg_bit[1] = DFFEAS(QB4_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y3_N7
--register power-up is low

QB4_counter_reg_bit[2] = DFFEAS(QB4_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y3_N10
--register power-up is low

QB4_counter_reg_bit[3] = DFFEAS(QB4_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y3_N13
--register power-up is low

QB4_counter_reg_bit[4] = DFFEAS(QB4_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y3_N16
--register power-up is low

QB4_counter_reg_bit[5] = DFFEAS(QB4_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y3_N31
--register power-up is low

QB3_counter_reg_bit[0] = DFFEAS(QB3_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y3_N34
--register power-up is low

QB3_counter_reg_bit[1] = DFFEAS(QB3_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y3_N37
--register power-up is low

QB3_counter_reg_bit[2] = DFFEAS(QB3_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y3_N40
--register power-up is low

QB3_counter_reg_bit[3] = DFFEAS(QB3_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y3_N43
--register power-up is low

QB3_counter_reg_bit[4] = DFFEAS(QB3_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y3_N46
--register power-up is low

QB3_counter_reg_bit[5] = DFFEAS(QB3_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at MLABCELL_X15_Y6_N24
U1L73 = ( U1L71 & ( (YB8L5 & (CC1L9 & !YB1L6Q)) ) );


--BB1_read_mux_out[0] is nios_system:u0|nios_system_switches:switches|read_mux_out[0] at LABCELL_X16_Y3_N39
BB1_read_mux_out[0] = ( !TC1_W_alu_result[2] & ( (sw_d2[0] & !TC1_W_alu_result[3]) ) );


--BD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X2_Y4_N21
BD1L2 = ( BD1L1 & ( (!WC1_address[2] & !WC1_address[1]) ) );


--ED1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X3_Y5_N35
--register power-up is low

ED1_monitor_error = DFFEAS(ED1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at MLABCELL_X6_Y4_N9
WC1L81 = ( ED1_monitor_error & ( YD1_q_a[0] & ( (!WC1_address[8]) # ((BD1L2 & ((!BD1_oci_ienable[0]) # (!WC1_address[0])))) ) ) ) # ( !ED1_monitor_error & ( YD1_q_a[0] & ( (!WC1_address[8]) # ((!BD1_oci_ienable[0] & (BD1L2 & WC1_address[0]))) ) ) ) # ( ED1_monitor_error & ( !YD1_q_a[0] & ( (WC1_address[8] & (BD1L2 & ((!BD1_oci_ienable[0]) # (!WC1_address[0])))) ) ) ) # ( !ED1_monitor_error & ( !YD1_q_a[0] & ( (WC1_address[8] & (!BD1_oci_ienable[0] & (BD1L2 & WC1_address[0]))) ) ) );


--Z1L33 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0]~0 at LABCELL_X11_Y5_N3
Z1L33 = ( Z1_edge_capture[0] & ( A1L99 & ( (!TC1_W_alu_result[2] & ((!TC1_W_alu_result[3]) # (Z1_irq_mask[0]))) # (TC1_W_alu_result[2] & ((TC1_W_alu_result[3]))) ) ) ) # ( !Z1_edge_capture[0] & ( A1L99 & ( (!TC1_W_alu_result[2] & ((!TC1_W_alu_result[3]) # (Z1_irq_mask[0]))) ) ) ) # ( Z1_edge_capture[0] & ( !A1L99 & ( (TC1_W_alu_result[3] & ((TC1_W_alu_result[2]) # (Z1_irq_mask[0]))) ) ) ) # ( !Z1_edge_capture[0] & ( !A1L99 & ( (Z1_irq_mask[0] & (!TC1_W_alu_result[2] & TC1_W_alu_result[3])) ) ) );


--CC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~4 at LABCELL_X16_Y2_N33
CC1L14 = (!TC1_W_alu_result[4] & !TC1_W_alu_result[3]);


--DB1L150 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[0]~0 at LABCELL_X16_Y2_N57
DB1L150 = ( CC1L14 & ( (!TC1_W_alu_result[2] & (DB1_timeout_occurred)) # (TC1_W_alu_result[2] & ((DB1_control_register))) ) );


--TC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X18_Y8_N25
--register power-up is low

TC1_E_invert_arith_src_msb = DFFEAS(TC1L354, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16 at LABCELL_X27_Y4_N33
TC1L871 = ( TC1_W_alu_result[17] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1L962Q)))) ) ) # ( !TC1_W_alu_result[17] & ( (TC1_R_ctrl_ld & TC1L962Q) ) );


--TC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~17 at MLABCELL_X25_Y4_N15
TC1L877 = ( TC1_R_ctrl_br_cmp & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[7]) ) ) # ( !TC1_R_ctrl_br_cmp & ( (!TC1_R_ctrl_ld & (TC1_W_alu_result[23] & (!TC1_R_ctrl_rd_ctl_reg))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[7])))) ) );


--TC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~18 at MLABCELL_X25_Y4_N42
TC1L876 = ( TC1_R_ctrl_ld & ( TC1_av_ld_byte2_data[6] ) ) # ( !TC1_R_ctrl_ld & ( (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_rd_ctl_reg & TC1_W_alu_result[22])) ) );


--TC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~19 at MLABCELL_X25_Y4_N45
TC1L875 = ( TC1_av_ld_byte2_data[5] & ( ((!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_rd_ctl_reg & TC1_W_alu_result[21]))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte2_data[5] & ( (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_ld & TC1_W_alu_result[21]))) ) );


--TC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~20 at MLABCELL_X25_Y4_N36
TC1L874 = ( TC1_W_alu_result[20] & ( TC1_R_ctrl_br_cmp & ( (TC1L966Q & TC1_R_ctrl_ld) ) ) ) # ( !TC1_W_alu_result[20] & ( TC1_R_ctrl_br_cmp & ( (TC1L966Q & TC1_R_ctrl_ld) ) ) ) # ( TC1_W_alu_result[20] & ( !TC1_R_ctrl_br_cmp & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg)) # (TC1_R_ctrl_ld & ((TC1L966Q))) ) ) ) # ( !TC1_W_alu_result[20] & ( !TC1_R_ctrl_br_cmp & ( (TC1L966Q & TC1_R_ctrl_ld) ) ) );


--TC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~21 at LABCELL_X27_Y4_N48
TC1L873 = ( TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[19] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[3]) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[19] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg)) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte2_data[3]))) ) ) ) # ( TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[19] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[3]) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[19] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[3]) ) ) );


--TC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~22 at MLABCELL_X25_Y4_N30
TC1L872 = ( TC1_av_ld_byte2_data[2] & ( TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_ld ) ) ) # ( TC1_av_ld_byte2_data[2] & ( !TC1_R_ctrl_rd_ctl_reg & ( ((TC1_W_alu_result[18] & !TC1_R_ctrl_br_cmp)) # (TC1_R_ctrl_ld) ) ) ) # ( !TC1_av_ld_byte2_data[2] & ( !TC1_R_ctrl_rd_ctl_reg & ( (TC1_W_alu_result[18] & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_ld)) ) ) );


--TC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~23 at MLABCELL_X21_Y6_N54
TC1L879 = ( TC1_av_ld_byte3_data[1] & ( ((!TC1_R_ctrl_br_cmp & (TC1_W_alu_result[25] & !TC1_R_ctrl_rd_ctl_reg))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte3_data[1] & ( (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_ld & (TC1_W_alu_result[25] & !TC1_R_ctrl_rd_ctl_reg))) ) );


--TC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~24 at LABCELL_X27_Y4_N45
TC1L878 = ( TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[24] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[0]) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[24] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg)) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte3_data[0]))) ) ) ) # ( TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[24] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[0]) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[24] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[0]) ) ) );


--TC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25 at MLABCELL_X25_Y6_N51
TC1L881 = ( TC1_R_ctrl_ld & ( TC1_W_alu_result[27] & ( TC1_av_ld_byte3_data[3] ) ) ) # ( !TC1_R_ctrl_ld & ( TC1_W_alu_result[27] & ( (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp) ) ) ) # ( TC1_R_ctrl_ld & ( !TC1_W_alu_result[27] & ( TC1_av_ld_byte3_data[3] ) ) );


--TC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26 at LABCELL_X27_Y4_N12
TC1L880 = ( TC1_W_alu_result[26] & ( TC1_av_ld_byte3_data[2] & ( ((!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp)) # (TC1_R_ctrl_ld) ) ) ) # ( !TC1_W_alu_result[26] & ( TC1_av_ld_byte3_data[2] & ( TC1_R_ctrl_ld ) ) ) # ( TC1_W_alu_result[26] & ( !TC1_av_ld_byte3_data[2] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & !TC1_R_ctrl_br_cmp)) ) ) );


--TC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27 at LABCELL_X27_Y4_N57
TC1L883 = ( TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[29] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[5]) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[29] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg)) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte3_data[5]))) ) ) ) # ( TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[29] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[5]) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[29] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[5]) ) ) );


--TC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28 at LABCELL_X27_Y4_N30
TC1L882 = ( TC1_R_ctrl_ld & ( TC1_av_ld_byte3_data[4] ) ) # ( !TC1_R_ctrl_ld & ( (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & TC1_W_alu_result[28])) ) );


--TC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29 at MLABCELL_X21_Y5_N57
TC1L885 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_W_alu_result[31] & ( (TC1_R_ctrl_ld & TC1L1016Q) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_W_alu_result[31] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_br_cmp)) # (TC1_R_ctrl_ld & ((TC1L1016Q))) ) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( !TC1_W_alu_result[31] & ( (TC1_R_ctrl_ld & TC1L1016Q) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_W_alu_result[31] & ( (TC1_R_ctrl_ld & TC1L1016Q) ) ) );


--TC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30 at LABCELL_X19_Y4_N57
TC1L884 = ( TC1_R_ctrl_rd_ctl_reg & ( (TC1_av_ld_byte3_data[6] & TC1_R_ctrl_ld) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_br_cmp & (TC1_W_alu_result[30]))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[6])))) ) );


--TC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17 at LABCELL_X17_Y6_N18
TC1L614 = ( TC1_D_iw[16] & ( TC1L280Q & ( (!TC1_D_iw[11] & (!TC1_D_iw[15] & (TC1_D_iw[14] & TC1_D_iw[13]))) ) ) );


--TC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X19_Y7_N21
TC1_D_op_wrctl = ( TC1L614 & ( TC1L584 ) );


--BD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X2_Y4_N0
BD1L16 = ( WC1_address[0] & ( BD1L1 & ( (WC1L18Q & (WC1_write & (!WC1_address[2] & !WC1_address[1]))) ) ) );


--DB1L149 is nios_system:u0|nios_system_timer_0:timer_0|period_l_wr_strobe~1 at LABCELL_X16_Y2_N42
DB1L149 = ( XB9L2 & ( (BC1L9 & (!ZB9_wait_latency_counter[0] & DB1L148)) ) );


--DB1_delayed_unxcounter_is_zeroxx0 is nios_system:u0|nios_system_timer_0:timer_0|delayed_unxcounter_is_zeroxx0 at FF_X17_Y2_N25
--register power-up is low

DB1_delayed_unxcounter_is_zeroxx0 = DFFEAS(DB1L97, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_internal_counter[1] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[1] at FF_X16_Y2_N49
--register power-up is low

DB1_internal_counter[1] = DFFEAS(DB1L135, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1L93 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~0 at LABCELL_X17_Y1_N48
DB1L93 = ( !DB1_internal_counter[15] & ( (!DB1_internal_counter[21] & (!DB1_internal_counter[12] & (!DB1_internal_counter[13] & !DB1L115Q))) ) );


--DB1_internal_counter[0] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[0] at FF_X16_Y2_N10
--register power-up is low

DB1_internal_counter[0] = DFFEAS(DB1L136, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1L94 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~1 at LABCELL_X17_Y1_N42
DB1L94 = ( !DB1_internal_counter[17] & ( DB1_internal_counter[0] & ( (!DB1_internal_counter[10] & (!DB1_internal_counter[20] & (!DB1_internal_counter[16] & !DB1L113Q))) ) ) );


--DB1_internal_counter[22] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[22] at FF_X17_Y1_N55
--register power-up is low

DB1_internal_counter[22] = DFFEAS(DB1L137, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[19] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[19] at FF_X17_Y1_N58
--register power-up is low

DB1_internal_counter[19] = DFFEAS(DB1L138, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[18] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[18] at FF_X16_Y2_N2
--register power-up is low

DB1_internal_counter[18] = DFFEAS(DB1L139, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[14] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[14] at FF_X16_Y2_N7
--register power-up is low

DB1_internal_counter[14] = DFFEAS(DB1L140, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[11] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[11] at FF_X17_Y1_N53
--register power-up is low

DB1_internal_counter[11] = DFFEAS(DB1L141, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[9] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[9] at FF_X16_Y2_N5
--register power-up is low

DB1_internal_counter[9] = DFFEAS(DB1L142, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1L95 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~2 at LABCELL_X16_Y2_N18
DB1L95 = ( DB1_internal_counter[18] & ( DB1L121Q & ( (DB1_internal_counter[9] & (DB1_internal_counter[22] & (DB1_internal_counter[14] & DB1_internal_counter[19]))) ) ) );


--DB1_internal_counter[8] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[8] at FF_X16_Y2_N31
--register power-up is low

DB1_internal_counter[8] = DFFEAS(DB1L143, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[5] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[5] at FF_X17_Y2_N20
--register power-up is low

DB1_internal_counter[5] = DFFEAS(DB1L144, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[4] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[4] at FF_X16_Y2_N52
--register power-up is low

DB1_internal_counter[4] = DFFEAS(DB1L145, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[3] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[3] at FF_X17_Y2_N5
--register power-up is low

DB1_internal_counter[3] = DFFEAS(DB1L146, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1_internal_counter[2] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[2] at FF_X17_Y2_N22
--register power-up is low

DB1_internal_counter[2] = DFFEAS(DB1L147, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1L96 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~3 at LABCELL_X17_Y2_N0
DB1L96 = ( DB1_internal_counter[4] & ( (DB1_internal_counter[8] & (DB1_internal_counter[2] & (DB1_internal_counter[5] & DB1_internal_counter[3]))) ) );


--DB1L97 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~4 at LABCELL_X17_Y2_N24
DB1L97 = ( DB1L95 & ( (DB1L96 & (DB1L94 & (DB1L93 & DB1_internal_counter[1]))) ) );


--DB1L156 is nios_system:u0|nios_system_timer_0:timer_0|timeout_occurred~0 at LABCELL_X17_Y2_N6
DB1L156 = ( DB1_timeout_occurred & ( DB1L97 & ( (!CC1L14) # ((!DB1L149) # (TC1_W_alu_result[2])) ) ) ) # ( !DB1_timeout_occurred & ( DB1L97 & ( (!DB1_delayed_unxcounter_is_zeroxx0 & ((!CC1L14) # ((!DB1L149) # (TC1_W_alu_result[2])))) ) ) ) # ( DB1_timeout_occurred & ( !DB1L97 & ( (!CC1L14) # ((!DB1L149) # (TC1_W_alu_result[2])) ) ) );


--DB1L101 is nios_system:u0|nios_system_timer_0:timer_0|control_register~0 at LABCELL_X16_Y2_N36
DB1L101 = ( DB1_control_register & ( DB1L149 & ( (!TC1_W_alu_result[2]) # ((!CC1L14) # (TC1_d_writedata[0])) ) ) ) # ( !DB1_control_register & ( DB1L149 & ( (TC1_W_alu_result[2] & (TC1_d_writedata[0] & CC1L14)) ) ) ) # ( DB1_control_register & ( !DB1L149 ) );


--TC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1 at LABCELL_X24_Y6_N3
TC1L243 = ( TC1L597 & ( TC1L584 ) ) # ( !TC1L597 & ( (TC1L584 & ((TC1L242) # (TC1L599))) ) );


--TC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X24_Y6_N0
TC1_R_ctrl_rot_right_nxt = ( TC1L598 & ( TC1L584 ) );


--TC1L481 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19 at LABCELL_X23_Y4_N3
TC1L481 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[30])) # (TC1_R_ctrl_shift_rot_right & ((TC1L400)));


--WC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X15_Y4_N56
--register power-up is low

WC1_writedata[2] = DFFEAS(WB1L24, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--NB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X9_Y3_N49
--register power-up is low

NB1_b_full = DFFEAS(NB1L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X9_Y3_N41
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X9_Y3_N32
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X9_Y3_N38
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X9_Y3_N35
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X9_Y3_N27
U1L57 = ( RB1_counter_reg_bit[3] & ( ((RB1_counter_reg_bit[2]) # (RB1_counter_reg_bit[0])) # (RB1_counter_reg_bit[1]) ) );


--RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X9_Y3_N46
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X9_Y3_N44
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X11_Y3_N18
U1L58 = ( !U1L57 & ( !NB1_b_full & ( (!RB1L31Q & !RB1_counter_reg_bit[5]) ) ) );


--EB1L66Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X8_Y3_N20
--register power-up is low

EB1L66Q = AMPP_FUNCTION(A1L23, EB1L65, !AB1_r_sync_rst);


--U1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X11_Y3_N27
U1L82 = ( U1_pause_irq & ( U1_read_0 & ( (EB1L66Q & NB2_b_non_empty) ) ) ) # ( !U1_pause_irq & ( U1_read_0 & ( (EB1L66Q & NB2_b_non_empty) ) ) ) # ( U1_pause_irq & ( !U1_read_0 ) ) # ( !U1_pause_irq & ( !U1_read_0 & ( (EB1L66Q & NB2_b_non_empty) ) ) );


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X10_Y3_N54
U1L59 = ( U1L22 & ( U1L18 ) ) # ( !U1L22 & ( (U1L18 & ((RB2_counter_reg_bit[0]) # (U1L26))) ) );


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X10_Y3_N18
U1L60 = ( !U1L2 & ( (!U1L14 & (!U1L6 & (!U1L59 & !U1L10))) ) );


--Z1L1 is nios_system:u0|nios_system_pushbuttons:pushbuttons|always1~0 at LABCELL_X10_Y2_N39
Z1L1 = ( TC1_W_alu_result[3] & ( (TC1_d_write & (!ZB6_wait_latency_counter[0] & !BC1L12Q)) ) );


--Z1L2 is nios_system:u0|nios_system_pushbuttons:pushbuttons|always1~1 at LABCELL_X10_Y2_N45
Z1L2 = ( XB6L1 & ( (!ZB6_wait_latency_counter[1] & (EB1_rst1 & (Z1L1 & !TC1_W_alu_result[2]))) ) );


--Z1L23 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture_wr_strobe~0 at LABCELL_X10_Y2_N42
Z1L23 = ( Z1L1 & ( (!ZB6_wait_latency_counter[1] & (EB1_rst1 & (XB6L1 & TC1_W_alu_result[2]))) ) );


--Z1_d1_data_in[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[3] at FF_X19_Y2_N8
--register power-up is low

Z1_d1_data_in[3] = DFFEAS(Z1L10, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_d2_data_in[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[3] at FF_X10_Y2_N5
--register power-up is low

Z1_d2_data_in[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , Z1_d1_data_in[3],  ,  , VCC);


--Z1L24 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~0 at LABCELL_X10_Y2_N0
Z1L24 = ( Z1_edge_capture[3] & ( !Z1L23 ) ) # ( !Z1_edge_capture[3] & ( (!Z1_d2_data_in[3] & (!Z1L23 & Z1_d1_data_in[3])) ) );


--Z1_d2_data_in[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[0] at FF_X10_Y5_N59
--register power-up is low

Z1_d2_data_in[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , Z1_d1_data_in[0],  ,  , VCC);


--Z1_d1_data_in[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[0] at FF_X11_Y5_N17
--register power-up is low

Z1_d1_data_in[0] = DFFEAS(Z1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1L25 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~1 at LABCELL_X10_Y5_N54
Z1L25 = ( Z1_edge_capture[0] & ( !Z1L23 ) ) # ( !Z1_edge_capture[0] & ( (!Z1L23 & (!Z1_d2_data_in[0] & Z1_d1_data_in[0])) ) );


--Z1_d1_data_in[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[1] at FF_X11_Y5_N8
--register power-up is low

Z1_d1_data_in[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , A1L101,  ,  , VCC);


--Z1_d2_data_in[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[1] at FF_X11_Y5_N47
--register power-up is low

Z1_d2_data_in[1] = DFFEAS(Z1L14, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1L26 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~2 at LABCELL_X11_Y5_N9
Z1L26 = ( Z1_edge_capture[1] & ( Z1_d1_data_in[1] & ( !Z1L23 ) ) ) # ( !Z1_edge_capture[1] & ( Z1_d1_data_in[1] & ( (!Z1L23 & !Z1_d2_data_in[1]) ) ) ) # ( Z1_edge_capture[1] & ( !Z1_d1_data_in[1] & ( !Z1L23 ) ) );


--Z1_d1_data_in[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[2] at FF_X11_Y5_N53
--register power-up is low

Z1_d1_data_in[2] = DFFEAS(Z1L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_d2_data_in[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[2] at FF_X11_Y5_N50
--register power-up is low

Z1_d2_data_in[2] = DFFEAS(Z1L16, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1L27 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~3 at LABCELL_X11_Y5_N30
Z1L27 = ( Z1_edge_capture[2] & ( Z1_d1_data_in[2] & ( !Z1L23 ) ) ) # ( !Z1_edge_capture[2] & ( Z1_d1_data_in[2] & ( (!Z1_d2_data_in[2] & !Z1L23) ) ) ) # ( Z1_edge_capture[2] & ( !Z1_d1_data_in[2] & ( !Z1L23 ) ) );


--BD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X15_Y4_N10
--register power-up is low

BD1_oci_ienable[31] = DFFEAS(BD1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  , BD1L16,  ,  ,  ,  );


--BD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X9_Y4_N45
BD1L13 = ( BD1_oci_ienable[31] & ( (BD1L2 & WC1_address[0]) ) );


--TC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X16_Y7_N21
TC1L569 = ( TC1L233 & ( TC1_D_iw[4] ) ) # ( !TC1L233 & ( (!TC1L235) # (TC1_D_iw[4]) ) );


--TC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X13_Y7_N57
TC1L388 = ( TC1L130 & ( TC1L234 & ( (!TC1L236) # (TC1L122) ) ) ) # ( !TC1L130 & ( TC1L234 & ( (!TC1L236) # (TC1L122) ) ) ) # ( TC1L130 & ( !TC1L234 & ( TC1L236 ) ) ) # ( !TC1L130 & ( !TC1L234 & ( (TC1L236) # (TC1L122) ) ) );


--PD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X4_Y5_N5
--register power-up is low

PD1_jdo[19] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[19],  ,  , VCC);


--PD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X2_Y5_N8
--register power-up is low

PD1_jdo[18] = DFFEAS(PD1L33, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--ED1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X9_Y4_N3
ED1L2 = ((!PD1_jdo[18] & ED1_break_on_reset)) # (PD1_jdo[19]);


--SD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X11_Y1_N13
--register power-up is low

SD1_din_s1 = DFFEAS(SD1L2, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X15_Y4_N19
--register power-up is low

WC1_writedata[3] = DFFEAS(WB1L25, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at MLABCELL_X15_Y4_N42
BD1L15 = ( WC1_writedata[3] & ( (BD1_oci_single_step_mode) # (BD1L17) ) ) # ( !WC1_writedata[3] & ( (!BD1L17 & BD1_oci_single_step_mode) ) );


--TC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X13_Y7_N33
TC1L570 = ( ZC2_q_b[8] & ( (!TC1L234 & (((ZC2_q_b[0])))) # (TC1L234 & (((ZC2_q_b[24])) # (TC1L236))) ) ) # ( !ZC2_q_b[8] & ( (!TC1L234 & (((ZC2_q_b[0])))) # (TC1L234 & (!TC1L236 & ((ZC2_q_b[24])))) ) );


--TC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X13_Y7_N30
TC1L389 = ( TC1L122 & ( ((TC1L130) # (TC1L236)) # (TC1L234) ) ) # ( !TC1L122 & ( !TC1L234 $ (!TC1L236) ) );


--TC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X13_Y7_N15
TC1L571 = ( TC1L234 & ( (!TC1L236 & (ZC2_q_b[25])) # (TC1L236 & ((ZC2_q_b[9]))) ) ) # ( !TC1L234 & ( ZC2_q_b[1] ) );


--TC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at MLABCELL_X15_Y7_N12
TC1L572 = ( ZC2_q_b[2] & ( (!TC1L234) # ((!TC1L236 & ((ZC2_q_b[26]))) # (TC1L236 & (ZC2_q_b[10]))) ) ) # ( !ZC2_q_b[2] & ( (TC1L234 & ((!TC1L236 & ((ZC2_q_b[26]))) # (TC1L236 & (ZC2_q_b[10])))) ) );


--AE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X7_Y6_N31
--register power-up is low

AE1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23), !AB1L15,  ,  , AE1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--TC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X13_Y7_N39
TC1L387 = ( TC1L234 & ( (!TC1L236) # (!TC1L122) ) ) # ( !TC1L234 & ( ((TC1L130 & !TC1L122)) # (TC1L236) ) );


--WC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X9_Y4_N54
WC1L82 = ( BD1L2 & ( BD1_oci_ienable[1] & ( (!WC1_address[8] & (((YD1_q_a[1])))) # (WC1_address[8] & (ED1L11Q & ((!WC1_address[0])))) ) ) ) # ( !BD1L2 & ( BD1_oci_ienable[1] & ( (!WC1_address[8] & YD1_q_a[1]) ) ) ) # ( BD1L2 & ( !BD1_oci_ienable[1] & ( (!WC1_address[8] & (((YD1_q_a[1])))) # (WC1_address[8] & (((WC1_address[0])) # (ED1L11Q))) ) ) ) # ( !BD1L2 & ( !BD1_oci_ienable[1] & ( (!WC1_address[8] & YD1_q_a[1]) ) ) );


--ED1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X9_Y4_N50
--register power-up is low

ED1_monitor_go = DFFEAS(ED1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X9_Y4_N24
WC1L83 = ( BD1L2 & ( ED1_monitor_go & ( (!WC1_address[8] & (((YD1_q_a[2])))) # (WC1_address[8] & ((!WC1_address[0]) # ((!BD1_oci_ienable[2])))) ) ) ) # ( !BD1L2 & ( ED1_monitor_go & ( (YD1_q_a[2] & !WC1_address[8]) ) ) ) # ( BD1L2 & ( !ED1_monitor_go & ( (!WC1_address[8] & (((YD1_q_a[2])))) # (WC1_address[8] & (WC1_address[0] & ((!BD1_oci_ienable[2])))) ) ) ) # ( !BD1L2 & ( !ED1_monitor_go & ( (YD1_q_a[2] & !WC1_address[8]) ) ) );


--BD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1 at LABCELL_X9_Y4_N21
BD1L12 = ( WC1_address[0] & ( BD1_oci_ienable[31] & ( BD1L2 ) ) ) # ( !WC1_address[0] & ( BD1_oci_ienable[31] & ( (BD1L2 & BD1_oci_single_step_mode) ) ) ) # ( !WC1_address[0] & ( !BD1_oci_ienable[31] & ( (BD1L2 & BD1_oci_single_step_mode) ) ) );


--TC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X13_Y7_N11
--register power-up is low

TC1_d_writedata[27] = DFFEAS(TC1L573, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~27 at LABCELL_X13_Y7_N6
WB2L52 = ( TC1_d_writedata[27] & ( WB2_saved_grant[0] ) );


--TC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X21_Y7_N20
--register power-up is low

TC1_d_writedata[28] = DFFEAS(TC1L574, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~28 at MLABCELL_X21_Y7_N21
WB2L53 = ( TC1_d_writedata[28] & ( WB2_saved_grant[0] ) );


--TC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X15_Y7_N44
--register power-up is low

TC1_d_writedata[29] = DFFEAS(TC1L575, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~29 at MLABCELL_X15_Y7_N45
WB2L54 = (TC1_d_writedata[29] & WB2_saved_grant[0]);


--TC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X15_Y7_N16
--register power-up is low

TC1_d_writedata[30] = DFFEAS(TC1L576, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~30 at MLABCELL_X15_Y7_N0
WB2L55 = (TC1_d_writedata[30] & WB2_saved_grant[0]);


--TC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X15_Y7_N37
--register power-up is low

TC1_d_writedata[31] = DFFEAS(TC1L577, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~31 at MLABCELL_X15_Y3_N0
WB2L56 = ( WB2_saved_grant[0] & ( TC1_d_writedata[31] ) );


--TC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20 at LABCELL_X23_Y4_N42
TC1L469 = ( TC1_E_shift_rot_result[20] & ( (TC1_E_shift_rot_result[18]) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1_E_shift_rot_result[20] & ( (!TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[18]) ) );


--HC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18 at LABCELL_X19_Y6_N0
HC1L31 = ( UB2L1 & ( (((UB3L1 & ZD1_q_a[24])) # (HC1L14)) # (ZB3_av_readdata_pre[24]) ) ) # ( !UB2L1 & ( ((UB3L1 & ZD1_q_a[24])) # (HC1L14) ) );


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X15_Y6_N29
--register power-up is low

U1_rvalid = DFFEAS(U1L88, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1005 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~0 at LABCELL_X19_Y6_N6
TC1L1005 = ( TC1L703 & ( ZD1_q_a[23] & ( ((!TC1_av_ld_aligning_data & UB3L1)) # (TC1L1006) ) ) ) # ( !TC1L703 & ( ZD1_q_a[23] & ( (!TC1_av_ld_aligning_data & (((UB3L1)) # (TC1L1006))) # (TC1_av_ld_aligning_data & (((TC1L893)))) ) ) ) # ( TC1L703 & ( !ZD1_q_a[23] & ( TC1L1006 ) ) ) # ( !TC1L703 & ( !ZD1_q_a[23] & ( (!TC1_av_ld_aligning_data & (TC1L1006)) # (TC1_av_ld_aligning_data & ((TC1L893))) ) ) );


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X11_Y4_N53
--register power-up is low

U1_woverflow = DFFEAS(U1L93, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X11_Y4_N32
--register power-up is low

U1_ac = DFFEAS(U1L62, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X1_Y5_N3
QD1L5 = (!N1_irf_reg[2][0] & !N1_irf_reg[2][1]);


--QD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X1_Y5_N6
QD1L65 = ( QD1_sr[35] & ( ((ED1_monitor_error & QD1L5)) # (ND1L3) ) ) # ( !QD1_sr[35] & ( (!ND1L3 & (ED1_monitor_error & QD1L5)) ) );


--QD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]~19 at LABCELL_X1_Y3_N36
QD1L41 = ( Q1_state[3] & ( N1_irf_reg[2][1] & ( (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & ((!N1_irf_reg[2][0]) # (Q1_state[4])))) ) ) ) # ( !Q1_state[3] & ( N1_irf_reg[2][1] & ( (Q1_state[4] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg)) ) ) ) # ( Q1_state[3] & ( !N1_irf_reg[2][1] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) ) ) # ( !Q1_state[3] & ( !N1_irf_reg[2][1] & ( (Q1_state[4] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg)) ) ) );


--QD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X1_Y5_N24
QD1L66 = ( QD1_sr[18] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[16]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[16]))) # (ND1L3) ) ) # ( !QD1_sr[18] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[16]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[16])))) ) );


--QD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]~21 at LABCELL_X1_Y3_N3
QD1L42 = ( !N1_irf_reg[2][1] & ( (N1_irf_reg[2][0] & ((!H1_splitter_nodes_receive_1[3]) # ((!Q1_state[4]) # (N1_virtual_ir_scan_reg)))) ) );


--DB1L151 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[1]~1 at MLABCELL_X15_Y2_N33
DB1L151 = ( ZB2_av_readdata_pre[2] & ( (!TC1_W_alu_result[3] & (!TC1_W_alu_result[4] & !TC1_W_alu_result[2])) ) );


--EB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X3_Y3_N22
--register power-up is low

EB1_wdata[1] = AMPP_FUNCTION(A1L5, EB1_td_shift[5], !N1_clr_reg, GND, EB1L100);


--BB1_read_mux_out[1] is nios_system:u0|nios_system_switches:switches|read_mux_out[1] at LABCELL_X18_Y3_N45
BB1_read_mux_out[1] = ( sw_d2[1] & ( !TC1_W_alu_result[2] & ( !TC1_W_alu_result[3] ) ) );


--Z1L34 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[1]~1 at LABCELL_X11_Y5_N27
Z1L34 = ( A1L101 & ( Z1_irq_mask[1] & ( (!TC1_W_alu_result[2]) # ((TC1_W_alu_result[3] & Z1_edge_capture[1])) ) ) ) # ( !A1L101 & ( Z1_irq_mask[1] & ( (TC1_W_alu_result[3] & ((!TC1_W_alu_result[2]) # (Z1_edge_capture[1]))) ) ) ) # ( A1L101 & ( !Z1_irq_mask[1] & ( (!TC1_W_alu_result[3] & (!TC1_W_alu_result[2])) # (TC1_W_alu_result[3] & (TC1_W_alu_result[2] & Z1_edge_capture[1])) ) ) ) # ( !A1L101 & ( !Z1_irq_mask[1] & ( (TC1_W_alu_result[3] & (TC1_W_alu_result[2] & Z1_edge_capture[1])) ) ) );


--EB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X3_Y3_N37
--register power-up is low

EB1_wdata[2] = AMPP_FUNCTION(A1L5, EB1_td_shift[6], !N1_clr_reg, GND, EB1L100);


--BB1_read_mux_out[2] is nios_system:u0|nios_system_switches:switches|read_mux_out[2] at LABCELL_X16_Y3_N30
BB1_read_mux_out[2] = ( !TC1_W_alu_result[3] & ( (!TC1_W_alu_result[2] & sw_d2[2]) ) );


--Z1L35 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[2]~2 at LABCELL_X11_Y5_N18
Z1L35 = ( Z1_irq_mask[2] & ( TC1_W_alu_result[2] & ( (Z1_edge_capture[2] & TC1_W_alu_result[3]) ) ) ) # ( !Z1_irq_mask[2] & ( TC1_W_alu_result[2] & ( (Z1_edge_capture[2] & TC1_W_alu_result[3]) ) ) ) # ( Z1_irq_mask[2] & ( !TC1_W_alu_result[2] & ( (TC1_W_alu_result[3]) # (A1L103) ) ) ) # ( !Z1_irq_mask[2] & ( !TC1_W_alu_result[2] & ( (A1L103 & !TC1_W_alu_result[3]) ) ) );


--EB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X3_Y3_N40
--register power-up is low

EB1_wdata[3] = AMPP_FUNCTION(A1L5, EB1_td_shift[7], !N1_clr_reg, GND, EB1L100);


--BB1_read_mux_out[3] is nios_system:u0|nios_system_switches:switches|read_mux_out[3] at LABCELL_X16_Y3_N33
BB1_read_mux_out[3] = ( !TC1_W_alu_result[3] & ( (!TC1_W_alu_result[2] & sw_d2[3]) ) );


--Z1L36 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[3]~3 at MLABCELL_X15_Y4_N51
Z1L36 = ( TC1_W_alu_result[2] & ( Z1_edge_capture[3] & ( TC1_W_alu_result[3] ) ) ) # ( !TC1_W_alu_result[2] & ( Z1_edge_capture[3] & ( (!TC1_W_alu_result[3] & (A1L105)) # (TC1_W_alu_result[3] & ((Z1_irq_mask[3]))) ) ) ) # ( !TC1_W_alu_result[2] & ( !Z1_edge_capture[3] & ( (!TC1_W_alu_result[3] & (A1L105)) # (TC1_W_alu_result[3] & ((Z1_irq_mask[3]))) ) ) );


--EB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X3_Y3_N7
--register power-up is low

EB1_wdata[4] = AMPP_FUNCTION(A1L5, EB1_td_shift[8], !N1_clr_reg, GND, EB1L100);


--BB1_read_mux_out[4] is nios_system:u0|nios_system_switches:switches|read_mux_out[4] at LABCELL_X16_Y4_N45
BB1_read_mux_out[4] = (!TC1_W_alu_result[2] & (!TC1_W_alu_result[3] & sw_d2[4]));


--EB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X3_Y3_N4
--register power-up is low

EB1_wdata[5] = AMPP_FUNCTION(A1L5, EB1L105, !N1_clr_reg, EB1L100);


--BB1_read_mux_out[5] is nios_system:u0|nios_system_switches:switches|read_mux_out[5] at LABCELL_X16_Y3_N12
BB1_read_mux_out[5] = ( sw_d2[5] & ( (!TC1_W_alu_result[2] & !TC1_W_alu_result[3]) ) );


--EB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X3_Y3_N1
--register power-up is low

EB1_wdata[6] = AMPP_FUNCTION(A1L5, EB1L107, !N1_clr_reg, EB1L100);


--BB1_read_mux_out[6] is nios_system:u0|nios_system_switches:switches|read_mux_out[6] at LABCELL_X16_Y3_N15
BB1_read_mux_out[6] = ( !TC1_W_alu_result[3] & ( (!TC1_W_alu_result[2] & sw_d2[6]) ) );


--EB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X3_Y3_N19
--register power-up is low

EB1_wdata[7] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, GND, EB1L100);


--BB1_read_mux_out[7] is nios_system:u0|nios_system_switches:switches|read_mux_out[7] at LABCELL_X16_Y3_N42
BB1_read_mux_out[7] = ( sw_d2[7] & ( !TC1_W_alu_result[2] & ( !TC1_W_alu_result[3] ) ) );


--U1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X13_Y4_N30
U1L63 = ( EB1_rst1 & ( !BC1_write_accepted & ( (!YB1L6Q & (TC1_d_write & (CC1L9 & !U1_av_waitrequest))) ) ) );


--U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X11_Y4_N12
U1L75 = ( !NB1_b_full & ( !TC1_W_alu_result[2] & ( U1L63 ) ) );


--NB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X9_Y3_N24
NB1L6 = ( !RB1_counter_reg_bit[4] & ( (!RB1_counter_reg_bit[1] & (!RB1_counter_reg_bit[2] & !RB1_counter_reg_bit[5])) ) );


--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X9_Y3_N57
NB1L7 = ( NB1L6 & ( (!RB1_counter_reg_bit[3] & (RB1_counter_reg_bit[0] & U1L84)) ) );


--NB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at MLABCELL_X8_Y3_N51
NB1L8 = ( NB1_b_non_empty & ( NB1_b_full ) ) # ( !NB1_b_non_empty & ( NB1_b_full ) ) # ( NB1_b_non_empty & ( !NB1_b_full & ( (!NB1L7) # (U1_fifo_wr) ) ) ) # ( !NB1_b_non_empty & ( !NB1_b_full & ( U1_fifo_wr ) ) );


--NB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X10_Y3_N57
NB2L1 = ( !RB2_counter_reg_bit[5] & ( (!RB2_counter_reg_bit[4] & ((!EB1L64Q) # (NB2_b_full))) ) );


--NB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X10_Y3_N27
NB2L2 = ( RB2_counter_reg_bit[0] & ( (!RB2L30Q & (!RB2_counter_reg_bit[3] & (NB2L1 & !RB2_counter_reg_bit[1]))) ) );


--NB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X11_Y3_N30
NB2L8 = ( NB2_b_non_empty & ( U1L72 & ( (!NB2L2) # (NB2_b_full) ) ) ) # ( !NB2_b_non_empty & ( U1L72 & ( (EB1L64Q) # (NB2_b_full) ) ) ) # ( NB2_b_non_empty & ( !U1L72 ) ) # ( !NB2_b_non_empty & ( !U1L72 & ( (EB1L64Q) # (NB2_b_full) ) ) );


--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at MLABCELL_X15_Y6_N48
NB2L3 = ( U1_wr_rfifo & ( YB1L6Q ) ) # ( U1_wr_rfifo & ( !YB1L6Q & ( (!NB2_b_non_empty) # ((!U1L71) # ((!CC1L9) # (!YB8L5))) ) ) ) # ( !U1_wr_rfifo & ( !YB1L6Q & ( (NB2_b_non_empty & (U1L71 & (CC1L9 & YB8L5))) ) ) );


--EB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X8_Y3_N56
--register power-up is low

EB1_write1 = AMPP_FUNCTION(A1L23, EB1_write, !AB1_r_sync_rst, GND);


--EB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X8_Y3_N4
--register power-up is low

EB1_write2 = AMPP_FUNCTION(A1L23, EB1_write1, !AB1_r_sync_rst, GND);


--EB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at MLABCELL_X8_Y3_N3
EB1L3 = AMPP_FUNCTION(!EB1_write2, !EB1_write1);


--EB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X3_Y3_N16
--register power-up is low

EB1_write_valid = AMPP_FUNCTION(A1L5, EB1L117, !N1_clr_reg, EB1L114);


--EB1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at MLABCELL_X8_Y3_N24
EB1L63 = AMPP_FUNCTION(!U1_t_dav, !EB1_write_valid, !EB1L3, !EB1_rst2, !EB1L64Q, !EB1_write_stalled);


--EB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X2_Y3_N47
--register power-up is low

EB1_td_shift[5] = AMPP_FUNCTION(A1L5, EB1L91, !N1_clr_reg, EB1L71);


--EB1L90 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X2_Y3_N54
EB1L90 = AMPP_FUNCTION(!EB1L86, !EB1_count[9], !Q1_state[4], !EB1_td_shift[5], !EB1_rdata[2]);


--QD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at MLABCELL_X3_Y5_N48
QD1L67 = ( QD1_sr[26] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[24]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[24]))) # (ND1L3) ) ) # ( !QD1_sr[26] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[24]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[24])))) ) );


--MD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X7_Y6_N41
--register power-up is low

MD1_MonDReg[4] = DFFEAS(MD1L119, GLOBAL(A1L23),  ,  , MD1L51,  ,  ,  ,  );


--QD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X1_Y4_N39
QD1L68 = ( CD1_break_readreg[4] & ( (!ND1L3 & (((MD1_MonDReg[4])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[6])))) ) ) # ( !CD1_break_readreg[4] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[4])))) # (ND1L3 & (((QD1_sr[6])))) ) );


--PD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X1_Y4_N1
--register power-up is low

PD1_jdo[6] = DFFEAS(PD1L16, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X10_Y4_N48
MD1L162 = ( MD1_MonDReg[2] & ( MD1L137Q ) ) # ( MD1_MonDReg[2] & ( !MD1L137Q & ( WC1L105Q ) ) ) # ( !MD1_MonDReg[2] & ( !MD1L137Q & ( WC1L105Q ) ) );


--WB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~2 at LABCELL_X11_Y4_N18
WB1L23 = ( TC1_d_writedata[1] & ( WB1_saved_grant[0] ) );


--SD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X6_Y4_N38
--register power-up is low

SD4_din_s1 = DFFEAS(ND1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--SD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X9_Y4_N10
--register power-up is low

SD5_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ND1_virtual_state_uir,  ,  , VCC);


--AE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X21_Y3_N29
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE2L3, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X2_Y4_N56
--register power-up is low

QD1_sr[31] = DFFEAS( , A1L5,  ,  ,  , QD1L80,  ,  , VCC);


--QD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X1_Y5_N11
--register power-up is low

QD1_sr[33] = DFFEAS(QD1L82, A1L5,  ,  , QD1L41,  ,  ,  ,  );


--QD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at MLABCELL_X3_Y5_N51
QD1L69 = ( QD1_sr[27] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[25]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[25]))) # (ND1L3) ) ) # ( !QD1_sr[27] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[25]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[25])))) ) );


--QD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at MLABCELL_X3_Y5_N9
QD1L70 = ( QD1_sr[29] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[27]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[27]))) # (ND1L3) ) ) # ( !QD1_sr[29] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[27]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[27])))) ) );


--QD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at MLABCELL_X3_Y5_N6
QD1L71 = ( QD1_sr[28] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[26]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[26]))) # (ND1L3) ) ) # ( !QD1_sr[28] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[26]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[26])))) ) );


--key0_d3 is key0_d3 at FF_X10_Y1_N2
--register power-up is low

key0_d3 = DFFEAS(A1L97, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ED1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at MLABCELL_X3_Y5_N33
ED1L6 = ( ED1_monitor_error & ( BD1L17 & ( (!PD1_jdo[25]) # (!PD1_take_action_ocimem_a) ) ) ) # ( !ED1_monitor_error & ( BD1L17 & ( (WC1_writedata[1] & ((!PD1_jdo[25]) # (!PD1_take_action_ocimem_a))) ) ) ) # ( ED1_monitor_error & ( !BD1L17 & ( (!PD1_jdo[25]) # (!PD1_take_action_ocimem_a) ) ) );


--TC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X18_Y7_N18
TC1L353 = ( !TC1L585 & ( (!TC1L586 & ((!TC1L584) # ((!TC1L600 & !TC1L602)))) ) );


--TC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X18_Y8_N24
TC1L354 = ( TC1L596 & ( TC1_R_valid ) ) # ( !TC1L596 & ( (TC1_R_valid & ((!TC1L353) # (TC1L590))) ) );


--TC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~18 at LABCELL_X27_Y4_N24
TC1L328 = ( TC1L728Q & ( TC1L372 & ( TC1L426Q ) ) ) # ( !TC1L728Q & ( TC1L372 & ( (TC1_R_ctrl_logic) # (TC1L150) ) ) ) # ( TC1L728Q & ( !TC1L372 & ( TC1L426Q ) ) ) # ( !TC1L728Q & ( !TC1L372 & ( (TC1L150 & !TC1_R_ctrl_logic) ) ) );


--TC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~19 at MLABCELL_X25_Y4_N24
TC1L334 = ( TC1L435Q & ( ((!TC1_R_ctrl_logic & (TC1L154)) # (TC1_R_ctrl_logic & ((TC1L378)))) # (TC1_R_ctrl_shift_rot) ) ) # ( !TC1L435Q & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic & (TC1L154)) # (TC1_R_ctrl_logic & ((TC1L378))))) ) );


--TC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~20 at MLABCELL_X25_Y4_N27
TC1L333 = ( TC1L377 & ( (!TC1_R_ctrl_shift_rot & (((TC1L158)) # (TC1_R_ctrl_logic))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[22])))) ) ) # ( !TC1L377 & ( (!TC1_R_ctrl_shift_rot & (!TC1_R_ctrl_logic & (TC1L158))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[22])))) ) );


--TC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~21 at MLABCELL_X25_Y4_N57
TC1L332 = ( TC1_E_shift_rot_result[21] & ( ((!TC1_R_ctrl_logic & ((TC1L162))) # (TC1_R_ctrl_logic & (TC1L376))) # (TC1_R_ctrl_shift_rot) ) ) # ( !TC1_E_shift_rot_result[21] & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic & ((TC1L162))) # (TC1_R_ctrl_logic & (TC1L376)))) ) );


--TC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~22 at MLABCELL_X25_Y4_N3
TC1L331 = ( TC1L375 & ( (!TC1_R_ctrl_shift_rot & (((TC1L166)) # (TC1_R_ctrl_logic))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[20])))) ) ) # ( !TC1L375 & ( (!TC1_R_ctrl_shift_rot & (!TC1_R_ctrl_logic & (TC1L166))) # (TC1_R_ctrl_shift_rot & (((TC1_E_shift_rot_result[20])))) ) );


--TC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~23 at MLABCELL_X25_Y4_N54
TC1L330 = ( TC1L170 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L374)))) # (TC1_R_ctrl_shift_rot & (((TC1L430Q)))) ) ) # ( !TC1L170 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & (TC1L374))) # (TC1_R_ctrl_shift_rot & (((TC1L430Q)))) ) );


--TC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~24 at MLABCELL_X25_Y4_N0
TC1L329 = ( TC1L174 & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # ((TC1L373)))) # (TC1_R_ctrl_shift_rot & (((TC1L428Q)))) ) ) # ( !TC1L174 & ( (!TC1_R_ctrl_shift_rot & (TC1_R_ctrl_logic & ((TC1L373)))) # (TC1_R_ctrl_shift_rot & (((TC1L428Q)))) ) );


--HC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19 at LABCELL_X19_Y6_N33
HC1L32 = ( ZB3_av_readdata_pre[25] & ( ((UB3L1 & ZD1_q_a[25])) # (UB2L1) ) ) # ( !ZB3_av_readdata_pre[25] & ( (UB3L1 & ZD1_q_a[25]) ) );


--TC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~26 at LABCELL_X22_Y4_N21
TC1L380 = ( TC1_E_src2[25] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[25]))) ) ) # ( !TC1_E_src2[25] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[25])) # (TC1_R_logic_op[1] & ((TC1_E_src1[25]))) ) );


--TC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~25 at MLABCELL_X25_Y4_N18
TC1L336 = ( TC1L178 & ( (!TC1_R_ctrl_shift_rot & (((!TC1_R_ctrl_logic)) # (TC1L380))) # (TC1_R_ctrl_shift_rot & (((TC1L439Q)))) ) ) # ( !TC1L178 & ( (!TC1_R_ctrl_shift_rot & (TC1L380 & (TC1_R_ctrl_logic))) # (TC1_R_ctrl_shift_rot & (((TC1L439Q)))) ) );


--TC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~27 at LABCELL_X22_Y4_N39
TC1L379 = ( TC1_E_src1[24] & ( TC1_E_src2[24] & ( !TC1_R_logic_op[1] $ (!TC1_R_logic_op[0]) ) ) ) # ( !TC1_E_src1[24] & ( TC1_E_src2[24] & ( TC1_R_logic_op[1] ) ) ) # ( TC1_E_src1[24] & ( !TC1_E_src2[24] & ( TC1_R_logic_op[1] ) ) ) # ( !TC1_E_src1[24] & ( !TC1_E_src2[24] & ( (!TC1_R_logic_op[1] & !TC1_R_logic_op[0]) ) ) );


--TC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~26 at LABCELL_X27_Y4_N9
TC1L335 = ( TC1L379 & ( (!TC1L728Q & (((TC1L182)) # (TC1_R_ctrl_logic))) # (TC1L728Q & (((TC1_E_shift_rot_result[24])))) ) ) # ( !TC1L379 & ( (!TC1L728Q & (!TC1_R_ctrl_logic & ((TC1L182)))) # (TC1L728Q & (((TC1_E_shift_rot_result[24])))) ) );


--HC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20 at LABCELL_X19_Y6_N39
HC1L33 = ( ZB3_av_readdata_pre[27] & ( ((UB3L1 & ZD1_q_a[27])) # (UB2L1) ) ) # ( !ZB3_av_readdata_pre[27] & ( (UB3L1 & ZD1_q_a[27]) ) );


--TC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28 at LABCELL_X22_Y4_N0
TC1L382 = (!TC1_E_src2[27] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[27])) # (TC1_R_logic_op[1] & ((TC1_E_src1[27]))))) # (TC1_E_src2[27] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[27])))));


--TC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27 at LABCELL_X22_Y3_N15
TC1L338 = ( TC1L186 & ( (!TC1L728Q & ((!TC1_R_ctrl_logic) # ((TC1L382)))) # (TC1L728Q & (((TC1_E_shift_rot_result[27])))) ) ) # ( !TC1L186 & ( (!TC1L728Q & (TC1_R_ctrl_logic & ((TC1L382)))) # (TC1L728Q & (((TC1_E_shift_rot_result[27])))) ) );


--HC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21 at LABCELL_X19_Y6_N42
HC1L34 = ( ZD1_q_a[26] & ( (((ZB3_av_readdata_pre[26] & UB2L1)) # (UB3L1)) # (HC1L14) ) ) # ( !ZD1_q_a[26] & ( ((ZB3_av_readdata_pre[26] & UB2L1)) # (HC1L14) ) );


--TC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~29 at LABCELL_X22_Y4_N3
TC1L381 = ( TC1_E_src1[26] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[26]))) ) ) # ( !TC1_E_src1[26] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[26])) # (TC1_R_logic_op[1] & ((TC1_E_src2[26]))) ) );


--TC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28 at LABCELL_X27_Y4_N36
TC1L337 = ( TC1L728Q & ( TC1L190 & ( TC1_E_shift_rot_result[26] ) ) ) # ( !TC1L728Q & ( TC1L190 & ( (!TC1_R_ctrl_logic) # (TC1L381) ) ) ) # ( TC1L728Q & ( !TC1L190 & ( TC1_E_shift_rot_result[26] ) ) ) # ( !TC1L728Q & ( !TC1L190 & ( (TC1L381 & TC1_R_ctrl_logic) ) ) );


--HC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22 at LABCELL_X18_Y6_N0
HC1L35 = ( ZD1_q_a[29] & ( (((ZB3_av_readdata_pre[29] & UB2L1)) # (HC1L14)) # (UB3L1) ) ) # ( !ZD1_q_a[29] & ( ((ZB3_av_readdata_pre[29] & UB2L1)) # (HC1L14) ) );


--TC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30 at LABCELL_X22_Y4_N45
TC1L384 = ( TC1_E_src2[29] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[29]))) ) ) # ( !TC1_E_src2[29] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[29])) # (TC1_R_logic_op[1] & ((TC1_E_src1[29]))) ) );


--TC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29 at LABCELL_X27_Y4_N18
TC1L340 = ( TC1L728Q & ( TC1L146 & ( TC1L445Q ) ) ) # ( !TC1L728Q & ( TC1L146 & ( (!TC1_R_ctrl_logic) # (TC1L384) ) ) ) # ( TC1L728Q & ( !TC1L146 & ( TC1L445Q ) ) ) # ( !TC1L728Q & ( !TC1L146 & ( (TC1_R_ctrl_logic & TC1L384) ) ) );


--HC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23 at LABCELL_X19_Y6_N30
HC1L36 = ( ZB3_av_readdata_pre[28] & ( ((UB3L1 & ZD1_q_a[28])) # (UB2L1) ) ) # ( !ZB3_av_readdata_pre[28] & ( (UB3L1 & ZD1_q_a[28]) ) );


--TC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31 at LABCELL_X22_Y4_N42
TC1L383 = ( TC1_E_src2[28] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[28]))) ) ) # ( !TC1_E_src2[28] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[28])) # (TC1_R_logic_op[1] & ((TC1_E_src1[28]))) ) );


--TC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30 at LABCELL_X27_Y4_N3
TC1L339 = ( TC1L194 & ( TC1L383 & ( (!TC1L728Q) # (TC1L443Q) ) ) ) # ( !TC1L194 & ( TC1L383 & ( (!TC1L728Q & (TC1_R_ctrl_logic)) # (TC1L728Q & ((TC1L443Q))) ) ) ) # ( TC1L194 & ( !TC1L383 & ( (!TC1L728Q & (!TC1_R_ctrl_logic)) # (TC1L728Q & ((TC1L443Q))) ) ) ) # ( !TC1L194 & ( !TC1L383 & ( (TC1L728Q & TC1L443Q) ) ) );


--HC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24 at LABCELL_X19_Y6_N36
HC1L37 = ( ZD1_q_a[31] & ( ((UB2L1 & ZB3_av_readdata_pre[31])) # (UB3L1) ) ) # ( !ZD1_q_a[31] & ( (UB2L1 & ZB3_av_readdata_pre[31]) ) );


--TC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31 at MLABCELL_X21_Y5_N12
TC1L342 = ( TC1L386 & ( (!TC1L728Q & (((TC1L134)) # (TC1_R_ctrl_logic))) # (TC1L728Q & (((TC1L449Q)))) ) ) # ( !TC1L386 & ( (!TC1L728Q & (!TC1_R_ctrl_logic & ((TC1L134)))) # (TC1L728Q & (((TC1L449Q)))) ) );


--HC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25 at LABCELL_X18_Y6_N18
HC1L38 = ( ZB3_av_readdata_pre[30] & ( (((ZD1_q_a[30] & UB3L1)) # (HC1L14)) # (UB2L1) ) ) # ( !ZB3_av_readdata_pre[30] & ( ((ZD1_q_a[30] & UB3L1)) # (HC1L14) ) );


--TC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32 at LABCELL_X22_Y3_N54
TC1L341 = ( TC1L728Q & ( TC1L142 & ( TC1L447Q ) ) ) # ( !TC1L728Q & ( TC1L142 & ( (!TC1_R_ctrl_logic) # (TC1L385) ) ) ) # ( TC1L728Q & ( !TC1L142 & ( TC1L447Q ) ) ) # ( !TC1L728Q & ( !TC1L142 & ( (TC1L385 & TC1_R_ctrl_logic) ) ) );


--DB1_force_reload is nios_system:u0|nios_system_timer_0:timer_0|force_reload at FF_X15_Y2_N31
--register power-up is low

DB1_force_reload = DFFEAS(DB1L104, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L98 is nios_system:u0|nios_system_timer_0:timer_0|always0~0 at LABCELL_X17_Y2_N12
DB1L98 = ( DB1L96 & ( DB1L95 & ( ((DB1L93 & (DB1L94 & DB1_internal_counter[1]))) # (DB1_force_reload) ) ) ) # ( !DB1L96 & ( DB1L95 & ( DB1_force_reload ) ) ) # ( DB1L96 & ( !DB1L95 & ( DB1_force_reload ) ) ) # ( !DB1L96 & ( !DB1L95 & ( DB1_force_reload ) ) );


--DB1L135 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~0 at LABCELL_X16_Y2_N48
DB1L135 = ( !DB1L2 & ( !DB1L98 ) );


--DB1L99 is nios_system:u0|nios_system_timer_0:timer_0|always0~1 at LABCELL_X17_Y2_N27
DB1L99 = ( DB1_force_reload ) # ( !DB1_force_reload & ( ZB2_av_readdata_pre[2] ) );


--DB1L136 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~1 at LABCELL_X16_Y2_N9
DB1L136 = ( !DB1L26 & ( !DB1L98 ) );


--DB1L137 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~2 at LABCELL_X17_Y1_N54
DB1L137 = (!DB1L98 & !DB1L50);


--DB1L138 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~3 at LABCELL_X17_Y1_N57
DB1L138 = (!DB1L98 & !DB1L54);


--DB1L139 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~4 at LABCELL_X16_Y2_N0
DB1L139 = ( !DB1L58 & ( !DB1L98 ) );


--DB1L140 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~5 at LABCELL_X16_Y2_N6
DB1L140 = ( !DB1L62 & ( !DB1L98 ) );


--DB1L141 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~6 at LABCELL_X17_Y1_N51
DB1L141 = ( !DB1L98 & ( !DB1L66 ) );


--DB1L142 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~7 at LABCELL_X16_Y2_N3
DB1L142 = (!DB1L98 & !DB1L70);


--DB1L143 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~8 at LABCELL_X16_Y2_N30
DB1L143 = ( !DB1L98 & ( !DB1L74 ) );


--DB1L144 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~9 at LABCELL_X17_Y2_N18
DB1L144 = (!DB1L98 & !DB1L78);


--DB1L145 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~10 at LABCELL_X16_Y2_N51
DB1L145 = ( !DB1L82 & ( !DB1L98 ) );


--DB1L146 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~11 at LABCELL_X17_Y2_N3
DB1L146 = ( !DB1L98 & ( !DB1L86 ) );


--DB1L147 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~12 at LABCELL_X17_Y2_N21
DB1L147 = (!DB1L98 & !DB1L90);


--TC1L480 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21 at LABCELL_X23_Y4_N18
TC1L480 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[29])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[31])));


--WB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~3 at MLABCELL_X15_Y4_N54
WB1L24 = (TC1_d_writedata[2] & WB1_saved_grant[0]);


--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X9_Y3_N54
NB1L3 = ( RB1_counter_reg_bit[4] & ( (NB1_b_non_empty & (RB1_counter_reg_bit[3] & (U1_fifo_wr & RB1_counter_reg_bit[5]))) ) );


--NB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X9_Y3_N48
NB1L4 = ( NB1_b_full & ( RB1_counter_reg_bit[1] & ( !U1L84 ) ) ) # ( !NB1_b_full & ( RB1_counter_reg_bit[1] & ( (NB1L3 & (RB1_counter_reg_bit[0] & (RB1_counter_reg_bit[2] & !U1L84))) ) ) ) # ( NB1_b_full & ( !RB1_counter_reg_bit[1] & ( !U1L84 ) ) );


--NB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X8_Y3_N6
NB1L1 = ( U1_r_val & ( !U1_fifo_wr $ (((!NB1L9Q) # ((EB1_rvalid0) # (EB1_r_ena1)))) ) ) # ( !U1_r_val & ( !U1_fifo_wr $ (((!NB1L9Q) # (EB1_rvalid0))) ) );


--EB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X7_Y3_N11
--register power-up is low

EB1_jupdate1 = AMPP_FUNCTION(A1L23, EB1L27, !AB1_r_sync_rst);


--EB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X8_Y3_N1
--register power-up is low

EB1_jupdate2 = AMPP_FUNCTION(A1L23, EB1_jupdate1, !AB1_r_sync_rst, GND);


--EB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at MLABCELL_X8_Y3_N0
EB1L4 = AMPP_FUNCTION(!EB1_jupdate1, !EB1_jupdate2);


--EB1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at MLABCELL_X8_Y3_N18
EB1L65 = AMPP_FUNCTION(!EB1L4, !U1_t_dav, !EB1L3, !EB1_write_stalled, !EB1_rst2, !EB1_write_valid);


--WC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X6_Y7_N19
--register power-up is low

WC1_writedata[22] = DFFEAS(WB1L26, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at MLABCELL_X3_Y4_N15
MD1L182 = ( MD1_MonDReg[22] & ( (WC1_writedata[22]) # (MD1L137Q) ) ) # ( !MD1_MonDReg[22] & ( (!MD1L137Q & WC1_writedata[22]) ) );


--WC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X8_Y5_N53
--register power-up is low

WC1_byteenable[2] = DFFEAS(WB1_src_data[34], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at MLABCELL_X8_Y5_N48
MD1L157 = ( WC1_byteenable[2] ) # ( !WC1_byteenable[2] & ( MD1L137Q ) );


--QD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X1_Y5_N54
QD1L72 = ( QD1_sr[22] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[20]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[20]))) # (ND1L3) ) ) # ( !QD1_sr[22] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[20]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[20])))) ) );


--QD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X1_Y5_N51
QD1L73 = ( MD1_MonDReg[19] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[19])))) # (ND1L3 & (((QD1_sr[21])))) ) ) # ( !MD1_MonDReg[19] & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[19])))) # (ND1L3 & (((QD1_sr[21])))) ) );


--WB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~4 at MLABCELL_X15_Y4_N18
WB1L25 = ( TC1_d_writedata[3] & ( WB1_saved_grant[0] ) );


--WC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X6_Y7_N22
--register power-up is low

WC1_writedata[23] = DFFEAS(WB1L27, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at MLABCELL_X3_Y4_N42
MD1L183 = ( MD1_MonDReg[23] & ( WC1_writedata[23] ) ) # ( !MD1_MonDReg[23] & ( WC1_writedata[23] & ( !MD1L137Q ) ) ) # ( MD1_MonDReg[23] & ( !WC1_writedata[23] & ( MD1L137Q ) ) );


--WC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X6_Y7_N28
--register power-up is low

WC1_writedata[24] = DFFEAS(WB1L28, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at MLABCELL_X3_Y4_N36
MD1L184 = ( WC1_writedata[24] & ( (!MD1L137Q) # (MD1_MonDReg[24]) ) ) # ( !WC1_writedata[24] & ( (MD1L137Q & MD1_MonDReg[24]) ) );


--WC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X8_Y5_N38
--register power-up is low

WC1_byteenable[3] = DFFEAS(WB1_src_data[35], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at MLABCELL_X8_Y5_N33
MD1L158 = (WC1_byteenable[3]) # (MD1L137Q);


--WC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X13_Y7_N49
--register power-up is low

WC1_writedata[25] = DFFEAS(WB1L29, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at MLABCELL_X3_Y4_N39
MD1L185 = ( WC1_writedata[25] & ( (!MD1L137Q) # (MD1_MonDReg[25]) ) ) # ( !WC1_writedata[25] & ( (MD1L137Q & MD1_MonDReg[25]) ) );


--WC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X6_Y7_N59
--register power-up is low

WC1_writedata[26] = DFFEAS(WB1L30, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at MLABCELL_X3_Y4_N18
MD1L186 = ( WC1_writedata[26] & ( (!MD1L137Q) # (MD1_MonDReg[26]) ) ) # ( !WC1_writedata[26] & ( (MD1L137Q & MD1_MonDReg[26]) ) );


--AE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X7_Y6_N23
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE1L3, GLOBAL(A1L23), !AB1L15,  ,  ,  ,  ,  ,  );


--ED1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X9_Y4_N2
--register power-up is low

ED1_resetrequest = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_take_action_ocimem_a, PD1_jdo[22],  ,  , VCC);


--AB1L15 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X9_Y4_N0
AB1L15 = ( key0_d3 & ( ED1_resetrequest ) ) # ( !key0_d3 );


--WC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X12_Y7_N58
--register power-up is low

WC1_writedata[11] = DFFEAS(WB1L31, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 at MLABCELL_X6_Y4_N45
MD1L171 = ( WC1_writedata[11] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[11]) ) ) # ( !WC1_writedata[11] & ( (MD1_jtag_ram_access & MD1_MonDReg[11]) ) );


--WC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X8_Y5_N8
--register power-up is low

WC1_byteenable[1] = DFFEAS(WB1_src_data[33], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at MLABCELL_X8_Y5_N30
MD1L156 = ( WC1_byteenable[1] ) # ( !WC1_byteenable[1] & ( MD1L137Q ) );


--MD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X7_Y6_N50
--register power-up is low

MD1_MonDReg[12] = DFFEAS(MD1L120, GLOBAL(A1L23),  ,  , MD1L51,  ,  ,  ,  );


--WC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X6_Y7_N31
--register power-up is low

WC1_writedata[12] = DFFEAS(WB1L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9 at MLABCELL_X3_Y4_N21
MD1L172 = ( MD1_MonDReg[12] & ( (WC1_writedata[12]) # (MD1L137Q) ) ) # ( !MD1_MonDReg[12] & ( (!MD1L137Q & WC1_writedata[12]) ) );


--WC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X15_Y7_N52
--register power-up is low

WC1_writedata[13] = DFFEAS(WB1L33, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10 at MLABCELL_X6_Y4_N42
MD1L173 = ( WC1_writedata[13] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[13]) ) ) # ( !WC1_writedata[13] & ( (MD1_jtag_ram_access & MD1_MonDReg[13]) ) );


--WC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X15_Y7_N29
--register power-up is low

WC1_writedata[14] = DFFEAS(WB1L34, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 at MLABCELL_X3_Y4_N51
MD1L174 = ( WC1_writedata[14] & ( (!MD1L137Q) # (MD1_MonDReg[14]) ) ) # ( !WC1_writedata[14] & ( (MD1L137Q & MD1_MonDReg[14]) ) );


--MD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X6_Y5_N25
--register power-up is low

MD1_MonDReg[15] = DFFEAS(MD1L81, GLOBAL(A1L23),  ,  , MD1L80,  ,  ,  ,  );


--WC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X15_Y7_N10
--register power-up is low

WC1_writedata[15] = DFFEAS(WB1L35, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 at LABCELL_X7_Y5_N39
MD1L175 = ( WC1_writedata[15] & ( MD1_MonDReg[15] ) ) # ( !WC1_writedata[15] & ( MD1_MonDReg[15] & ( MD1L137Q ) ) ) # ( WC1_writedata[15] & ( !MD1_MonDReg[15] & ( !MD1L137Q ) ) );


--WC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X6_Y7_N16
--register power-up is low

WC1_writedata[16] = DFFEAS(WB1L36, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 at MLABCELL_X3_Y4_N3
MD1L176 = ( WC1_writedata[16] & ( (!MD1L137Q) # (MD1_MonDReg[16]) ) ) # ( !WC1_writedata[16] & ( (MD1_MonDReg[16] & MD1L137Q) ) );


--PD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X3_Y5_N55
--register power-up is low

PD1_jdo[23] = DFFEAS(PD1L41, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--ED1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X9_Y4_N48
ED1L8 = (!PD1_take_action_ocimem_a & (!Q1_state[1] & ((ED1_monitor_go)))) # (PD1_take_action_ocimem_a & (((!Q1_state[1] & ED1_monitor_go)) # (PD1_jdo[23])));


--MD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14 at LABCELL_X2_Y4_N57
MD1L163 = ( WC1_writedata[3] & ( MD1L137Q & ( MD1_MonDReg[3] ) ) ) # ( !WC1_writedata[3] & ( MD1L137Q & ( MD1_MonDReg[3] ) ) ) # ( WC1_writedata[3] & ( !MD1L137Q ) );


--WC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X6_Y4_N53
--register power-up is low

WC1_writedata[4] = DFFEAS(WB1L37, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15 at MLABCELL_X6_Y4_N48
MD1L164 = ( MD1_MonDReg[4] & ( (WC1_writedata[4]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonDReg[4] & ( (!MD1_jtag_ram_access & WC1_writedata[4]) ) );


--MD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X6_Y5_N7
--register power-up is low

MD1_MonDReg[5] = DFFEAS(MD1L129, GLOBAL(A1L23),  ,  , MD1L51,  ,  ,  ,  );


--WC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X15_Y4_N31
--register power-up is low

WC1_writedata[5] = DFFEAS(WB1L38, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at LABCELL_X2_Y4_N18
MD1L165 = ( MD1L137Q & ( MD1_MonDReg[5] ) ) # ( !MD1L137Q & ( WC1_writedata[5] ) );


--MD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X6_Y6_N31
--register power-up is low

MD1_MonDReg[8] = DFFEAS(MD1L66, GLOBAL(A1L23),  ,  , MD1L80,  ,  ,  ,  );


--WC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X12_Y7_N49
--register power-up is low

WC1_writedata[8] = DFFEAS(WB1L39, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~17 at MLABCELL_X6_Y6_N3
MD1L168 = ( WC1_writedata[8] & ( MD1_MonDReg[8] ) ) # ( !WC1_writedata[8] & ( MD1_MonDReg[8] & ( MD1L137Q ) ) ) # ( WC1_writedata[8] & ( !MD1_MonDReg[8] & ( !MD1L137Q ) ) );


--TC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X13_Y7_N9
TC1L573 = ( ZC2_q_b[3] & ( (!TC1L234) # ((!TC1L236 & ((ZC2_q_b[27]))) # (TC1L236 & (ZC2_q_b[11]))) ) ) # ( !ZC2_q_b[3] & ( (TC1L234 & ((!TC1L236 & ((ZC2_q_b[27]))) # (TC1L236 & (ZC2_q_b[11])))) ) );


--TC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at MLABCELL_X21_Y7_N18
TC1L574 = ( ZC2_q_b[28] & ( (!TC1L234 & (((ZC2_q_b[4])))) # (TC1L234 & ((!TC1L236) # ((ZC2_q_b[12])))) ) ) # ( !ZC2_q_b[28] & ( (!TC1L234 & (((ZC2_q_b[4])))) # (TC1L234 & (TC1L236 & ((ZC2_q_b[12])))) ) );


--TC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at MLABCELL_X15_Y7_N42
TC1L575 = ( ZC2_q_b[5] & ( (!TC1L234) # ((!TC1L236 & (ZC2_q_b[29])) # (TC1L236 & ((ZC2_q_b[13])))) ) ) # ( !ZC2_q_b[5] & ( (TC1L234 & ((!TC1L236 & (ZC2_q_b[29])) # (TC1L236 & ((ZC2_q_b[13]))))) ) );


--TC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at MLABCELL_X15_Y7_N15
TC1L576 = ( ZC2_q_b[14] & ( (!TC1L234 & (((ZC2_q_b[6])))) # (TC1L234 & (((ZC2_q_b[30])) # (TC1L236))) ) ) # ( !ZC2_q_b[14] & ( (!TC1L234 & (((ZC2_q_b[6])))) # (TC1L234 & (!TC1L236 & ((ZC2_q_b[30])))) ) );


--TC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at MLABCELL_X15_Y7_N36
TC1L577 = ( ZC2_q_b[15] & ( (!TC1L234 & (ZC2_q_b[7])) # (TC1L234 & (((ZC2_q_b[31]) # (TC1L236)))) ) ) # ( !ZC2_q_b[15] & ( (!TC1L234 & (ZC2_q_b[7])) # (TC1L234 & (((!TC1L236 & ZC2_q_b[31])))) ) );


--WC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X11_Y4_N44
--register power-up is low

WC1_writedata[10] = DFFEAS(WB1L40, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 at LABCELL_X11_Y4_N45
MD1L170 = ( WC1_writedata[10] & ( (!MD1L137Q) # (MD1L70Q) ) ) # ( !WC1_writedata[10] & ( (MD1L137Q & MD1L70Q) ) );


--WC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X12_Y7_N22
--register power-up is low

WC1_writedata[9] = DFFEAS(WB1L41, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19 at MLABCELL_X3_Y4_N6
MD1L169 = ( WC1_writedata[9] & ( (!MD1L137Q) # (MD1_MonDReg[9]) ) ) # ( !WC1_writedata[9] & ( (MD1L137Q & MD1_MonDReg[9]) ) );


--TC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22 at LABCELL_X23_Y4_N27
TC1L470 = ( TC1_E_shift_rot_result[19] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[21]) ) ) # ( !TC1_E_shift_rot_result[19] & ( (TC1_E_shift_rot_result[21] & TC1_R_ctrl_shift_rot_right) ) );


--WC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X21_Y7_N49
--register power-up is low

WC1_writedata[20] = DFFEAS(WB1L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20 at MLABCELL_X3_Y4_N12
MD1L180 = ( MD1_MonDReg[20] & ( (WC1_writedata[20]) # (MD1L137Q) ) ) # ( !MD1_MonDReg[20] & ( (!MD1L137Q & WC1_writedata[20]) ) );


--WC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X15_Y4_N34
--register power-up is low

WC1_writedata[6] = DFFEAS(WB1L43, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 at MLABCELL_X6_Y4_N24
MD1L166 = ( MD1_jtag_ram_access & ( MD1L61Q ) ) # ( !MD1_jtag_ram_access & ( WC1_writedata[6] ) );


--WC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X6_Y7_N4
--register power-up is low

WC1_writedata[21] = DFFEAS(WB1L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22 at MLABCELL_X3_Y4_N30
MD1L181 = (!MD1L137Q & ((WC1_writedata[21]))) # (MD1L137Q & (MD1_MonDReg[21]));


--U1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at MLABCELL_X15_Y6_N27
U1L88 = ( U1L73 & ( NB2_b_non_empty ) ) # ( !U1L73 & ( U1_rvalid ) );


--WC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X6_Y7_N46
--register power-up is low

WC1_writedata[19] = DFFEAS(WB1L45, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23 at MLABCELL_X3_Y4_N33
MD1L179 = ( WC1_writedata[19] & ( (!MD1L137Q) # (MD1_MonDReg[19]) ) ) # ( !WC1_writedata[19] & ( (MD1L137Q & MD1_MonDReg[19]) ) );


--U1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X11_Y4_N51
U1L93 = ( U1_woverflow & ( TC1_W_alu_result[2] ) ) # ( U1_woverflow & ( !TC1_W_alu_result[2] & ( (!U1L63) # (NB1_b_full) ) ) ) # ( !U1_woverflow & ( !TC1_W_alu_result[2] & ( (NB1_b_full & U1L63) ) ) );


--MD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X6_Y5_N1
--register power-up is low

MD1_MonDReg[18] = DFFEAS(MD1L125, GLOBAL(A1L23),  ,  , MD1L51,  ,  ,  ,  );


--WC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X12_Y7_N40
--register power-up is low

WC1_writedata[18] = DFFEAS(WB1L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~24 at LABCELL_X9_Y5_N12
MD1L178 = ( WC1_writedata[18] & ( MD1L137Q & ( MD1_MonDReg[18] ) ) ) # ( !WC1_writedata[18] & ( MD1L137Q & ( MD1_MonDReg[18] ) ) ) # ( WC1_writedata[18] & ( !MD1L137Q ) );


--WC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X16_Y7_N37
--register power-up is low

WC1_writedata[17] = DFFEAS(WB1L47, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~25 at LABCELL_X13_Y7_N21
MD1L177 = (!MD1L137Q & (WC1_writedata[17])) # (MD1L137Q & ((MD1_MonDReg[17])));


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X11_Y4_N30
U1L62 = ( U1_ac & ( (!TC1_d_writedata[10]) # (((!U1L79) # (EB1L66Q)) # (EB1L64Q)) ) ) # ( !U1_ac & ( (EB1L66Q) # (EB1L64Q) ) );


--WC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X6_Y4_N32
--register power-up is low

WC1_writedata[7] = DFFEAS(WB1L48, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26 at MLABCELL_X6_Y4_N33
MD1L167 = ( WC1_writedata[7] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[7]) ) ) # ( !WC1_writedata[7] & ( (MD1_MonDReg[7] & MD1_jtag_ram_access) ) );


--QD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X1_Y5_N27
QD1L74 = ( QD1_sr[19] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[17]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[17]))) # (ND1L3) ) ) # ( !QD1_sr[19] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[17]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[17])))) ) );


--PD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X4_Y5_N47
--register power-up is low

PD1_jdo[16] = DFFEAS(PD1L30, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--EB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at LABCELL_X2_Y3_N15
EB1L100 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !EB1_state, !N1_irf_reg[1][0], !EB1_count[8], !H1_splitter_nodes_receive_0[3]);


--EB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X2_Y3_N44
--register power-up is low

EB1_td_shift[6] = AMPP_FUNCTION(A1L5, EB1L92, !N1_clr_reg, EB1L71);


--EB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X1_Y3_N44
--register power-up is low

EB1_td_shift[7] = AMPP_FUNCTION(A1L5, EB1L93, !N1_clr_reg, EB1L71);


--EB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X3_Y3_N11
--register power-up is low

EB1_write = AMPP_FUNCTION(A1L5, EB1L118, !N1_clr_reg, GND, EB1L100);


--EB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X2_Y3_N45
EB1L91 = AMPP_FUNCTION(!N1_irf_reg[1][0], !EB1_count[9], !Q1_state[4], !EB1L86, !EB1_td_shift[6], !EB1_rdata[3]);


--PD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X3_Y5_N56
--register power-up is low

PD1_jdo[24] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[24],  ,  , VCC);


--QD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y5_N35
--register power-up is low

QD1_sr[7] = DFFEAS( , A1L5,  ,  ,  , QD1L86,  ,  , VCC);


--QD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X1_Y4_N12
QD1L75 = ( CD1_break_readreg[5] & ( (!ND1L3 & (((MD1_MonDReg[5])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[7])))) ) ) # ( !CD1_break_readreg[5] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[5])))) # (ND1L3 & (((QD1_sr[7])))) ) );


--PD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X2_Y5_N32
--register power-up is low

PD1_jdo[7] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[7],  ,  , VCC);


--MD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X7_Y6_N39
MD1L119 = ( PD1_take_action_ocimem_b & ( PD1_jdo[7] ) ) # ( !PD1_take_action_ocimem_b & ( ((MD1_jtag_ram_rd_d1 & YD1_q_a[4])) # (MD1L117) ) );


--ND1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at MLABCELL_X6_Y4_N36
ND1L4 = ( Q1_state[8] & ( !N1_virtual_ir_scan_reg & ( H1_splitter_nodes_receive_1[3] ) ) );


--AE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X21_Y3_N26
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AE2L5,  ,  , VCC);


--QD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at MLABCELL_X3_Y5_N0
QD1L76 = ( QD1_sr[30] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[28])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[28])))) # (ND1L3) ) ) # ( !QD1_sr[30] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[28])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[28]))))) ) );


--MD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X6_Y5_N19
--register power-up is low

MD1_MonDReg[29] = DFFEAS(MD1L121, GLOBAL(A1L23),  ,  , MD1L51,  ,  ,  ,  );


--QD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at MLABCELL_X3_Y5_N3
QD1L77 = ( QD1_sr[31] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[29]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[29]))) # (ND1L3) ) ) # ( !QD1_sr[31] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[29]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[29])))) ) );


--QD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]~33 at LABCELL_X1_Y3_N54
QD1L43 = ( !N1_virtual_ir_scan_reg & ( (Q1_state[3] & (H1_splitter_nodes_receive_1[3] & ((!N1_irf_reg[2][1]) # (!N1_irf_reg[2][0])))) ) );


--QD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X1_Y3_N57
QD1L78 = ( CD1_break_readreg[30] & ( (MD1_MonDReg[30]) # (N1_irf_reg[2][1]) ) ) # ( !CD1_break_readreg[30] & ( (!N1_irf_reg[2][1] & MD1_MonDReg[30]) ) );


--QD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X1_Y3_N6
QD1L79 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & (!N1_irf_reg[2][0] & Q1_state[3])) ) );


--QD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X1_Y3_N12
QD1L80 = ( QD1L43 & ( QD1L79 & ( (!ND1L3 & ((QD1L78))) # (ND1L3 & (QD1_sr[32])) ) ) ) # ( !QD1L43 & ( QD1L79 & ( (!ND1L3 & (((QD1L78) # (QD1_sr[31])))) # (ND1L3 & (QD1_sr[32])) ) ) ) # ( QD1L43 & ( !QD1L79 & ( (QD1_sr[32] & ND1L3) ) ) ) # ( !QD1L43 & ( !QD1L79 & ( (!ND1L3 & ((QD1_sr[31]))) # (ND1L3 & (QD1_sr[32])) ) ) );


--QD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at MLABCELL_X3_Y5_N42
QD1L81 = ( N1_irf_reg[2][1] & ( MD1_MonDReg[31] & ( (!ND1L3 & ((CD1_break_readreg[31]))) # (ND1L3 & (QD1_sr[33])) ) ) ) # ( !N1_irf_reg[2][1] & ( MD1_MonDReg[31] & ( (!ND1L3) # (QD1_sr[33]) ) ) ) # ( N1_irf_reg[2][1] & ( !MD1_MonDReg[31] & ( (!ND1L3 & ((CD1_break_readreg[31]))) # (ND1L3 & (QD1_sr[33])) ) ) ) # ( !N1_irf_reg[2][1] & ( !MD1_MonDReg[31] & ( (QD1_sr[33] & ND1L3) ) ) );


--ED1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X9_Y4_N43
--register power-up is low

ED1_resetlatch = DFFEAS(ED1L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X1_Y5_N9
QD1L82 = ( QD1_sr[34] & ( ((ED1_resetlatch & QD1L5)) # (ND1L3) ) ) # ( !QD1_sr[34] & ( (ED1_resetlatch & (!ND1L3 & QD1L5)) ) );


--key0_d2 is key0_d2 at FF_X10_Y1_N32
--register power-up is low

key0_d2 = DFFEAS(A1L95, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~23 at LABCELL_X23_Y4_N6
TC1L473 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[22]))) # (TC1_R_ctrl_shift_rot_right & (TC1L437Q));


--TC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~24 at LABCELL_X23_Y4_N9
TC1L472 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[21]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[23]));


--TC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~25 at LABCELL_X23_Y4_N24
TC1L471 = ( TC1_E_shift_rot_result[20] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[22]) ) ) # ( !TC1_E_shift_rot_result[20] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[22]) ) );


--TC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26 at LABCELL_X23_Y4_N48
TC1L475 = ( TC1_E_shift_rot_result[26] & ( (TC1L437Q) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1_E_shift_rot_result[26] & ( (!TC1_R_ctrl_shift_rot_right & TC1L437Q) ) );


--TC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~27 at LABCELL_X23_Y4_N51
TC1L474 = ( TC1_E_shift_rot_result[25] & ( (TC1_E_shift_rot_result[23]) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1_E_shift_rot_result[25] & ( (!TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[23]) ) );


--TC1L477 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28 at LABCELL_X23_Y4_N54
TC1L477 = ( TC1_E_shift_rot_result[26] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[28]) ) ) # ( !TC1_E_shift_rot_result[26] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[28]) ) );


--TC1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29 at LABCELL_X23_Y4_N57
TC1L476 = ( TC1_E_shift_rot_result[25] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[27]) ) ) # ( !TC1_E_shift_rot_result[25] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[27]) ) );


--TC1L479 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30 at LABCELL_X23_Y4_N0
TC1L479 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[28]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[30]));


--TC1L478 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31 at LABCELL_X23_Y4_N21
TC1L478 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[27]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[29]));


--DB1L104 is nios_system:u0|nios_system_timer_0:timer_0|force_reload~0 at MLABCELL_X15_Y2_N30
DB1L104 = ( DB1L149 & ( (!TC1_W_alu_result[4] & TC1_W_alu_result[3]) ) );


--EB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X1_Y3_N49
--register power-up is low

EB1_jupdate = AMPP_FUNCTION(!A1L5, EB1L30, !N1_clr_reg);


--WB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~5 at MLABCELL_X6_Y7_N18
WB1L26 = ( TC1_d_writedata[22] & ( WB1_saved_grant[0] ) );


--WB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[34] at MLABCELL_X8_Y5_N51
WB1_src_data[34] = ( TC1_d_byteenable[2] & ( (WB1_saved_grant[1]) # (WB1_saved_grant[0]) ) ) # ( !TC1_d_byteenable[2] & ( WB1_saved_grant[1] ) );


--QD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y5_N57
QD1L83 = ( MD1_MonDReg[21] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[21])))) # (ND1L3 & (((QD1_sr[23])))) ) ) # ( !MD1_MonDReg[21] & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[21])))) # (ND1L3 & (((QD1_sr[23])))) ) );


--PD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X2_Y5_N11
--register power-up is low

PD1_jdo[22] = DFFEAS(PD1L39, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--QD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y5_N48
QD1L84 = ( QD1_sr[20] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[18])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[18])))) # (ND1L3) ) ) # ( !QD1_sr[20] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[18])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[18]))))) ) );


--WB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~6 at MLABCELL_X6_Y7_N21
WB1L27 = (WB1_saved_grant[0] & TC1_d_writedata[23]);


--WB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~7 at MLABCELL_X6_Y7_N27
WB1L28 = ( TC1_d_writedata[24] & ( WB1_saved_grant[0] ) );


--WB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[35] at MLABCELL_X8_Y5_N36
WB1_src_data[35] = ( WB1_saved_grant[1] ) # ( !WB1_saved_grant[1] & ( (TC1_d_byteenable[3] & WB1_saved_grant[0]) ) );


--WB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~8 at LABCELL_X13_Y7_N48
WB1L29 = ( WB1_saved_grant[0] & ( TC1_d_writedata[25] ) );


--WB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~9 at MLABCELL_X6_Y7_N57
WB1L30 = ( WB1_saved_grant[0] & ( TC1_d_writedata[26] ) );


--AE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X7_Y6_N20
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(AE1L5, GLOBAL(A1L23), !AB1L15,  ,  ,  ,  ,  ,  );


--PD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X1_Y4_N47
--register power-up is low

PD1_jdo[14] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[14],  ,  , VCC);


--WB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~10 at LABCELL_X12_Y7_N57
WB1L31 = ( TC1_d_writedata[11] & ( WB1_saved_grant[0] ) );


--WB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[33] at MLABCELL_X8_Y5_N6
WB1_src_data[33] = ( WB1_saved_grant[1] ) # ( !WB1_saved_grant[1] & ( (TC1_d_byteenable[1] & WB1_saved_grant[0]) ) );


--PD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X2_Y5_N14
--register power-up is low

PD1_jdo[15] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[15],  ,  , VCC);


--MD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X7_Y6_N48
MD1L120 = ( PD1_jdo[15] & ( MD1_jtag_ram_rd_d1 & ( ((YD1_q_a[12]) # (MD1L117)) # (PD1_take_action_ocimem_b) ) ) ) # ( !PD1_jdo[15] & ( MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & ((YD1_q_a[12]) # (MD1L117))) ) ) ) # ( PD1_jdo[15] & ( !MD1_jtag_ram_rd_d1 & ( (MD1L117) # (PD1_take_action_ocimem_b) ) ) ) # ( !PD1_jdo[15] & ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & MD1L117) ) ) );


--WB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~11 at MLABCELL_X6_Y7_N30
WB1L32 = ( WB1_saved_grant[0] & ( TC1_d_writedata[12] ) );


--WB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~12 at MLABCELL_X15_Y7_N51
WB1L33 = (TC1_d_writedata[13] & WB1_saved_grant[0]);


--WB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~13 at MLABCELL_X15_Y7_N27
WB1L34 = (WB1_saved_grant[0] & TC1_d_writedata[14]);


--MD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6 at LABCELL_X7_Y4_N57
MD1L80 = ( PD1_ir[1] & ( MD1_jtag_rd_d1 ) ) # ( !PD1_ir[1] & ( (!PD1_ir[0] & ((!PD1L2Q & ((MD1_jtag_rd_d1))) # (PD1L2Q & (PD1_jdo[35])))) # (PD1_ir[0] & (((MD1_jtag_rd_d1)))) ) );


--WB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~14 at MLABCELL_X15_Y7_N9
WB1L35 = ( TC1_d_writedata[15] & ( WB1_saved_grant[0] ) );


--WB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~15 at MLABCELL_X6_Y7_N15
WB1L36 = ( TC1_d_writedata[16] & ( WB1_saved_grant[0] ) );


--WB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~16 at MLABCELL_X6_Y4_N51
WB1L37 = ( TC1_d_writedata[4] & ( WB1_saved_grant[0] ) );


--PD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X4_Y5_N44
--register power-up is low

PD1_jdo[8] = DFFEAS(PD1L19, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~17 at MLABCELL_X15_Y4_N30
WB1L38 = ( TC1L1038Q & ( WB1_saved_grant[0] ) );


--PD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X1_Y4_N44
--register power-up is low

PD1_jdo[11] = DFFEAS(PD1L23, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7 at MLABCELL_X6_Y6_N30
MD1L66 = ( PD1_take_action_ocimem_b & ( MD1_MonAReg[2] & ( PD1_jdo[11] ) ) ) # ( !PD1_take_action_ocimem_b & ( MD1_MonAReg[2] & ( (!MD1_jtag_ram_rd_d1 & ((!MD1L42Q))) # (MD1_jtag_ram_rd_d1 & (YD1_q_a[8])) ) ) ) # ( PD1_take_action_ocimem_b & ( !MD1_MonAReg[2] & ( PD1_jdo[11] ) ) ) # ( !PD1_take_action_ocimem_b & ( !MD1_MonAReg[2] & ( (YD1_q_a[8] & MD1_jtag_ram_rd_d1) ) ) );


--WB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~18 at LABCELL_X12_Y7_N48
WB1L39 = ( TC1_d_writedata[8] & ( WB1_saved_grant[0] ) );


--WC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X13_Y7_N43
--register power-up is low

WC1_writedata[27] = DFFEAS(WB1L49, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X7_Y6_N33
MD1L187 = ( MD1_MonDReg[27] & ( MD1L137Q ) ) # ( MD1_MonDReg[27] & ( !MD1L137Q & ( WC1_writedata[27] ) ) ) # ( !MD1_MonDReg[27] & ( !MD1L137Q & ( WC1_writedata[27] ) ) );


--WC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X21_Y7_N56
--register power-up is low

WC1_writedata[28] = DFFEAS(WB1L50, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at LABCELL_X1_Y6_N36
MD1L188 = ( MD1_MonDReg[28] & ( MD1L137Q ) ) # ( MD1_MonDReg[28] & ( !MD1L137Q & ( WC1_writedata[28] ) ) ) # ( !MD1_MonDReg[28] & ( !MD1L137Q & ( WC1_writedata[28] ) ) );


--WC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X15_Y7_N34
--register power-up is low

WC1_writedata[29] = DFFEAS(WB1L51, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at LABCELL_X9_Y5_N39
MD1L189 = (!MD1L137Q & (WC1_writedata[29])) # (MD1L137Q & ((MD1_MonDReg[29])));


--WC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X15_Y7_N25
--register power-up is low

WC1_writedata[30] = DFFEAS(WB1L52, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X10_Y4_N33
MD1L190 = ( MD1_MonDReg[30] & ( (MD1L137Q) # (WC1_writedata[30]) ) ) # ( !MD1_MonDReg[30] & ( (WC1_writedata[30] & !MD1L137Q) ) );


--WC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X15_Y7_N7
--register power-up is low

WC1_writedata[31] = DFFEAS(WB1L53, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X1_Y6_N45
MD1L191 = ( MD1L137Q & ( MD1_MonDReg[31] ) ) # ( !MD1L137Q & ( WC1_writedata[31] ) );


--PD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X1_Y4_N46
--register power-up is low

PD1_jdo[13] = DFFEAS(PD1L26, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~19 at LABCELL_X11_Y4_N42
WB1L40 = ( WB1_saved_grant[0] & ( TC1_d_writedata[10] ) );


--PD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y4_N58
--register power-up is low

PD1_jdo[12] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[12],  ,  , VCC);


--WB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~20 at LABCELL_X12_Y7_N21
WB1L41 = ( TC1_d_writedata[9] & ( WB1_saved_grant[0] ) );


--WB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~21 at MLABCELL_X21_Y7_N48
WB1L42 = ( WB1_saved_grant[0] & ( TC1_d_writedata[20] ) );


--PD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y4_N5
--register power-up is low

PD1_jdo[9] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[9],  ,  , VCC);


--WB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~22 at MLABCELL_X15_Y4_N33
WB1L43 = ( TC1_d_writedata[6] & ( WB1_saved_grant[0] ) );


--WB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~23 at MLABCELL_X6_Y7_N3
WB1L44 = ( WB1_saved_grant[0] & ( TC1_d_writedata[21] ) );


--WB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~24 at MLABCELL_X6_Y7_N45
WB1L45 = ( TC1_d_writedata[19] & ( WB1_saved_grant[0] ) );


--WB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~25 at LABCELL_X12_Y7_N39
WB1L46 = ( TC1_d_writedata[18] & ( WB1_saved_grant[0] ) );


--WB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~26 at LABCELL_X16_Y7_N36
WB1L47 = ( WB1_saved_grant[0] & ( TC1_d_writedata[17] ) );


--PD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y4_N43
--register power-up is low

PD1_jdo[10] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[10],  ,  , VCC);


--WB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~27 at MLABCELL_X6_Y4_N30
WB1L48 = (TC1_d_writedata[7] & WB1_saved_grant[0]);


--EB1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X2_Y3_N42
EB1L92 = AMPP_FUNCTION(!N1_irf_reg[1][0], !EB1_count[9], !EB1L86, !Q1_state[4], !EB1_td_shift[7], !EB1_rdata[4]);


--EB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X1_Y3_N42
EB1L93 = AMPP_FUNCTION(!Q1_state[4], !EB1L86, !EB1_rdata[5], !EB1_td_shift[8], !EB1_count[9]);


--EB1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X2_Y3_N57
EB1L94 = AMPP_FUNCTION(!EB1_count[9], !EB1_td_shift[9], !EB1_rdata[6]);


--QD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X1_Y5_N21
QD1L85 = (!N1_irf_reg[2][1] & ((MD1_MonDReg[6]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[6]));


--QD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X1_Y5_N30
QD1L86 = ( ND1L3 & ( QD1_sr[7] & ( QD1_sr[8] ) ) ) # ( !ND1L3 & ( QD1_sr[7] & ( (!ND1_virtual_state_cdr) # ((!N1_irf_reg[2][0] & QD1L85)) ) ) ) # ( ND1L3 & ( !QD1_sr[7] & ( QD1_sr[8] ) ) ) # ( !ND1L3 & ( !QD1_sr[7] & ( (ND1_virtual_state_cdr & (!N1_irf_reg[2][0] & QD1L85)) ) ) );


--ED1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X9_Y4_N42
ED1L13 = ( SD1_dreg[0] & ( (!PD1_take_action_ocimem_a) # ((!PD1_jdo[24] & ED1_resetlatch)) ) ) # ( !SD1_dreg[0] & ( (ED1_resetlatch & ((!PD1_jdo[24]) # (!PD1_take_action_ocimem_a))) ) );


--key0_d1 is key0_d1 at FF_X10_Y1_N35
--register power-up is low

key0_d1 = DFFEAS(A1L93, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--EB1L29 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at MLABCELL_X3_Y3_N30
EB1L29 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !EB1_jupdate, !N1_virtual_ir_scan_reg, !Q1_state[8], !N1_irf_reg[1][0]);


--QD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at MLABCELL_X3_Y5_N24
QD1L87 = ( QD1_sr[24] & ( ((!N1_irf_reg[2][1] & (MD1L97Q)) # (N1_irf_reg[2][1] & ((CD1_break_readreg[22])))) # (ND1L3) ) ) # ( !QD1_sr[24] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1L97Q)) # (N1_irf_reg[2][1] & ((CD1_break_readreg[22]))))) ) );


--QD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y5_N14
--register power-up is low

QD1_sr[15] = DFFEAS(QD1L93, A1L5,  ,  ,  ,  ,  ,  ,  );


--WB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~28 at LABCELL_X13_Y7_N42
WB1L49 = ( WB1_saved_grant[0] & ( TC1_d_writedata[27] ) );


--WB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~29 at MLABCELL_X21_Y7_N54
WB1L50 = ( TC1_d_writedata[28] & ( WB1_saved_grant[0] ) );


--WB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~30 at MLABCELL_X15_Y7_N33
WB1L51 = ( TC1_d_writedata[29] & ( WB1_saved_grant[0] ) );


--WB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~31 at MLABCELL_X15_Y7_N24
WB1L52 = ( TC1_d_writedata[30] & ( WB1_saved_grant[0] ) );


--WB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~32 at MLABCELL_X15_Y7_N6
WB1L53 = (WB1_saved_grant[0] & TC1_d_writedata[31]);


--QD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y5_N36
QD1L88 = ( MD1_MonDReg[15] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[15])))) # (ND1L3 & (((QD1_sr[17])))) ) ) # ( !MD1_MonDReg[15] & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[15])))) # (ND1L3 & (((QD1_sr[17])))) ) );


--QD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at MLABCELL_X3_Y5_N27
QD1L89 = ( QD1_sr[25] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[23])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[23])))) # (ND1L3) ) ) # ( !QD1_sr[25] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[23])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[23]))))) ) );


--QD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X1_Y4_N30
QD1L90 = ( MD1_MonDReg[7] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[7])))) # (ND1L3 & (((QD1_sr[9])))) ) ) # ( !MD1_MonDReg[7] & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[7])))) # (ND1L3 & (((QD1_sr[9])))) ) );


--QD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y4_N48
QD1L91 = ( QD1_sr[15] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[13]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[13]))) # (ND1L3) ) ) # ( !QD1_sr[15] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[13]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[13])))) ) );


--QD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y5_N1
--register power-up is low

QD1_DRsize.010 = DFFEAS(QD1L44, A1L5,  ,  , ND1_virtual_state_uir,  ,  ,  ,  );


--QD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X1_Y5_N42
QD1L92 = ( N1_irf_reg[2][1] & ( CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr & ((QD1_sr[15]))) # (ND1_virtual_state_cdr & (!N1_irf_reg[2][0])) ) ) ) # ( !N1_irf_reg[2][1] & ( CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr & (((QD1_sr[15])))) # (ND1_virtual_state_cdr & (!N1_irf_reg[2][0] & (MD1_MonDReg[14]))) ) ) ) # ( N1_irf_reg[2][1] & ( !CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr & QD1_sr[15]) ) ) ) # ( !N1_irf_reg[2][1] & ( !CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr & (((QD1_sr[15])))) # (ND1_virtual_state_cdr & (!N1_irf_reg[2][0] & (MD1_MonDReg[14]))) ) ) );


--QD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y5_N12
QD1L93 = ( QD1L92 & ( (!ND1L3) # ((!QD1_DRsize.010 & ((QD1_sr[16]))) # (QD1_DRsize.010 & (A1L6))) ) ) # ( !QD1L92 & ( (ND1L3 & ((!QD1_DRsize.010 & ((QD1_sr[16]))) # (QD1_DRsize.010 & (A1L6)))) ) );


--QD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y4_N9
QD1L94 = ( QD1_sr[12] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[10]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[10]))) # (ND1L3) ) ) # ( !QD1_sr[12] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[10]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[10])))) ) );


--QD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X1_Y4_N27
QD1L95 = ( QD1_sr[14] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[12]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[12]))) # (ND1L3) ) ) # ( !QD1_sr[14] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[12]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[12])))) ) );


--QD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y4_N24
QD1L96 = ( CD1_break_readreg[11] & ( (!ND1L3 & (((MD1_MonDReg[11])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[13])))) ) ) # ( !CD1_break_readreg[11] & ( (!ND1L3 & (!N1_irf_reg[2][1] & (MD1_MonDReg[11]))) # (ND1L3 & (((QD1_sr[13])))) ) );


--QD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y4_N33
QD1L97 = ( QD1_sr[10] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[8]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[8]))) # (ND1L3) ) ) # ( !QD1_sr[10] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[8]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[8])))) ) );


--QD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y4_N6
QD1L98 = ( MD1_MonDReg[9] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[9])))) # (ND1L3 & (((QD1_sr[11])))) ) ) # ( !MD1_MonDReg[9] & ( (!ND1L3 & (N1_irf_reg[2][1] & (CD1_break_readreg[9]))) # (ND1L3 & (((QD1_sr[11])))) ) );


--QD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]~55 at LABCELL_X1_Y5_N0
QD1L44 = (N1_irf_reg[2][0] & N1_irf_reg[2][1]);


--TC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~1 at MLABCELL_X15_Y6_N57
TC1L939 = ( ZB1_av_readdata_pre[12] & ( UB2L1 & ( (((ZB2L5Q & ZB2_read_latency_shift_reg[0])) # (ZB3_av_readdata_pre[12])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB1_av_readdata_pre[12] & ( UB2L1 & ( ((ZB2L5Q & ZB2_read_latency_shift_reg[0])) # (ZB3_av_readdata_pre[12]) ) ) ) # ( ZB1_av_readdata_pre[12] & ( !UB2L1 & ( ((ZB2L5Q & ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB1_av_readdata_pre[12] & ( !UB2L1 & ( (ZB2L5Q & ZB2_read_latency_shift_reg[0]) ) ) );


--TC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~2 at MLABCELL_X15_Y6_N15
TC1L938 = ( TC1_av_ld_aligning_data & ( TC1_av_ld_byte2_data[3] ) ) # ( !TC1_av_ld_aligning_data & ( (UB2L1 & ZB3_av_readdata_pre[11]) ) );


--TC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~3 at LABCELL_X13_Y6_N51
TC1L927 = ( ZB3_av_readdata_pre[9] & ( ZB1_av_readdata_pre[9] & ( (((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (UB2L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB3_av_readdata_pre[9] & ( ZB1_av_readdata_pre[9] & ( ((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB3_av_readdata_pre[9] & ( !ZB1_av_readdata_pre[9] & ( ((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB3_av_readdata_pre[9] & ( !ZB1_av_readdata_pre[9] & ( (ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0]) ) ) );


--TC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~4 at LABCELL_X11_Y4_N6
TC1L932 = ( ZB1_av_readdata_pre[10] & ( ZB2L5Q & ( (((UB2L1 & ZB3_av_readdata_pre[10])) # (ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB1_av_readdata_pre[10] & ( ZB2L5Q & ( ((UB2L1 & ZB3_av_readdata_pre[10])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( ZB1_av_readdata_pre[10] & ( !ZB2L5Q & ( ((UB2L1 & ZB3_av_readdata_pre[10])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB1_av_readdata_pre[10] & ( !ZB2L5Q & ( (UB2L1 & ZB3_av_readdata_pre[10]) ) ) );


--TC1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~5 at MLABCELL_X15_Y6_N36
TC1L954 = ( ZB1_av_readdata_pre[15] & ( UB2L1 & ( (((ZB2L5Q & ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0])) # (ZB3_av_readdata_pre[15]) ) ) ) # ( !ZB1_av_readdata_pre[15] & ( UB2L1 & ( ((ZB2L5Q & ZB2_read_latency_shift_reg[0])) # (ZB3_av_readdata_pre[15]) ) ) ) # ( ZB1_av_readdata_pre[15] & ( !UB2L1 & ( ((ZB2L5Q & ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB1_av_readdata_pre[15] & ( !UB2L1 & ( (ZB2L5Q & ZB2_read_latency_shift_reg[0]) ) ) );


--TC1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~6 at LABCELL_X11_Y4_N39
TC1L949 = ( ZB1_av_readdata_pre[14] & ( ZB2L5Q & ( (((ZB3_av_readdata_pre[14] & UB2L1)) # (ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB1_av_readdata_pre[14] & ( ZB2L5Q & ( ((ZB3_av_readdata_pre[14] & UB2L1)) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( ZB1_av_readdata_pre[14] & ( !ZB2L5Q & ( ((ZB3_av_readdata_pre[14] & UB2L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB1_av_readdata_pre[14] & ( !ZB2L5Q & ( (ZB3_av_readdata_pre[14] & UB2L1) ) ) );


--QD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y5_N18
QD1L99 = ( QD1_sr[35] & ( (!ND1_virtual_state_cdr) # ((!N1_irf_reg[2][1] & (!N1_irf_reg[2][0] & SD2_dreg[0])) # (N1_irf_reg[2][1] & (N1_irf_reg[2][0]))) ) ) # ( !QD1_sr[35] & ( (!N1_irf_reg[2][1] & (!N1_irf_reg[2][0] & (ND1_virtual_state_cdr & SD2_dreg[0]))) ) );


--TC1L975 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1 at LABCELL_X13_Y6_N42
TC1L975 = ( ZB3_av_readdata_pre[17] & ( ZB1_av_readdata_pre[17] & ( (((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (UB2L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB3_av_readdata_pre[17] & ( ZB1_av_readdata_pre[17] & ( ((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB3_av_readdata_pre[17] & ( !ZB1_av_readdata_pre[17] & ( ((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB3_av_readdata_pre[17] & ( !ZB1_av_readdata_pre[17] & ( (ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0]) ) ) );


--TC1L980 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2 at LABCELL_X13_Y6_N45
TC1L980 = ( ZB3_av_readdata_pre[18] & ( ZB1_av_readdata_pre[18] & ( (((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (UB2L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB3_av_readdata_pre[18] & ( ZB1_av_readdata_pre[18] & ( ((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB3_av_readdata_pre[18] & ( !ZB1_av_readdata_pre[18] & ( ((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB3_av_readdata_pre[18] & ( !ZB1_av_readdata_pre[18] & ( (ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0]) ) ) );


--TC1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~3 at LABCELL_X19_Y6_N48
TC1L1006 = ( ZB3_av_readdata_pre[23] & ( UB2L1 & ( (!TC1_av_ld_aligning_data) # (TC1_av_ld_byte3_data[7]) ) ) ) # ( !ZB3_av_readdata_pre[23] & ( UB2L1 & ( (TC1_av_ld_byte3_data[7] & TC1_av_ld_aligning_data) ) ) ) # ( ZB3_av_readdata_pre[23] & ( !UB2L1 & ( (TC1_av_ld_byte3_data[7] & TC1_av_ld_aligning_data) ) ) ) # ( !ZB3_av_readdata_pre[23] & ( !UB2L1 & ( (TC1_av_ld_byte3_data[7] & TC1_av_ld_aligning_data) ) ) );


--TC1L995 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4 at LABCELL_X13_Y6_N48
TC1L995 = ( ZB3_av_readdata_pre[21] & ( ZB1_av_readdata_pre[21] & ( (((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (UB2L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB3_av_readdata_pre[21] & ( ZB1_av_readdata_pre[21] & ( ((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB3_av_readdata_pre[21] & ( !ZB1_av_readdata_pre[21] & ( ((ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB3_av_readdata_pre[21] & ( !ZB1_av_readdata_pre[21] & ( (ZB2_av_readdata_pre[30] & ZB2_read_latency_shift_reg[0]) ) ) );


--HC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~4 at LABCELL_X12_Y2_N54
HC1L12 = ( ZB9_av_readdata_pre[1] & ( UB2L1 & ( (!ZB3_av_readdata_pre[1] & (!ZB9_read_latency_shift_reg[0] & ((!ZB8_av_readdata_pre[1]) # (!ZB8_read_latency_shift_reg[0])))) ) ) ) # ( !ZB9_av_readdata_pre[1] & ( UB2L1 & ( (!ZB3_av_readdata_pre[1] & ((!ZB8_av_readdata_pre[1]) # (!ZB8_read_latency_shift_reg[0]))) ) ) ) # ( ZB9_av_readdata_pre[1] & ( !UB2L1 & ( (!ZB9_read_latency_shift_reg[0] & ((!ZB8_av_readdata_pre[1]) # (!ZB8_read_latency_shift_reg[0]))) ) ) ) # ( !ZB9_av_readdata_pre[1] & ( !UB2L1 & ( (!ZB8_av_readdata_pre[1]) # (!ZB8_read_latency_shift_reg[0]) ) ) );


--HC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26 at LABCELL_X17_Y4_N42
HC1L39 = ( ZB3_av_readdata_pre[2] & ( ZB8_av_readdata_pre[2] & ( (!UB2L1 & (!ZB8L12Q & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[2])))) ) ) ) # ( !ZB3_av_readdata_pre[2] & ( ZB8_av_readdata_pre[2] & ( (!ZB8L12Q & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[2]))) ) ) ) # ( ZB3_av_readdata_pre[2] & ( !ZB8_av_readdata_pre[2] & ( (!UB2L1 & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[2]))) ) ) ) # ( !ZB3_av_readdata_pre[2] & ( !ZB8_av_readdata_pre[2] & ( (!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[2]) ) ) );


--HC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27 at LABCELL_X17_Y4_N45
HC1L40 = ( ZB3_av_readdata_pre[3] & ( ZB8_av_readdata_pre[3] & ( (!ZB8L12Q & (!UB2L1 & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[2])))) ) ) ) # ( !ZB3_av_readdata_pre[3] & ( ZB8_av_readdata_pre[3] & ( (!ZB8L12Q & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[2]))) ) ) ) # ( ZB3_av_readdata_pre[3] & ( !ZB8_av_readdata_pre[3] & ( (!UB2L1 & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[2]))) ) ) ) # ( !ZB3_av_readdata_pre[3] & ( !ZB8_av_readdata_pre[3] & ( (!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[2]) ) ) );


--TC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~7 at LABCELL_X13_Y6_N12
TC1L922 = ( ZB3_av_readdata_pre[8] & ( ((ZB1_av_readdata_pre[8] & ZB1_read_latency_shift_reg[0])) # (UB2L1) ) ) # ( !ZB3_av_readdata_pre[8] & ( (ZB1_av_readdata_pre[8] & ZB1_read_latency_shift_reg[0]) ) );


--TC1L970 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5 at LABCELL_X17_Y6_N54
TC1L970 = (!ZB1_read_latency_shift_reg[0] & (UB2L1 & ((ZB3_av_readdata_pre[16])))) # (ZB1_read_latency_shift_reg[0] & (((UB2L1 & ZB3_av_readdata_pre[16])) # (ZB1_av_readdata_pre[16])));


--TC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~8 at LABCELL_X13_Y6_N27
TC1L944 = ( UB2L1 & ( ((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[13])) # (ZB3_av_readdata_pre[13]) ) ) # ( !UB2L1 & ( (ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[13]) ) );


--TC1L990 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~6 at LABCELL_X17_Y6_N57
TC1L990 = (!ZB1_read_latency_shift_reg[0] & (UB2L1 & ((ZB3_av_readdata_pre[20])))) # (ZB1_read_latency_shift_reg[0] & (((UB2L1 & ZB3_av_readdata_pre[20])) # (ZB1_av_readdata_pre[20])));


--TC1L985 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7 at MLABCELL_X15_Y6_N12
TC1L985 = (!UB2L1 & (ZB1_av_readdata_pre[19] & (ZB1_read_latency_shift_reg[0]))) # (UB2L1 & (((ZB1_av_readdata_pre[19] & ZB1_read_latency_shift_reg[0])) # (ZB3_av_readdata_pre[19])));


--TC1L1000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~8 at LABCELL_X13_Y6_N9
TC1L1000 = ( ZB3_av_readdata_pre[22] & ( ((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[22])) # (UB2L1) ) ) # ( !ZB3_av_readdata_pre[22] & ( (ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[22]) ) );


--TC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X24_Y7_N36
TC1L213 = ( TC1_D_iw[11] & ( TC1_D_iw[14] & ( (!TC1L280Q & (TC1_D_iw[13] & TC1L285Q)) ) ) ) # ( !TC1_D_iw[11] & ( TC1_D_iw[14] & ( (!TC1L280Q & (TC1_D_iw[13] & (!TC1_D_iw[15] & TC1L285Q))) ) ) ) # ( TC1_D_iw[11] & ( !TC1_D_iw[14] & ( (TC1_D_iw[13] & (!TC1_D_iw[15] & TC1L285Q)) ) ) ) # ( !TC1_D_iw[11] & ( !TC1_D_iw[14] & ( (!TC1L280Q & (TC1_D_iw[13] & (!TC1_D_iw[15] & TC1L285Q))) ) ) );


--TC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X17_Y7_N27
TC1L203 = ( TC1_D_iw[2] & ( (TC1_D_iw[4] & (!TC1_D_iw[0] & (!TC1_D_iw[3] & TC1_D_iw[1]))) ) ) # ( !TC1_D_iw[2] & ( (TC1_D_iw[4] & (!TC1_D_iw[0] & (!TC1_D_iw[3] & !TC1_D_iw[1]))) ) );


--TC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X17_Y7_N6
TC1L204 = ( TC1_D_iw[15] & ( TC1L285Q & ( (!TC1_D_iw[13] & (!TC1L280Q & (!TC1_D_iw[14] $ (TC1_D_iw[11])))) ) ) ) # ( !TC1_D_iw[15] & ( TC1L285Q & ( (!TC1_D_iw[13] & (TC1_D_iw[14] & (!TC1L280Q & !TC1_D_iw[11]))) ) ) ) # ( TC1_D_iw[15] & ( !TC1L285Q & ( (!TC1_D_iw[13] & (!TC1_D_iw[14] & (!TC1L280Q & !TC1_D_iw[11]))) ) ) ) # ( !TC1_D_iw[15] & ( !TC1L285Q & ( (!TC1_D_iw[13] & (TC1_D_iw[14] & (!TC1L280Q & !TC1_D_iw[11]))) ) ) );


--TC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X24_Y6_N39
TC1L240 = ( TC1_D_iw[14] & ( (!TC1_D_iw[12] & (TC1_D_iw[13] & (!TC1_D_iw[15] $ (!TC1L285Q)))) ) );


--TC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X19_Y7_N42
TC1L241 = ( TC1_D_iw[13] & ( TC1L285Q & ( (!TC1_D_iw[11] & (((!TC1L280Q & !TC1_D_iw[14])))) # (TC1_D_iw[11] & ((!TC1_D_iw[15] & ((!TC1_D_iw[14]))) # (TC1_D_iw[15] & (!TC1L280Q)))) ) ) );


--TC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X16_Y6_N12
TC1L229 = ( TC1_D_iw[2] & ( (TC1_D_iw[1] & (TC1_D_iw[0] & ((!TC1_D_iw[3]) # (!TC1_D_iw[4])))) ) ) # ( !TC1_D_iw[2] & ( (TC1_D_iw[1] & (!TC1_D_iw[4] & TC1_D_iw[0])) ) );


--TC1L789 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5 at LABCELL_X17_Y7_N48
TC1L789 = ( TC1_D_iw[3] & ( (TC1_D_iw[2] & (TC1_D_iw[0] & (!TC1_D_iw[4] & !TC1_D_iw[1]))) ) ) # ( !TC1_D_iw[3] & ( (TC1_D_iw[2] & (TC1_D_iw[0] & !TC1_D_iw[1])) ) );


--TC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X18_Y4_N18
TC1L214 = ( !TC1_D_iw[2] & ( TC1_D_iw[5] & ( (!TC1_D_iw[4] & ((!TC1_D_iw[1] & ((TC1_D_iw[0]))) # (TC1_D_iw[1] & (!TC1_D_iw[3] & !TC1_D_iw[0])))) ) ) ) # ( TC1_D_iw[2] & ( !TC1_D_iw[5] & ( (TC1_D_iw[3] & (TC1_D_iw[4] & TC1_D_iw[0])) ) ) );


--TC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X18_Y4_N6
TC1L215 = ( TC1_D_iw[0] & ( TC1_D_iw[3] & ( (!TC1_D_iw[2] & (!TC1_D_iw[5] & !TC1_D_iw[1])) ) ) ) # ( !TC1_D_iw[0] & ( TC1_D_iw[3] & ( (!TC1_D_iw[2] & (!TC1_D_iw[5] & TC1_D_iw[1])) ) ) ) # ( TC1_D_iw[0] & ( !TC1_D_iw[3] & ( (TC1_D_iw[4] & (!TC1_D_iw[2] & (!TC1_D_iw[5] & !TC1_D_iw[1]))) ) ) ) # ( !TC1_D_iw[0] & ( !TC1_D_iw[3] & ( (TC1_D_iw[4] & (!TC1_D_iw[2] & (!TC1_D_iw[5] & TC1_D_iw[1]))) ) ) );


--TC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X18_Y4_N24
TC1L216 = ( TC1_D_iw[0] & ( TC1_D_iw[3] & ( (TC1_D_iw[4] & (TC1_D_iw[5] & ((!TC1_D_iw[1]) # (TC1_D_iw[2])))) ) ) ) # ( !TC1_D_iw[0] & ( TC1_D_iw[3] & ( (TC1_D_iw[4] & (TC1_D_iw[5] & (!TC1_D_iw[2] $ (TC1_D_iw[1])))) ) ) ) # ( TC1_D_iw[0] & ( !TC1_D_iw[3] & ( (TC1_D_iw[4] & (!TC1_D_iw[2] & (TC1_D_iw[5] & !TC1_D_iw[1]))) ) ) );


--TC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X22_Y7_N30
TC1L222 = ( TC1L285Q & ( TC1L280Q & ( (TC1_D_iw[13] & (!TC1_D_iw[15] & (TC1_D_iw[11] & !TC1_D_iw[14]))) ) ) ) # ( TC1L285Q & ( !TC1L280Q & ( (TC1_D_iw[13] & (!TC1_D_iw[15] & ((!TC1_D_iw[11]) # (!TC1_D_iw[14])))) ) ) );


--TC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X23_Y7_N42
TC1L223 = ( TC1_D_iw[15] & ( TC1_D_iw[13] & ( (!TC1_D_iw[14] & ((!TC1L280Q & (!TC1L285Q)) # (TC1L280Q & ((TC1_D_iw[11]))))) # (TC1_D_iw[14] & ((!TC1_D_iw[11] & ((TC1L285Q))) # (TC1_D_iw[11] & (TC1L280Q)))) ) ) ) # ( !TC1_D_iw[15] & ( TC1_D_iw[13] & ( (TC1L280Q & (TC1_D_iw[11] & ((!TC1L285Q) # (TC1_D_iw[14])))) ) ) ) # ( TC1_D_iw[15] & ( !TC1_D_iw[13] & ( (!TC1L280Q & ((!TC1L285Q & ((TC1_D_iw[11]))) # (TC1L285Q & (TC1_D_iw[14] & !TC1_D_iw[11])))) # (TC1L280Q & (!TC1_D_iw[14] & (TC1L285Q))) ) ) ) # ( !TC1_D_iw[15] & ( !TC1_D_iw[13] & ( (!TC1L280Q & (!TC1_D_iw[14] & (!TC1L285Q $ (TC1_D_iw[11])))) # (TC1L280Q & (((TC1_D_iw[14] & !TC1_D_iw[11])) # (TC1L285Q))) ) ) );


--TC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X24_Y6_N42
TC1L224 = ( TC1_D_iw[12] & ( TC1L285Q & ( (!TC1_D_iw[15] & !TC1_D_iw[13]) ) ) ) # ( !TC1_D_iw[12] & ( TC1L285Q & ( (!TC1_D_iw[15] & (TC1_D_iw[11] & (!TC1_D_iw[14] & !TC1_D_iw[13]))) ) ) ) # ( !TC1_D_iw[12] & ( !TC1L285Q & ( (TC1_D_iw[15] & (TC1_D_iw[11] & (TC1_D_iw[14] & !TC1_D_iw[13]))) ) ) );


--TC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X24_Y6_N12
TC1L225 = ( TC1_D_iw[12] & ( !TC1L285Q & ( (!TC1_D_iw[15] & (TC1_D_iw[14] & (!TC1_D_iw[11] $ (TC1_D_iw[13])))) ) ) ) # ( !TC1_D_iw[12] & ( !TC1L285Q & ( (!TC1_D_iw[14] & (!TC1_D_iw[15] $ (((TC1_D_iw[13]) # (TC1_D_iw[11]))))) ) ) );


--TC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X24_Y6_N54
TC1L226 = ( TC1_D_iw[12] & ( TC1L285Q & ( (!TC1_D_iw[13] & (TC1_D_iw[15] & ((!TC1_D_iw[14])))) # (TC1_D_iw[13] & (TC1_D_iw[11] & (!TC1_D_iw[15] $ (!TC1_D_iw[14])))) ) ) ) # ( !TC1_D_iw[12] & ( TC1L285Q & ( (TC1_D_iw[15] & (!TC1_D_iw[11] & TC1_D_iw[14])) ) ) );


--TC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1 at LABCELL_X18_Y8_N0
TC1L254 = ( !TC1_D_iw[1] & ( TC1_D_iw[4] & ( (TC1_D_iw[5] & (!TC1_D_iw[0] & (!TC1_D_iw[2] & !TC1_D_iw[3]))) ) ) ) # ( !TC1_D_iw[1] & ( !TC1_D_iw[4] & ( (TC1_D_iw[5] & (!TC1_D_iw[0] & (!TC1_D_iw[2] & TC1_D_iw[3]))) ) ) );


--TC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X17_Y7_N0
TC1L201 = ( !TC1_D_iw[4] & ( TC1_D_iw[5] & ( (!TC1_D_iw[3] & (!TC1_D_iw[0] & (!TC1_D_iw[2] $ (TC1_D_iw[1])))) ) ) ) # ( TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (TC1_D_iw[3] & (!TC1_D_iw[0] & (!TC1_D_iw[2] $ (TC1_D_iw[1])))) ) ) ) # ( !TC1_D_iw[4] & ( !TC1_D_iw[5] & ( (TC1_D_iw[2] & (!TC1_D_iw[3] & (TC1_D_iw[1] & !TC1_D_iw[0]))) ) ) );


--TC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X17_Y7_N24
TC1L205 = ( TC1_D_iw[3] & ( (!TC1_D_iw[4] & (!TC1_D_iw[0] & (!TC1_D_iw[2] $ (TC1_D_iw[1])))) ) );


--TC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X17_Y7_N30
TC1L202 = ( !TC1_D_iw[15] & ( TC1L285Q & ( (!TC1_D_iw[13] & (!TC1L280Q & !TC1_D_iw[11])) ) ) ) # ( TC1_D_iw[15] & ( !TC1L285Q & ( (!TC1_D_iw[13] & (TC1_D_iw[14] & (!TC1L280Q & !TC1_D_iw[11]))) ) ) ) # ( !TC1_D_iw[15] & ( !TC1L285Q & ( (!TC1_D_iw[13] & (TC1_D_iw[14] & (!TC1L280Q & !TC1_D_iw[11]))) ) ) );


--TC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X16_Y6_N6
TC1L231 = ( TC1_D_iw[0] & ( TC1_D_iw[4] & ( TC1L230 ) ) ) # ( !TC1_D_iw[0] & ( TC1_D_iw[4] & ( ((!TC1_D_iw[1] & TC1_D_iw[2])) # (TC1L230) ) ) ) # ( TC1_D_iw[0] & ( !TC1_D_iw[4] & ( TC1L230 ) ) ) # ( !TC1_D_iw[0] & ( !TC1_D_iw[4] & ( ((!TC1_D_iw[1] & (TC1_D_iw[3] & TC1_D_iw[2]))) # (TC1L230) ) ) );


--TC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X18_Y8_N30
TC1L232 = ( TC1_D_iw[3] & ( TC1_D_iw[4] & ( (TC1_D_iw[2] & (!TC1_D_iw[0] & (!TC1_D_iw[5] & !TC1_D_iw[1]))) ) ) ) # ( !TC1_D_iw[3] & ( TC1_D_iw[4] & ( (TC1_D_iw[2] & (!TC1_D_iw[0] & (!TC1_D_iw[5] & !TC1_D_iw[1]))) ) ) ) # ( TC1_D_iw[3] & ( !TC1_D_iw[4] & ( (TC1_D_iw[2] & (!TC1_D_iw[0] & (!TC1_D_iw[5] & !TC1_D_iw[1]))) ) ) );


--TC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X24_Y7_N6
TC1L246 = ( TC1_D_iw[11] & ( TC1_D_iw[14] & ( (TC1L280Q & (!TC1_D_iw[13] & ((!TC1L285Q) # (TC1_D_iw[15])))) ) ) ) # ( !TC1_D_iw[11] & ( TC1_D_iw[14] & ( (TC1L280Q & (!TC1_D_iw[13] & TC1_D_iw[15])) ) ) ) # ( TC1_D_iw[11] & ( !TC1_D_iw[14] & ( (TC1L280Q & (!TC1_D_iw[13] & !TC1L285Q)) ) ) ) # ( !TC1_D_iw[11] & ( !TC1_D_iw[14] & ( (TC1L280Q & (!TC1_D_iw[13] & !TC1L285Q)) ) ) );


--TC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at MLABCELL_X25_Y4_N21
TC1L247 = ( TC1L246 & ( TC1L584 ) );


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X13_Y4_N42
BC1L11 = ( BC1_write_accepted & ( !BC1L3 ) ) # ( !BC1_write_accepted & ( !BC1L3 & ( (EB1_rst1 & (TC1_d_write & ((!TB1L3) # (TB1L4)))) ) ) );


--AB1L13 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X21_Y3_N12
AB1L13 = ( !AB1_altera_reset_synchronizer_int_chain[3] );


--EB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at MLABCELL_X6_Y2_N42
EB1L68 = AMPP_FUNCTION(!U1_t_dav);


--LC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X13_Y5_N57
LC1L7 = !LC1L3;


--WB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0 at LABCELL_X13_Y5_N12
WB1L3 = ( !WB1L56 );


--LC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X12_Y5_N18
LC2L7 = ( !LC2L3 );


--WB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress~0 at LABCELL_X12_Y5_N51
WB2L3 = ( !WB2L59 );


--BD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at MLABCELL_X15_Y4_N36
BD1L5 = !WC1_writedata[0];


--BD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 at MLABCELL_X15_Y4_N39
BD1L9 = !WC1_writedata[2];


--BD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 at MLABCELL_X15_Y4_N6
BD1L7 = ( !WC1_writedata[1] );


--ZB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X13_Y6_N24
ZB1L23 = ( !NB1_b_full );


--EB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X4_Y3_N24
EB1L48 = AMPP_FUNCTION(!EB1_read);


--EB1L118 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at MLABCELL_X3_Y3_N51
EB1L118 = AMPP_FUNCTION(!EB1_write);


--AE2L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at MLABCELL_X21_Y3_N57
AE2L5 = GND;


--A1L169 is ~GND at LABCELL_X1_Y2_N12
A1L169 = GND;


--EB1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X2_Y3_N6
EB1L23 = AMPP_FUNCTION(!EB1_count[9]);


--TC1L394 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X18_Y7_N9
TC1L394 = !TC1_E_shift_rot_cnt[0];


--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at MLABCELL_X6_Y5_N12
MD1L3 = !MD1L2;


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X1_Y1_N53
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L5, Q1L20, A1L8, GND);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X4_Y2_N14
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L5, Q1L23, A1L8, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X4_Y2_N10
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L5, Q1L25, A1L8, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X1_Y1_N23
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L5, Q1L29, A1L8, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X1_Y1_N38
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L5, Q1L31, A1L8, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y2_N14
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L5, N1L82, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L71);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y2_N31
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L5, N1L84, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L71);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X3_Y2_N50
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L5, Q1L38, !A1L8, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X3_Y2_N11
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L5, Q1L40, !A1L8, GND);


--P1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X4_Y1_N24
P1L29 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[4], !A1L6, !P1_word_counter[0], !Q1_state[4], !P1_word_counter[1], !P1_word_counter[2]);


--N1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at MLABCELL_X3_Y2_N0
N1L78 = AMPP_FUNCTION(!AE2L5, !A1L6, !AE2L5, !N1_irsr_reg[6], !Q1_state[3], !N1_virtual_ir_scan_reg, !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L5, N1L148);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X3_Y2_N56
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, N1L119, !N1_clr_reg, N1L120);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X1_Y1_N44
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, N1L22, Q1_state[0], N1L150);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X1_Y2_N32
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L5, N1L2);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X3_Y2_N53
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L5, Q1L19, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y2_N59
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L5, Q1L21);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y1_N29
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L5, Q1L22);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N56
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L5, Q1L24);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y2_N8
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L5, Q1L26);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y2_N11
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L5, Q1L27);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y2_N35
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L5, N1L117);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y2_N5
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L5, Q1L28);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X1_Y2_N2
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L5, Q1L30);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y1_N56
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L5, Q1L32);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y1_N14
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L5, N1L150, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X2_Y2_N26
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L57, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X3_Y2_N38
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5, N1L121, !N1_clr_reg, N1L120);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X1_Y6_N2
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L63, !N1_clr_reg, N1L61);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X1_Y6_N59
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L64, !N1_clr_reg, N1L61);


--N1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X4_Y2_N3
N1L26 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N38
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L5, N1_irsr_reg[6], !N1_clr_reg, GND, N1L123);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N20
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, N1L76Q, !N1_clr_reg, GND, N1L123);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N18
N1L141 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !EB1_adapted_tdo, !N1_virtual_ir_tdo_sel_reg[1], !N1_virtual_ir_tdo_sel_reg[0], !N1_irsr_reg[0]);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y2_N16
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L5, N1L83, !N1_clr_reg, N1L71);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X2_Y2_N59
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L5, N1L78, !N1_clr_reg, GND);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X2_Y2_N53
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L5, N1L75, !N1_clr_reg, GND);


--N1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X2_Y2_N18
N1L24 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[6]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X4_Y2_N55
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L5, P1L23, GND, P1L18);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X2_Y2_N27
N1L142 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[2], !N1_irsr_reg[0], !N1L24, !N1_virtual_ir_scan_reg, !P1_WORD_SR[0]);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N36
N1L143 = AMPP_FUNCTION(!N1_virtual_ir_tdo_sel_reg[1], !N1L76Q, !QD1_sr[0], !EB1_adapted_tdo, !N1_irsr_reg[6], !N1_virtual_ir_scan_reg);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N43
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, N1L140, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X4_Y2_N38
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, N1L32, N1L26);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X3_Y1_N52
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, N1L13, N1L9);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X4_Y2_N39
N1L144 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[0], !N1L67Q, !N1_design_hash_reg[0]);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at MLABCELL_X3_Y1_N21
N1L145 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[2]);


--N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at MLABCELL_X3_Y3_N54
N1L146 = AMPP_FUNCTION(!N1L67Q, !N1_irsr_reg[1], !N1_irsr_reg[6], !N1_virtual_ir_scan_reg, !N1L76Q, !N1_irsr_reg[2]);


--N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N42
N1L147 = AMPP_FUNCTION(!Q1_state[8], !N1L145, !N1L144, !N1L146, !N1_tdo_bypass_reg, !N1L26);


--N1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L148 = AMPP_FUNCTION(!N1L26, !N1L143, !N1L147, !N1L142, !N1L141);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y2_N5
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, N1L39, !N1_clr_reg, GND);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y2_N18
N1L118 = AMPP_FUNCTION(!Q1_state[2], !A1L8, !N1_hub_mode_reg[1]);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at MLABCELL_X3_Y2_N54
N1L119 = AMPP_FUNCTION(!N1L118, !A1L8, !Q1_state[4], !N1L76Q, !N1_irsr_reg[6], !A1L6);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X1_Y1_N8
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, N1L21, Q1_state[0], N1L150);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X1_Y1_N18
N1L120 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !A1L8, !N1_virtual_dr_scan_reg, !Q1_state[15], !Q1_state[2]);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X2_Y1_N1
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, N1L91, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X2_Y1_N19
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[5], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X2_Y1_N50
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X2_Y1_N34
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, N1L93, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X2_Y1_N53
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, N1L89, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X2_Y1_N41
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, A1L6, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X2_Y1_N37
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, N1L103, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X2_Y1_N11
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, N1L101, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X2_Y1_N7
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, N1L99, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X2_Y1_N23
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X2_Y1_N21
N1L20 = AMPP_FUNCTION(!N1_jtag_ir_reg[9], !N1_jtag_ir_reg[7], !N1_jtag_ir_reg[8], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[5]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X1_Y1_N42
N1L22 = AMPP_FUNCTION(!N1L95Q, !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[2], !N1L20, !N1_jtag_ir_reg[1]);


--N1L150 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X1_Y1_N48
N1L150 = AMPP_FUNCTION(!A1L8, !Q1_state[12], !Q1_state[14]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X3_Y4_N25
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, N1L43, N1_virtual_ir_scan_reg);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X1_Y2_N30
N1L2 = AMPP_FUNCTION(!Q1_state[1], !N1_hub_mode_reg[2]);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X3_Y2_N48
Q1L19 = AMPP_FUNCTION(!Q1_state[9], !A1L8, !Q1_tms_cnt[2], !Q1_state[0]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X1_Y1_N15
Q1L20 = AMPP_FUNCTION(!Q1_state[8], !Q1_state[15], !Q1_state[0], !Q1_state[1]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y2_N57
Q1L21 = AMPP_FUNCTION(!Q1_state[1], !Q1_state[15], !A1L8, !Q1_state[8]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y1_N27
Q1L22 = AMPP_FUNCTION(!Q1_state[2], !A1L8);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X4_Y2_N0
Q1L23 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[7], !Q1_state[4]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X1_Y2_N54
Q1L24 = AMPP_FUNCTION(!Q1_state[4], !A1L8, !Q1_state[3]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X1_Y2_N27
Q1L25 = AMPP_FUNCTION(!Q1_state[6], !Q1_state[5]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X1_Y2_N6
Q1L26 = AMPP_FUNCTION(!Q1_state[6], !A1L8);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X1_Y2_N9
Q1L27 = AMPP_FUNCTION(!A1L8, !Q1_state[7], !Q1_state[5]);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X1_Y2_N33
N1L117 = AMPP_FUNCTION(!A1L8, !Q1_state[2]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X1_Y2_N3
Q1L28 = AMPP_FUNCTION(!A1L8, !Q1_state[9]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X1_Y1_N24
Q1L29 = AMPP_FUNCTION(!Q1_state[14], !Q1_state[11], !Q1_state[10]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X1_Y2_N0
Q1L30 = AMPP_FUNCTION(!A1L8, !Q1_state[11], !Q1_state[10]);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X1_Y1_N39
Q1L31 = AMPP_FUNCTION(!Q1_state[12], !Q1_state[13]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X1_Y1_N54
Q1L32 = AMPP_FUNCTION(!A1L8, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X2_Y2_N47
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L129, !N1_clr_reg, GND);


--N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X2_Y2_N36
N1L55 = AMPP_FUNCTION(!N1_shadow_irf_reg[1][0], !N1_irsr_reg[2], !N1_irsr_reg[5], !N1_irsr_reg[1], !N1_hub_mode_reg[1], !N1_irsr_reg[0]);


--N1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X4_Y2_N6
N1L132 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[7], !A1L8, !N1_virtual_ir_scan_reg, !Q1_state[5]);


--N1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X2_Y2_N54
N1L56 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[2], !N1_hub_mode_reg[1], !N1_irsr_reg[1], !N1_shadow_irf_reg[1][0], !N1_irf_reg[1][0]);


--N1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X2_Y2_N0
N1L57 = AMPP_FUNCTION(!N1L132, !N1_irsr_reg[0], !N1L56, !N1_irsr_reg[6], !N1L55, !N1_irf_reg[1][0]);


--N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at MLABCELL_X3_Y2_N36
N1L121 = AMPP_FUNCTION(!N1L118, !A1L8, !Q1_state[4], !N1L76Q, !N1_irsr_reg[6], !A1L6);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X1_Y6_N16
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L135, !N1_clr_reg, N1L133);


--N1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X1_Y6_N0
N1L63 = AMPP_FUNCTION(!N1_shadow_irf_reg[2][0], !N1L67Q, !N1_hub_mode_reg[1]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X4_Y2_N51
Q1L33 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5]);


--N1L60 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X2_Y2_N48
N1L60 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_irsr_reg[6], !N1_irsr_reg[5], !N1_irsr_reg[2], !N1_irsr_reg[1], !N1_irsr_reg[0]);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X3_Y2_N18
N1L61 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !N1L60, !A1L8, !Q1L33);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X1_Y6_N31
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L136, !N1_clr_reg, N1L133);


--N1L64 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X1_Y6_N57
N1L64 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y2_N26
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, N1L44, !N1_clr_reg, N1L123);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X2_Y2_N8
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L5, N1L85, !N1_clr_reg, GND, N1L71);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X2_Y2_N12
N1L82 = AMPP_FUNCTION(!QD1_ir_out[0], !N1_irf_reg[1][0], !N1_irsr_reg[6], !N1_hub_mode_reg[0], !N1_irsr_reg[4]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y4_N58
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L5, N1L86, !N1_clr_reg, N1L71);


--N1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X2_Y2_N33
N1L70 = AMPP_FUNCTION(!N1_hub_mode_reg[0], !N1_irsr_reg[4], !N1_irsr_reg[3], !N1_irsr_reg[6], !N1_irsr_reg[5]);


--N1L71 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X1_Y2_N21
N1L71 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !Q1_state[4], !N1L70);


--N1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X4_Y2_N57
N1L123 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !A1L8, !Q1_state[7], !Q1_state[5]);


--N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X2_Y2_N15
N1L83 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[3]);


--N1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X2_Y2_N30
N1L84 = AMPP_FUNCTION(!N1_hub_mode_reg[0], !N1_irsr_reg[4], !N1_irsr_reg[6], !QD1_ir_out[1]);


--N1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at MLABCELL_X3_Y2_N21
N1L75 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !N1_irsr_reg[6], !Q1_state[4], !N1L76Q);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X4_Y1_N7
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L5, P1L25, P1L18);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X4_Y1_N48
P1_clear_signal = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8]);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X4_Y1_N23
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L5, P1L11, GND, P1L7);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X4_Y1_N4
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L5, P1L12, GND, P1L7);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X4_Y1_N35
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L5, P1L13, GND, P1L7);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X4_Y1_N32
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L5, P1L14, GND, P1L7);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X4_Y1_N17
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L5, P1L15, GND, P1L7);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X4_Y1_N42
P1L22 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[4], !P1_word_counter[2], !P1_word_counter[0]);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X4_Y1_N36
P1L23 = AMPP_FUNCTION(!P1_clear_signal, !P1L8Q, !Q1_state[4], !P1_WORD_SR[1], !P1L22);


--P1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X1_Y1_N0
P1L18 = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[3], !N1_virtual_dr_scan_reg);


--N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X4_Y2_N15
N1L140 = AMPP_FUNCTION(!N1_tdo_bypass_reg, !Q1_state[4], !A1L6);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X4_Y2_N23
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, N1L33, N1L26);


--N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X4_Y2_N36
N1L32 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[1]);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y1_N33
N1L4 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y1_N17
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, N1L116, GND, N1L108);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y1_N56
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, N1L112, GND, N1L108);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y1_N13
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, N1L113, GND, N1L108);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y1_N38
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, N1L114, GND, N1L108);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y1_N59
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, N1L115, GND, N1L108);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at MLABCELL_X3_Y1_N54
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[4]);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at MLABCELL_X3_Y1_N57
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X3_Y1_N46
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, N1L15, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X3_Y1_N28
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, H1L7, H1L6);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at MLABCELL_X3_Y1_N51
N1L13 = AMPP_FUNCTION(!N1L4, !N1_design_hash_reg[1], !N1L12, !H1_sldfabric_ident_writedata[0], !N1L8);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X4_Y2_N45
N1L9 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[3], !Q1_state[4]);


--N1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X2_Y2_N42
N1L39 = AMPP_FUNCTION(!N1L123, !N1_irsr_reg[1], !N1L24, !N1_irsr_reg[0], !N1_hub_mode_reg[1], !N1_irsr_reg[2]);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X1_Y1_N6
N1L21 = AMPP_FUNCTION(!N1L95Q, !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[2], !N1L20, !N1_jtag_ir_reg[1]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y2_N46
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L5, N1L123, GND);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X2_Y2_N21
N1L41 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[6], !N1_irsr_reg[1], !N1_irsr_reg[2]);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y2_N9
N1L42 = AMPP_FUNCTION(!N1L41, !N1_hub_mode_reg[2], !N1_irsr_reg[0], !N1_hub_mode_reg[1], !N1_reset_ena_reg);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X2_Y2_N41
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L5, Q1L39, GND);


--Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X3_Y2_N9
Q1L38 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1], !Q1_tms_cnt[2]);


--N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at MLABCELL_X3_Y2_N24
N1L126 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1]);


--N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at MLABCELL_X3_Y2_N6
N1L127 = AMPP_FUNCTION(!N1L76Q, !N1_hub_mode_reg[1], !N1_irsr_reg[6], !Q1_state[3]);


--N1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at MLABCELL_X3_Y2_N27
N1L128 = AMPP_FUNCTION(!N1_irf_reg[1][0], !Q1_state[3], !N1L67Q);


--N1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at MLABCELL_X3_Y2_N30
N1L129 = AMPP_FUNCTION(!N1L126, !N1L127, !N1_shadow_irf_reg[1][0], !Q1L27, !N1L128, !N1_virtual_ir_scan_reg);


--N1L135 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X1_Y6_N15
N1L135 = AMPP_FUNCTION(!Q1_state[3], !N1_irf_reg[2][0], !N1L67Q);


--N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at MLABCELL_X3_Y2_N12
N1L133 = AMPP_FUNCTION(!Q1L33, !A1L8, !N1_hub_mode_reg[1], !Q1_state[3], !N1_irsr_reg[6], !N1_virtual_ir_scan_reg);


--N1L136 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X1_Y6_N30
N1L136 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irf_reg[2][1], !Q1_state[3]);


--N1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X1_Y2_N24
N1L44 = AMPP_FUNCTION(!N1L67Q, !N1_irsr_reg[1], !N1_irsr_reg[6], !N1L76Q, !N1_irsr_reg[2]);


--N1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at MLABCELL_X3_Y4_N54
N1L85 = AMPP_FUNCTION(!Q1_state[3], !N1L76Q);


--N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at MLABCELL_X3_Y4_N57
N1L86 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[4]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X4_Y1_N55
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L5, P1L28, P1L18);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X4_Y1_N30
P1L24 = AMPP_FUNCTION(!P1L10Q, !P1_word_counter[0]);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X4_Y1_N6
P1L25 = AMPP_FUNCTION(!P1L24, !P1_WORD_SR[2], !P1_clear_signal, !Q1_state[4], !P1_word_counter[2], !P1_word_counter[1]);


--P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X4_Y1_N18
P1L11 = AMPP_FUNCTION(!P1_word_counter[1], !P1L8Q, !P1L10Q, !P1_word_counter[2], !P1_clear_signal, !P1_word_counter[0]);


--P1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X1_Y1_N3
P1L7 = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg, !Q1_state[3], !Q1_state[4]);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X4_Y1_N0
P1L12 = AMPP_FUNCTION(!P1_word_counter[1], !P1L8Q, !P1L10Q, !P1_word_counter[2], !P1_clear_signal, !P1_word_counter[0]);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X4_Y1_N39
P1L13 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[0], !P1_word_counter[1]);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X4_Y1_N12
P1L14 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[2], !P1_word_counter[3], !P1_word_counter[0], !P1_clear_signal, !P1_word_counter[4]);


--P1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X4_Y1_N51
P1L15 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[2], !P1_clear_signal, !P1_word_counter[1]);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X4_Y2_N25
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, N1L34, N1L26);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X4_Y2_N21
N1L33 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[2]);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at LABCELL_X2_Y1_N27
N1L23 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[0]);


--N1L108 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0 at LABCELL_X1_Y1_N30
N1L108 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg, !Q1_state[8], !N1_virtual_ir_scan_reg);


--N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 at MLABCELL_X3_Y1_N6
N1L112 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[3], !P1_clear_signal, !N1L23);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at MLABCELL_X3_Y1_N9
N1L113 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[3], !P1_clear_signal, !N1_mixer_addr_reg_internal[4], !N1L23);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X2_Y1_N57
N1L114 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !P1_clear_signal);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X2_Y1_N54
N1L115 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !P1_clear_signal, !N1_mixer_addr_reg_internal[2]);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at MLABCELL_X3_Y1_N15
N1L14 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X3_Y1_N5
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, N1L17, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X3_Y1_N26
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, H1L9, H1L6);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at MLABCELL_X3_Y1_N45
N1L15 = AMPP_FUNCTION(!N1L4, !N1_design_hash_reg[2], !N1L14, !H1_sldfabric_ident_writedata[1], !N1L8);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X2_Y1_N25
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, N1L47);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at MLABCELL_X3_Y2_N45
H1L6 = AMPP_FUNCTION(!N1L67Q, !Q1_state[8], !Q1_state[4], !N1L41, !N1_virtual_dr_scan_reg);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X2_Y2_N6
Q1L39 = AMPP_FUNCTION(!A1L8, !Q1_tms_cnt[0]);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at MLABCELL_X3_Y2_N42
Q1L40 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X4_Y1_N33
P1L26 = AMPP_FUNCTION(!Q1_state[4], !P1_word_counter[2], !Q1_state[8], !P1_word_counter[1], !N1_virtual_ir_scan_reg);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X4_Y1_N25
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L5, P1L29, P1L18);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X4_Y1_N45
P1L27 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[2], !P1L10Q, !P1L8Q);


--P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X4_Y1_N54
P1L28 = AMPP_FUNCTION(!P1_WORD_SR[3], !P1L26, !Q1_state[4], !P1L27, !P1_clear_signal, !P1_word_counter[0]);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X4_Y2_N28
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, N1L35, GND, N1L26);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X4_Y2_N24
N1L34 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at MLABCELL_X3_Y1_N39
N1L16 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X3_Y1_N1
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, N1L19, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X3_Y1_N34
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, H1L11, H1L6);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at MLABCELL_X3_Y1_N3
N1L17 = AMPP_FUNCTION(!N1L4, !N1L8, !H1_sldfabric_ident_writedata[2], !N1_design_hash_reg[3], !N1L16);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X2_Y1_N16
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, N1L49, N1L47);


--N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X4_Y2_N33
N1L47 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1L24, !N1L67Q, !N1_virtual_dr_scan_reg, !N1_irsr_reg[2], !Q1_state[4]);


--N1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at MLABCELL_X3_Y1_N42
N1L35 = AMPP_FUNCTION(!A1L6, !Q1_state[3]);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at MLABCELL_X3_Y1_N18
N1L18 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4]);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X3_Y1_N31
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, H1L13, H1L6);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at MLABCELL_X3_Y1_N0
N1L19 = AMPP_FUNCTION(!N1L4, !N1L8, !N1L18, !A1L6, !H1_sldfabric_ident_writedata[3]);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X2_Y1_N14
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, N1L51, N1L47);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X2_Y1_N47
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, A1L6, GND, N1L47);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at MLABCELL_X3_Y1_N48
N1L116 = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg, !N1_mixer_addr_reg_internal[0]);


--N1L93 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X2_Y1_N33
N1L93 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X2_Y1_N51
N1L89 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);





--A1L108 is ledr[0]~output at IOOBUF_X52_Y0_N2
A1L108 = OUTPUT_BUFFER.O(.I(V1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--ledr[0] is ledr[0] at PIN_V16
ledr[0] = OUTPUT();


--A1L110 is ledr[1]~output at IOOBUF_X52_Y0_N19
A1L110 = OUTPUT_BUFFER.O(.I(V1L7Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--ledr[1] is ledr[1] at PIN_W16
ledr[1] = OUTPUT();


--A1L112 is ledr[2]~output at IOOBUF_X60_Y0_N2
A1L112 = OUTPUT_BUFFER.O(.I(V1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--ledr[2] is ledr[2] at PIN_V17
ledr[2] = OUTPUT();


--A1L114 is ledr[3]~output at IOOBUF_X80_Y0_N2
A1L114 = OUTPUT_BUFFER.O(.I(V1L10Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--ledr[3] is ledr[3] at PIN_V18
ledr[3] = OUTPUT();


--A1L116 is ledr[4]~output at IOOBUF_X60_Y0_N19
A1L116 = OUTPUT_BUFFER.O(.I(V1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--ledr[4] is ledr[4] at PIN_W17
ledr[4] = OUTPUT();


--A1L118 is ledr[5]~output at IOOBUF_X80_Y0_N19
A1L118 = OUTPUT_BUFFER.O(.I(V1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--ledr[5] is ledr[5] at PIN_W19
ledr[5] = OUTPUT();


--A1L120 is ledr[6]~output at IOOBUF_X84_Y0_N2
A1L120 = OUTPUT_BUFFER.O(.I(V1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--ledr[6] is ledr[6] at PIN_Y19
ledr[6] = OUTPUT();


--A1L122 is ledr[7]~output at IOOBUF_X89_Y6_N5
A1L122 = OUTPUT_BUFFER.O(.I(V1_data_out[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--ledr[7] is ledr[7] at PIN_W20
ledr[7] = OUTPUT();


--A1L39 is hex0[0]~output at IOOBUF_X89_Y8_N39
A1L39 = OUTPUT_BUFFER.O(.I(S1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--hex0[0] is hex0[0] at PIN_AE26
hex0[0] = OUTPUT();


--A1L41 is hex0[1]~output at IOOBUF_X89_Y11_N79
A1L41 = OUTPUT_BUFFER.O(.I(S1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--hex0[1] is hex0[1] at PIN_AE27
hex0[1] = OUTPUT();


--A1L43 is hex0[2]~output at IOOBUF_X89_Y11_N96
A1L43 = OUTPUT_BUFFER.O(.I(S1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--hex0[2] is hex0[2] at PIN_AE28
hex0[2] = OUTPUT();


--A1L45 is hex0[3]~output at IOOBUF_X89_Y4_N79
A1L45 = OUTPUT_BUFFER.O(.I(S1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--hex0[3] is hex0[3] at PIN_AG27
hex0[3] = OUTPUT();


--A1L47 is hex0[4]~output at IOOBUF_X89_Y13_N56
A1L47 = OUTPUT_BUFFER.O(.I(S1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--hex0[4] is hex0[4] at PIN_AF28
hex0[4] = OUTPUT();


--A1L49 is hex0[5]~output at IOOBUF_X89_Y13_N39
A1L49 = OUTPUT_BUFFER.O(.I(S1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--hex0[5] is hex0[5] at PIN_AG28
hex0[5] = OUTPUT();


--A1L51 is hex0[6]~output at IOOBUF_X89_Y4_N96
A1L51 = OUTPUT_BUFFER.O(.I(S1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--hex0[6] is hex0[6] at PIN_AH28
hex0[6] = OUTPUT();


--A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L22 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L99 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L99 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L101 is KEY[1]~input at IOIBUF_X36_Y0_N18
A1L101 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();


--A1L103 is KEY[2]~input at IOIBUF_X40_Y0_N1
A1L103 = INPUT_BUFFER(.I(KEY[2]), );


--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();


--A1L105 is KEY[3]~input at IOIBUF_X40_Y0_N18
A1L105 = INPUT_BUFFER(.I(KEY[3]), );


--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L125 is SW[0]~input at IOIBUF_X12_Y0_N18
A1L125 = INPUT_BUFFER(.I(SW[0]), );


--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();


--A1L127 is SW[1]~input at IOIBUF_X16_Y0_N1
A1L127 = INPUT_BUFFER(.I(SW[1]), );


--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();


--A1L129 is SW[2]~input at IOIBUF_X8_Y0_N35
A1L129 = INPUT_BUFFER(.I(SW[2]), );


--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();


--A1L131 is SW[3]~input at IOIBUF_X4_Y0_N52
A1L131 = INPUT_BUFFER(.I(SW[3]), );


--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();


--A1L133 is SW[4]~input at IOIBUF_X2_Y0_N41
A1L133 = INPUT_BUFFER(.I(SW[4]), );


--SW[4] is SW[4] at PIN_AD11
SW[4] = INPUT();


--A1L135 is SW[5]~input at IOIBUF_X16_Y0_N18
A1L135 = INPUT_BUFFER(.I(SW[5]), );


--SW[5] is SW[5] at PIN_AD12
SW[5] = INPUT();


--A1L137 is SW[6]~input at IOIBUF_X4_Y0_N35
A1L137 = INPUT_BUFFER(.I(SW[6]), );


--SW[6] is SW[6] at PIN_AE11
SW[6] = INPUT();


--A1L139 is SW[7]~input at IOIBUF_X4_Y0_N1
A1L139 = INPUT_BUFFER(.I(SW[7]), );


--SW[7] is SW[7] at PIN_AC9
SW[7] = INPUT();










--A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L23 = cyclonev_clkena(.INCLK = A1L22) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--EB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X1_Y3_N51
EB1L2 = AMPP_FUNCTION(!EB1_td_shift[0]);


--TC1L1061 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X16_Y7_N33
TC1L1061 = ( ZC2_q_b[0] );


--TC1L1044 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X13_Y7_N18
TC1L1044 = ( ZC2_q_b[0] );


--TC1L1063 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X16_Y7_N54
TC1L1063 = ( ZC2_q_b[1] );


--TC1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X13_Y7_N12
TC1L1046 = ZC2_q_b[1];


--TC1L1048 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at MLABCELL_X15_Y7_N21
TC1L1048 = ( ZC2_q_b[2] );


--TC1L1065 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X12_Y7_N3
TC1L1065 = ( ZC2_q_b[2] );


--TC1L1067 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X16_Y7_N15
TC1L1067 = ( ZC2_q_b[3] );


--TC1L1050 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X13_Y7_N0
TC1L1050 = ( ZC2_q_b[3] );


--TC1L1035 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]~feeder at LABCELL_X9_Y5_N6
TC1L1035 = ( ZC2_q_b[3] );


--TC1L1069 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at MLABCELL_X21_Y7_N36
TC1L1069 = ZC2_q_b[4];


--TC1L1052 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at MLABCELL_X6_Y7_N48
TC1L1052 = ZC2_q_b[4];


--TC1L1055 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at MLABCELL_X15_Y7_N3
TC1L1055 = ( ZC2_q_b[5] );


--TC1L1039 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]~feeder at LABCELL_X16_Y7_N48
TC1L1039 = ( ZC2_q_b[5] );


--TC1L1071 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X16_Y7_N12
TC1L1071 = ZC2_q_b[5];


--TC1L1073 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X16_Y7_N51
TC1L1073 = ( ZC2_q_b[6] );


--TC1L1057 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at MLABCELL_X15_Y7_N57
TC1L1057 = ( ZC2_q_b[6] );


--TC1L1041 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]~feeder at MLABCELL_X21_Y4_N51
TC1L1041 = ( ZC2_q_b[6] );


--TC1L1075 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X16_Y7_N30
TC1L1075 = ZC2_q_b[7];


--TC1L1059 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at MLABCELL_X15_Y7_N39
TC1L1059 = ZC2_q_b[7];


--EB1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder at MLABCELL_X6_Y2_N3
EB1L10 = AMPP_FUNCTION(!EB1L8Q);


--EB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at MLABCELL_X3_Y3_N42
EB1L47 = AMPP_FUNCTION(!EB1_td_shift[9]);


--EB1L105 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X3_Y3_N3
EB1L105 = AMPP_FUNCTION(!EB1_td_shift[9]);


--TC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X22_Y7_N9
TC1L533 = ( TC1L280Q );


--TC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X22_Y7_N45
TC1L538 = TC1_D_iw[14];


--TC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X22_Y7_N21
TC1L544 = TC1_D_iw[17];


--EB1L117 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at MLABCELL_X3_Y3_N15
EB1L117 = AMPP_FUNCTION(!EB1_td_shift[10]);


--EB1L107 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at MLABCELL_X3_Y3_N0
EB1L107 = AMPP_FUNCTION(!EB1_td_shift[10]);


--PD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at LABCELL_X1_Y4_N57
PD1L11 = QD1_sr[3];


--PD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder at LABCELL_X1_Y4_N54
PD1L13 = QD1_sr[4];


--TC1L505 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~feeder at LABCELL_X27_Y5_N48
TC1L505 = ( ZC1_q_b[17] );


--TC1L485 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~feeder at LABCELL_X27_Y5_N54
TC1L485 = ( ZC1_q_b[1] );


--TC1L515 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]~feeder at LABCELL_X22_Y4_N12
TC1L515 = ( ZC1_q_b[25] );


--ZB3L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]~feeder at LABCELL_X22_Y6_N6
ZB3L32 = ( WC1_readdata[24] );


--ZB3L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~feeder at MLABCELL_X8_Y4_N0
ZB3L20 = ( WC1_readdata[14] );


--ZB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X17_Y4_N57
ZB3L12 = ( WC1_readdata[7] );


--EB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder at MLABCELL_X6_Y2_N33
EB1L19 = AMPP_FUNCTION(!EB1_count[6]);


--PD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder at MLABCELL_X3_Y5_N57
PD1L45 = QD1_sr[26];


--PD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder at MLABCELL_X3_Y5_N12
PD1L49 = ( QD1_sr[28] );


--PD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at MLABCELL_X3_Y5_N18
PD1L47 = QD1_sr[27];


--PD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder at LABCELL_X4_Y5_N0
PD1L36 = ( QD1_sr[20] );


--ZB3L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder at MLABCELL_X21_Y4_N33
ZB3L39 = ( WC1_readdata[30] );


--PD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at LABCELL_X2_Y5_N6
PD1L33 = ( QD1_sr[18] );


--EB1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at MLABCELL_X6_Y2_N36
EB1L17 = AMPP_FUNCTION(!EB1_count[5]);


--PD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X1_Y4_N0
PD1L16 = QD1_sr[6];


--PD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at MLABCELL_X3_Y5_N21
PD1L51 = QD1_sr[29];


--PD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder at MLABCELL_X3_Y5_N15
PD1L53 = QD1_sr[30];


--A1L157 is sw_d2[0]~feeder at LABCELL_X10_Y1_N48
A1L157 = ( sw_d1[0] );


--PD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder at LABCELL_X2_Y5_N9
PD1L39 = ( QD1_sr[22] );


--A1L161 is sw_d2[3]~feeder at LABCELL_X10_Y1_N6
A1L161 = ( sw_d1[3] );


--A1L163 is sw_d2[4]~feeder at LABCELL_X10_Y1_N12
A1L163 = ( sw_d1[4] );


--A1L166 is sw_d2[6]~feeder at LABCELL_X10_Y1_N36
A1L166 = ( sw_d1[6] );


--PD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at MLABCELL_X3_Y5_N54
PD1L41 = QD1_sr[23];


--PD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder at LABCELL_X4_Y5_N45
PD1L30 = ( QD1_sr[16] );


--EB1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder at MLABCELL_X6_Y2_N27
EB1L14 = AMPP_FUNCTION(!EB1_count[3]);


--PD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at LABCELL_X4_Y5_N42
PD1L19 = ( QD1_sr[8] );


--PD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at LABCELL_X1_Y4_N42
PD1L23 = QD1_sr[11];


--PD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X1_Y4_N45
PD1L26 = QD1_sr[13];


--EB1L12 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder at MLABCELL_X6_Y2_N54
EB1L12 = AMPP_FUNCTION(!EB1_count[2]);


--SD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at LABCELL_X11_Y1_N12
SD1L2 = ( AB1_r_sync_rst );


--U1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~feeder at LABCELL_X11_Y4_N3
U1L77 = ( TC1_d_writedata[1] );


--S1L6 is nios_system:u0|nios_system_hex0:hex0|data_out[2]~feeder at LABCELL_X17_Y3_N15
S1L6 = ( TC1_d_writedata[2] );


--V1L12 is nios_system:u0|nios_system_leds:leds|data_out[4]~feeder at LABCELL_X18_Y2_N27
V1L12 = ( TC1_d_writedata[4] );


--S1L9 is nios_system:u0|nios_system_hex0:hex0|data_out[4]~feeder at LABCELL_X18_Y2_N30
S1L9 = ( TC1_d_writedata[4] );


--V1L14 is nios_system:u0|nios_system_leds:leds|data_out[5]~feeder at LABCELL_X16_Y4_N57
V1L14 = ( TC1L1038Q );


--AB1L22 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]~feeder at MLABCELL_X21_Y3_N48
AB1L22 = ( AB1_altera_reset_synchronizer_int_chain[2] );


--TC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X22_Y7_N12
TC1L531 = TC1_D_iw[11];


--TC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X22_Y7_N48
TC1L535 = ( TC1_D_iw[13] );


--TC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X22_Y7_N36
TC1L540 = TC1_D_iw[15];


--TC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X22_Y7_N39
TC1L542 = TC1L285Q;


--TC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X22_Y7_N24
TC1L550 = TC1_D_iw[20];


--TC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X17_Y7_N51
TC1L552 = ( TC1_D_iw[21] );


--TC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X22_Y7_N27
TC1L548 = ( TC1_D_iw[19] );


--TC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X22_Y7_N18
TC1L546 = TC1_D_iw[18];


--CD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at LABCELL_X4_Y5_N24
CD1L7 = ( PD1_jdo[3] );


--TC1L395 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at MLABCELL_X25_Y7_N36
TC1L395 = ( TC1_E_src2[0] );


--TC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid~feeder at LABCELL_X13_Y6_N57
TC1L308 = ( TC1L702 );


--AB1L10 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~feeder at MLABCELL_X21_Y3_N30
AB1L10 = ( AB1_altera_reset_synchronizer_int_chain[1] );


--MD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X7_Y4_N36
MD1L116 = ( PD1_jdo[34] );


--MD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at LABCELL_X4_Y4_N15
MD1L78 = ( PD1_jdo[17] );


--EB1L115 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at MLABCELL_X3_Y3_N12
EB1L115 = AMPP_FUNCTION(!EB1L113);


--MD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X4_Y4_N51
MD1L98 = ( PD1_jdo[25] );


--MD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X7_Y4_N3
MD1L53 = ( PD1_jdo[4] );


--PD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at LABCELL_X7_Y4_N27
PD1L61 = ( QD1_sr[35] );


--MD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder at MLABCELL_X8_Y4_N36
MD1L140 = ( MD1_jtag_ram_rd );


--MD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X7_Y4_N18
MD1L101 = ( PD1_jdo[26] );


--MD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at LABCELL_X7_Y4_N51
MD1L105 = PD1_jdo[28];


--CD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder at LABCELL_X2_Y5_N24
CD1L40 = ( PD1_jdo[27] );


--MD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at LABCELL_X4_Y4_N48
MD1L103 = PD1_jdo[27];


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at MLABCELL_X6_Y3_N57
ZB1L3 = ( U1_ien_AF );


--ZB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X11_Y7_N48
ZB3L3 = ( WC1_readdata[0] );


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X12_Y3_N3
ZB1L5 = U1_ien_AE;


--CD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X2_Y5_N18
CD1L31 = ( PD1_jdo[21] );


--MD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at LABCELL_X4_Y4_N42
MD1L88 = PD1_jdo[20];


--AB1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X21_Y3_N39
AB1L8 = ( AB1_altera_reset_synchronizer_int_chain[0] );


--ZB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X10_Y5_N36
ZB3L5 = ( WC1_readdata[1] );


--PD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder at LABCELL_X7_Y4_N24
PD1L59 = ( QD1_sr[34] );


--ZB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1]~feeder at LABCELL_X19_Y3_N3
ZB5L4 = ( BB1_readdata[1] );


--ZB5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3]~feeder at MLABCELL_X15_Y3_N39
ZB5L7 = ( BB1_readdata[3] );


--U1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~feeder at MLABCELL_X8_Y3_N42
U1L85 = ( U1L84 );


--EB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1~feeder at LABCELL_X7_Y3_N27
EB1L44 = AMPP_FUNCTION(!EB1_read);


--CD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X4_Y5_N21
CD1L5 = ( PD1_jdo[2] );


--MD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X7_Y4_N9
MD1L55 = ( PD1_jdo[5] );


--CD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder at LABCELL_X2_Y5_N57
CD1L45 = ( PD1_jdo[29] );


--MD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X4_Y4_N33
MD1L107 = PD1_jdo[29];


--CD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder at LABCELL_X2_Y5_N36
CD1L47 = ( PD1_jdo[30] );


--MD1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X4_Y4_N36
MD1L109 = PD1_jdo[30];


--MD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at LABCELL_X4_Y4_N9
MD1L111 = ( PD1_jdo[31] );


--CD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at LABCELL_X2_Y5_N39
CD1L49 = ( PD1_jdo[31] );


--MD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X7_Y4_N30
MD1L114 = PD1_jdo[33];


--Z1L14 is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[1]~feeder at LABCELL_X11_Y5_N45
Z1L14 = ( Z1_d1_data_in[1] );


--Z1L16 is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[2]~feeder at LABCELL_X11_Y5_N48
Z1L16 = ( Z1_d1_data_in[2] );


--WC1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X9_Y4_N12
WC1L76 = BD1L13;


--WC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X9_Y4_N15
WC1L40 = BD1L13;


--WC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X9_Y4_N51
WC1L56 = BD1L13;


--WC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X9_Y4_N30
WC1L52 = BD1L13;


--WC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X7_Y6_N42
WC1L26 = ( BD1L13 );


--WC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X7_Y6_N54
WC1L34 = BD1L13;


--WC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X7_Y6_N57
WC1L42 = BD1L13;


--WC1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X7_Y6_N3
WC1L36 = BD1L13;


--WC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X7_Y6_N0
WC1L28 = BD1L13;


--WC1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X7_Y6_N15
WC1L44 = ( BD1L13 );


--WC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X7_Y6_N24
WC1L70 = ( BD1L13 );


--WC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X8_Y4_N18
WC1L46 = ( BD1L13 );


--WC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X8_Y4_N48
WC1L30 = BD1L13;


--WC1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X8_Y4_N51
WC1L68 = BD1L13;


--WC1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X8_Y4_N6
WC1L60 = BD1L13;


--WC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at MLABCELL_X8_Y4_N9
WC1L50 = BD1L13;


--WC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at MLABCELL_X8_Y4_N54
WC1L74 = BD1L13;


--WC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X8_Y4_N57
WC1L66 = BD1L13;


--WC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X8_Y4_N24
WC1L78 = BD1L13;


--WC1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X8_Y4_N27
WC1L72 = BD1L13;


--WC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X8_Y4_N39
WC1L62 = ( BD1L13 );


--WC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at MLABCELL_X8_Y4_N15
WC1L80 = BD1L13;


--WC1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X8_Y4_N12
WC1L48 = BD1L13;


--WC1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X10_Y4_N54
WC1L32 = ( BD1L13 );


--WC1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X10_Y4_N24
WC1L64 = ( BD1L13 );


--WC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X10_Y4_N12
WC1L54 = ( BD1L13 );


--WC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X10_Y4_N18
WC1L58 = ( BD1L13 );


--WC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X11_Y4_N24
WC1L38 = ( BD1L13 );


--MD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X4_Y4_N54
MD1L86 = ( PD1_jdo[19] );


--CD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X2_Y5_N21
CD1L27 = ( PD1_jdo[18] );


--AB1L6 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X8_Y6_N0
AB1L6 = ( AE1_altera_reset_synchronizer_int_chain_out );


--MD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X4_Y4_N39
MD1L57 = PD1_jdo[6];


--PD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder at MLABCELL_X3_Y5_N39
PD1L57 = QD1_sr[33];


--CD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder at LABCELL_X4_Y5_N39
CD1L35 = ( PD1_jdo[23] );


--MD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X4_Y4_N12
MD1L93 = PD1_jdo[23];


--MD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at LABCELL_X4_Y4_N30
MD1L76 = PD1_jdo[16];


--MD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X4_Y4_N0
MD1L95 = ( PD1_jdo[24] );


--CD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X2_Y5_N27
CD1L12 = ( PD1_jdo[7] );


--AE2L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X21_Y3_N27
AE2L3 = ( AE2_altera_reset_synchronizer_int_chain[1] );


--A1L97 is key0_d3~feeder at LABCELL_X10_Y1_N0
A1L97 = ( key0_d2 );


--EB1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder at LABCELL_X7_Y3_N9
EB1L27 = AMPP_FUNCTION(!EB1_jupdate);


--CD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at LABCELL_X2_Y5_N51
CD1L33 = ( PD1_jdo[22] );


--MD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X4_Y4_N45
MD1L91 = PD1_jdo[22];


--AE1L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X7_Y6_N21
AE1L3 = ( AE1_altera_reset_synchronizer_int_chain[1] );


--MD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at LABCELL_X7_Y4_N12
MD1L73 = ( PD1_jdo[14] );


--CD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X2_Y5_N54
CD1L23 = PD1_jdo[15];


--CD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X4_Y5_N48
CD1L14 = ( PD1_jdo[8] );


--MD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X4_Y4_N24
MD1L71 = PD1_jdo[13];


--MD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X4_Y4_N18
MD1L68 = PD1_jdo[12];


--MD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X4_Y4_N21
MD1L62 = PD1_jdo[9];


--CD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder at LABCELL_X2_Y5_N0
CD1L17 = ( PD1_jdo[10] );


--MD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X4_Y4_N3
MD1L64 = ( PD1_jdo[10] );


--A1L95 is key0_d2~feeder at LABCELL_X10_Y1_N30
A1L95 = ( key0_d1 );


--EB1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X1_Y3_N48
EB1L30 = AMPP_FUNCTION(!EB1L29);


--EB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at MLABCELL_X3_Y3_N45
EB1L49 = AMPP_FUNCTION(!EB1L48);


--ZB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X13_Y3_N39
ZB1L11 = ( A1L169 );


--ZB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X13_Y3_N3
ZB1L7 = A1L169;


--ZB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X13_Y3_N42
ZB1L9 = A1L169;


--ZB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X13_Y3_N57
ZB1L13 = A1L169;


--ZB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X13_Y3_N30
ZB1L17 = A1L169;


--ZB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X13_Y3_N48
ZB1L15 = A1L169;


--EB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]~feeder at MLABCELL_X6_Y2_N12
EB1L82 = AMPP_FUNCTION(!A1L6);


--N1L91 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder at LABCELL_X2_Y1_N0
N1L91 = AMPP_FUNCTION(!N1_jtag_ir_reg[2]);


--N1L103 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at LABCELL_X2_Y1_N36
N1L103 = AMPP_FUNCTION(!N1_jtag_ir_reg[9]);


--N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X2_Y1_N9
N1L101 = AMPP_FUNCTION(!N1_jtag_ir_reg[8]);


--N1L99 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at LABCELL_X2_Y1_N6
N1L99 = AMPP_FUNCTION(!N1_jtag_ir_reg[7]);


--N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at MLABCELL_X3_Y4_N24
N1L43 = AMPP_FUNCTION(!N1L42);


--H1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at MLABCELL_X3_Y1_N27
H1L7 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[0]);


--H1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at MLABCELL_X3_Y1_N24
H1L9 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[1]);


--N1L49 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at LABCELL_X2_Y1_N15
N1L49 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--H1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at MLABCELL_X3_Y1_N33
H1L11 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--H1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at MLABCELL_X3_Y1_N30
H1L13 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--N1L51 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X2_Y1_N12
N1L51 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--A1L93 is key0_d1~feeder at LABCELL_X10_Y1_N33
A1L93 = ( A1L99 );


--Z1L5 is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[0]~feeder at LABCELL_X11_Y5_N15
Z1L5 = ( A1L99 );


--Z1L8 is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[2]~feeder at LABCELL_X11_Y5_N51
Z1L8 = ( A1L103 );


--Z1L10 is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[3]~feeder at LABCELL_X19_Y2_N6
Z1L10 = ( A1L105 );


--A1L143 is sw_d1[1]~feeder at LABCELL_X10_Y1_N57
A1L143 = ( A1L127 );


--A1L145 is sw_d1[2]~feeder at LABCELL_X10_Y1_N27
A1L145 = ( A1L129 );


--A1L148 is sw_d1[4]~feeder at LABCELL_X10_Y1_N15
A1L148 = ( A1L133 );


--A1L150 is sw_d1[5]~feeder at LABCELL_X10_Y1_N45
A1L150 = ( A1L135 );


--A1L152 is sw_d1[6]~feeder at LABCELL_X10_Y1_N39
A1L152 = ( A1L137 );


--A1L154 is sw_d1[7]~feeder at LABCELL_X10_Y1_N21
A1L154 = ( A1L139 );


--EB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X10_Y2_N36
EB1L51 = AMPP_FUNCTION();


--QD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X2_Y4_N6
QD1L2 = VCC;


--ZB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X18_Y3_N9
ZB2L3 = VCC;


--BD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at MLABCELL_X15_Y4_N9
BD1L11 = VCC;


--AE1L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X7_Y6_N18
AE1L5 = VCC;


--TC1L422Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X23_Y4_N34
--register power-up is low

TC1L422Q = DFFEAS(TC1L464, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[14],  ,  , TC1_E_new_inst);


--TC1L418Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE at FF_X23_Y5_N10
--register power-up is low

TC1L418Q = DFFEAS(TC1L461, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[11],  ,  , TC1_E_new_inst);


--TC1L413Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE at FF_X23_Y5_N34
--register power-up is low

TC1L413Q = DFFEAS(TC1L458, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[8],  ,  , TC1_E_new_inst);


--TC1L416Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X23_Y5_N16
--register power-up is low

TC1L416Q = DFFEAS(TC1L460, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[10],  ,  , TC1_E_new_inst);


--TC1L406Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE at FF_X23_Y5_N50
--register power-up is low

TC1L406Q = DFFEAS(TC1L452, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[2],  ,  , TC1_E_new_inst);


--EB1L8Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE at FF_X2_Y3_N34
--register power-up is low

EB1L8Q = AMPP_FUNCTION(A1L5, EB1_count[0], !N1_clr_reg, !Q1_state[4], GND, EB1L71);


--TC1L280Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]~DUPLICATE at FF_X22_Y6_N31
--register power-up is low

TC1L280Q = DFFEAS(TC1L645, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  , TC1L1089,  );


--TC1L426Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]~DUPLICATE at FF_X23_Y4_N37
--register power-up is low

TC1L426Q = DFFEAS(TC1L467, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[17],  ,  , TC1_E_new_inst);


--TC1L681Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]~DUPLICATE at FF_X18_Y5_N8
--register power-up is low

TC1L681Q = DFFEAS(TC1L695, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1L679Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]~DUPLICATE at FF_X18_Y5_N4
--register power-up is low

TC1L679Q = DFFEAS(TC1L694, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--MD1L42Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X6_Y5_N37
--register power-up is low

MD1L42Q = DFFEAS(MD1L11, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[28],  ,  , PD1_take_action_ocimem_a);


--TC1L517Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]~DUPLICATE at FF_X22_Y4_N10
--register power-up is low

TC1L517Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[26],  , TC1L514, VCC);


--TC1L520Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~DUPLICATE at FF_X22_Y4_N58
--register power-up is low

TC1L520Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC1_q_b[28],  , TC1L514, VCC);


--TC1L403Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]~DUPLICATE at FF_X23_Y4_N41
--register power-up is low

TC1L403Q = DFFEAS(TC1L450, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[0],  ,  , TC1_E_new_inst);


--TC1L669Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]~DUPLICATE at FF_X16_Y5_N16
--register power-up is low

TC1L669Q = DFFEAS(TC1L686, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1L428Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE at FF_X23_Y4_N46
--register power-up is low

TC1L428Q = DFFEAS(TC1L468, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[18],  ,  , TC1_E_new_inst);


--TC1L449Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X23_Y4_N4
--register power-up is low

TC1L449Q = DFFEAS(TC1L481, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[31],  ,  , TC1_E_new_inst);


--TC1L1054Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~DUPLICATE at FF_X15_Y7_N4
--register power-up is low

TC1L1054Q = DFFEAS(TC1L1055, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , ZC2_q_b[13],  ,  , TC1L234);


--TC1L430Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]~DUPLICATE at FF_X23_Y4_N43
--register power-up is low

TC1L430Q = DFFEAS(TC1L469, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[19],  ,  , TC1_E_new_inst);


--TC1L1016Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE at FF_X19_Y6_N37
--register power-up is low

TC1L1016Q = DFFEAS(HC1L37, GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L1017, TC1L893,  ,  , TC1_av_ld_aligning_data);


--DB1L124Q is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[13]~DUPLICATE at FF_X17_Y1_N11
--register power-up is low

DB1L124Q = DFFEAS(DB1L6, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1L115Q is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[7]~DUPLICATE at FF_X17_Y2_N52
--register power-up is low

DB1L115Q = DFFEAS(DB1L14, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--DB1L113Q is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[6]~DUPLICATE at FF_X17_Y2_N49
--register power-up is low

DB1L113Q = DFFEAS(DB1L30, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  , DB1L98,  );


--TC1L447Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]~DUPLICATE at FF_X23_Y4_N19
--register power-up is low

TC1L447Q = DFFEAS(TC1L480, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[30],  ,  , TC1_E_new_inst);


--TC1L435Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X23_Y4_N7
--register power-up is low

TC1L435Q = DFFEAS(TC1L473, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[23],  ,  , TC1_E_new_inst);


--TC1L439Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE at FF_X23_Y4_N49
--register power-up is low

TC1L439Q = DFFEAS(TC1L475, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[25],  ,  , TC1_E_new_inst);


--TC1L437Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X23_Y4_N53
--register power-up is low

TC1L437Q = DFFEAS(TC1L474, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[24],  ,  , TC1_E_new_inst);


--TC1L445Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE at FF_X23_Y4_N1
--register power-up is low

TC1L445Q = DFFEAS(TC1L479, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[29],  ,  , TC1_E_new_inst);


--TC1L443Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X23_Y4_N22
--register power-up is low

TC1L443Q = DFFEAS(TC1L478, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L520Q,  ,  , TC1_E_new_inst);


--MD1L97Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE at FF_X4_Y4_N52
--register power-up is low

MD1L97Q = DFFEAS(MD1L98, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[22],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1L70Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE at FF_X4_Y4_N25
--register power-up is low

MD1L70Q = DFFEAS(MD1L71, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[10],  , MD1L100, !PD1_take_action_ocimem_b);


--MD1L61Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE at FF_X4_Y4_N22
--register power-up is low

MD1L61Q = DFFEAS(MD1L62, GLOBAL(A1L23),  ,  , MD1L51, YD1_q_a[6],  , MD1L100, !PD1_take_action_ocimem_b);


--V1L7Q is nios_system:u0|nios_system_leds:leds|data_out[1]~DUPLICATE at FF_X16_Y4_N34
--register power-up is low

V1L7Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, TC1_d_writedata[1],  ,  , VCC);


--V1L10Q is nios_system:u0|nios_system_leds:leds|data_out[3]~DUPLICATE at FF_X16_Y4_N40
--register power-up is low

V1L10Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, TC1_d_writedata[3],  ,  , VCC);


--BC1L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE at FF_X13_Y4_N43
--register power-up is low

BC1L12Q = DFFEAS(BC1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1038Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]~DUPLICATE at FF_X16_Y7_N49
--register power-up is low

TC1L1038Q = DFFEAS(TC1L1039, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L728Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot~DUPLICATE at FF_X25_Y4_N22
--register power-up is low

TC1L728Q = DFFEAS(TC1L247, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L499Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]~DUPLICATE at FF_X23_Y5_N55
--register power-up is low

TC1L499Q = DFFEAS(TC1L753, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L493Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]~DUPLICATE at FF_X23_Y5_N43
--register power-up is low

TC1L493Q = DFFEAS(TC1L749, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L496Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]~DUPLICATE at FF_X23_Y5_N46
--register power-up is low

TC1L496Q = DFFEAS(TC1L751, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X16_Y6_N19
--register power-up is low

YB1L6Q = DFFEAS(YB1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3L16Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X15_Y5_N58
--register power-up is low

YB3L16Q = DFFEAS(YB3L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L16Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X12_Y5_N58
--register power-up is low

YB4L16Q = DFFEAS(YB4L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X12_Y5_N25
--register power-up is low

ZB4L3Q = DFFEAS(ZB4L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6L9Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X10_Y2_N34
--register power-up is low

ZB6L9Q = DFFEAS(ZB6L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB8L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X12_Y2_N16
--register power-up is low

ZB8L12Q = DFFEAS(ZB8L14, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB9L7Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X12_Y2_N22
--register power-up is low

ZB9L7Q = DFFEAS(ZB9L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3L44Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X15_Y5_N31
--register power-up is low

ZB3L44Q = DFFEAS(ZB3L45, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L285Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]~DUPLICATE at FF_X17_Y6_N1
--register power-up is low

TC1L285Q = DFFEAS(TC1L649, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L702,  ,  ,  ,  );


--TC1L791Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid~DUPLICATE at FF_X18_Y8_N58
--register power-up is low

TC1L791Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_D_valid,  ,  , VCC);


--BC2L4Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~DUPLICATE at FF_X13_Y5_N50
--register power-up is low

BC2L4Q = DFFEAS(BC2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L137Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE at FF_X6_Y4_N13
--register power-up is low

MD1L137Q = DFFEAS(MD1L136, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ED1L11Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE at FF_X3_Y5_N31
--register power-up is low

ED1L11Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ED1L10,  ,  , VCC);


--PD1L2Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE at FF_X6_Y4_N7
--register power-up is low

PD1L2Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , PD1_update_jdo_strobe,  ,  , VCC);


--TC1L1086Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~DUPLICATE at FF_X17_Y4_N19
--register power-up is low

TC1L1086Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R, TC1L1085,  ,  , VCC);


--ZB2L5Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~DUPLICATE at FF_X13_Y6_N16
--register power-up is low

ZB2L5Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_W_alu_result[2],  ,  , VCC);


--TC1L843Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]~DUPLICATE at FF_X15_Y4_N13
--register power-up is low

TC1L843Q = DFFEAS(TC1_W_ipending_reg_nxt[0], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3L22Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~DUPLICATE at FF_X15_Y6_N40
--register power-up is low

ZB3L22Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[15],  ,  , VCC);


--WC1L9Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]~DUPLICATE at FF_X8_Y5_N25
--register power-up is low

WC1L9Q = DFFEAS(WB1_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1L18Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess~DUPLICATE at FF_X6_Y4_N29
--register power-up is low

WC1L18Q = DFFEAS(WB1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZB3L41Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~DUPLICATE at FF_X19_Y6_N52
--register power-up is low

ZB3L41Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[31],  ,  , VCC);


--TC1L966Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]~DUPLICATE at FF_X19_Y6_N19
--register power-up is low

TC1L966Q = DFFEAS(TC1L991, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L962Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE at FF_X12_Y6_N1
--register power-up is low

TC1L962Q = DFFEAS(TC1L976, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1L9Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X8_Y3_N53
--register power-up is low

NB1L9Q = DFFEAS(NB1L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB2L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X10_Y3_N4
--register power-up is low

RB2L28Q = DFFEAS(RB2_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2L30Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE at FF_X10_Y3_N7
--register power-up is low

RB2L30Q = DFFEAS(RB2_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--DB1L130Q is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[18]~DUPLICATE at FF_X16_Y2_N1
--register power-up is low

DB1L130Q = DFFEAS(DB1L139, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1L121Q is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[11]~DUPLICATE at FF_X17_Y1_N52
--register power-up is low

DB1L121Q = DFFEAS(DB1L141, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--DB1L118Q is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[9]~DUPLICATE at FF_X16_Y2_N4
--register power-up is low

DB1L118Q = DFFEAS(DB1L142, GLOBAL(A1L23), !AB1_r_sync_rst,  , DB1L99,  ,  ,  ,  );


--WC1L105Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]~DUPLICATE at FF_X15_Y4_N55
--register power-up is low

WC1L105Q = DFFEAS(WB1L24, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RB1L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE at FF_X9_Y3_N43
--register power-up is low

RB1L31Q = DFFEAS(RB1_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--N1L67Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE at FF_X2_Y2_N13
--register power-up is low

N1L67Q = AMPP_FUNCTION(A1L5, N1L82, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L71);


--N1L76Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE at FF_X2_Y2_N52
--register power-up is low

N1L76Q = AMPP_FUNCTION(A1L5, N1L75, !N1_clr_reg, GND);


--N1L95Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE at FF_X2_Y1_N49
--register power-up is low

N1L95Q = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--P1L8Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE at FF_X4_Y1_N22
--register power-up is low

P1L8Q = AMPP_FUNCTION(A1L5, P1L11, GND, P1L7);


--P1L10Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X4_Y1_N5
--register power-up is low

P1L10Q = AMPP_FUNCTION(A1L5, P1L12, GND, P1L7);


