Source Block: hdl/library/util_cic/cic_comb.v@46:56@HdlIdDef
  input [NUM_STAGES-1:0] enable,
  input [DATA_WIDTH-1:0] data_in,
  output [DATA_WIDTH-1:0] data_out
);

reg [SEQ-1:0] storage[0:DATA_WIDTH-1];
reg [DATA_WIDTH-1:0] state = 'h00;

reg [2:0] counter = 'h00;
reg active = 1'b0;


Diff Content:
- 51 reg [SEQ-1:0] storage[0:DATA_WIDTH-1];

Clone Blocks:
Clone Blocks 1:
hdl/library/util_cic/cic_comb.v@47:57
  input [DATA_WIDTH-1:0] data_in,
  output [DATA_WIDTH-1:0] data_out
);

reg [SEQ-1:0] storage[0:DATA_WIDTH-1];
reg [DATA_WIDTH-1:0] state = 'h00;

reg [2:0] counter = 'h00;
reg active = 1'b0;

integer x;

