# Roadmap

- Parameterize accelerator to NxN
- Interrupt on compute done (for firmware efficiency)
- DMA path for faster A/B/C transfers
- Optional fixed-point/floating-point support
- Verilator + C++ co-sim test harness
- FPGA bring-up (Ice40/Artix) example
