# ğŸš€ Day 4: GLS, Blocking vs Non-Blocking, and Synthesis-Simulation Mismatch

**ğŸ’¡ Why Today is Important:**  
In digital design, writing correct RTL is only half the story. After synthesis, your design is mapped to **actual gates and flip-flops** in a technology library. Even if your RTL simulation passes, the **synthesized netlist may behave differently**!  

Today, we focus on:  

1. **Gate Level Simulation (GLS)** â€“ Validate your design **after synthesis**.  
2. **Blocking vs Non-Blocking Assignments** â€“ Avoid subtle bugs in sequential logic.  
3. **Synthesis-Simulation Mismatches** â€“ Learn why RTL and netlist outputs may differ and how to fix them.  

By mastering these topics, you will **ensure your design is functionally correct and timing-accurate**, avoiding costly errors before tapeout.

---

## ğŸ”¹ What is GLS?

**GLS** stands for **Gate Level Simulation**.  

- In **RTL simulation**, the **testbench runs with the RTL code** as the Design Under Test (DUT).  
- In **GLS**, the **testbench runs with the synthesized netlist** as the DUT.  
- The **netlist** is logically the same as the RTL but expressed using **standard cell gates and flip-flops** from the target technology library.  

**Example Workflow:**

- RTL simulation: Testbench + RTL code  
- GLS simulation: Testbench + Synthesized netlist

---

## â“ Why GLS is Needed?

1. **Verify logical correctness after synthesis** â€“ Ensures the functional behavior of the netlist matches the RTL.  
2. **Timing-aware verification** â€“ RTL simulation ignores gate delays. Netlist simulation includes timing information if delay annotations are present.  
3. **Delay-annotated GLS** â€“ Helps catch setup/hold violations and timing issues before tapeout.  
4. **Detect synthesis-related mismatches** â€“ Improper coding styles, incomplete sensitivity lists, or incorrect blocking/non-blocking usage may cause netlist behavior to differ from RTL.  
5. **Final verification confidence** â€“ Acts as the last step of functional and timing validation before fabrication.

---

# ğŸ“Œ GLS Using Icarus Verilog (iverilog)

In previous days, simulations were run with **RTL as the DUT**. In GLS, the **DUT is the synthesized netlist**.  

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/GLS.png?raw=true)

**Files Needed:**  

- **Design** â†’ Netlist (gate-level Verilog generated by synthesis)  
- **Testbench** â†’ Stimulus file  
- **Gate-Level Models** â†’ Standard cells or library models  

GLS helps verify that the **netlist produces the same output as RTL** and validates timing if delays are annotated.

---

## ğŸ”¹ Types of Gate-Level Models

1. **Functional Models** â€“ Only describe logical function, no timing information.  
2. **Timing-Aware Models** â€“ Include gate delays along with logic. Timing-aware GLS ensures correct setup and hold timings.  

---

## ğŸ”¹ Why GLS is Needed

- Netlist represents the same logic as RTL but is mapped to actual gates.  
- Timing-aware netlists include propagation delays from the library.  
- GLS helps in:
  - Timing validation â€“ Ensure setup/hold times are met  
  - Functional verification â€“ Check logical correctness after synthesis

---

## ğŸ”¹ Example

Netlist logic: `y = (a AND b) OR c`  

- GLS verifies that this gate-level implementation produces the same output for all input combinations as RTL.  
- If timing-annotated, GLS also shows propagation delay effects.

---

# ğŸ“Œ Synthesis and Simulation Mismatch

Sometimes, **RTL simulation output** does not match **synthesized netlist output**.  

### ğŸ”¹ Common Causes

1. Missing sensitivity list  
2. Blocking vs Non-Blocking assignments  
3. Non-standard Verilog coding  

---

## ğŸ”¹ Missing Sensitivity List

- Simulator updates output only when a signal in the sensitivity list changes.  
- If the sensitivity list is incomplete, some input changes **do not trigger the always block**, leading to mismatch.

**Example:**  

- An always block triggered only by `sel`:

  - Output changes correctly when `sel` changes.  
  - But if `i0` or `i1` change while `sel` remains the same, output retains old value â†’ mismatch with synthesized hardware.

**Solution:** Use `always @(*)` so that the block is evaluated whenever **any input changes**, ensuring correct combinational behavior in both RTL and synthesized netlist.

---

# ğŸš€ Blocking vs Non-Blocking Statements in Verilog

In Verilog, **blocking (`=`)** and **non-blocking (`<=`)** statements are used **only inside `always` blocks**. Understanding their differences is critical for writing **correct sequential and combinational logic**.

---

## ğŸ”¹ Blocking Statements (`=`)

- Executes statements **in the order they are written**.  
- Each statement **must complete** before the next one starts.  
- Typically used in **combinational logic**.

**Example:**

```verilog
always @(*) begin
    a = b & c;
    e = a & f;
end
```

**Explanation:**

1. `a = b & c` is evaluated first.  
2. Then `e = a & f` is evaluated using the updated value of `a`.  
3. **Order matters** with blocking statements.

---

## ğŸ”¹ Non-Blocking Statements (`<=`)

- Executes **all RHS expressions in parallel** when the `always` block is entered.  
- Assigns values to LHS **after all RHS expressions are evaluated**.  
- Typically used in **sequential logic** (flip-flops, registers).  
- Execution **order does not matter**.

**Example:**

```verilog
always @(posedge clk) begin
    a <= b & c;
    e <= a & f;
end
```

**Explanation:**

1. `b`, `c`, `a`, and `f` are **evaluated first**.  
2. Then `a <= b & c` and `e <= a & f` are **assigned in parallel**.  
3. Ensures **correct sequential behavior** in registers.

---

## ğŸ”¹ Caveats with Blocking Statements in Sequential Logic

Consider this example:

```verilog
module example();
    reg q, q0, d;
    reg rst;
    always @(posedge clk) begin
        if (rst) begin
            q0 = 1'b0;
            q  = 1'b0;
        end
        else begin
            q  = q0;
            q0 = d;
        end
    end
endmodule
```

**Problem:**

- In the `else` block:
  - `q = q0;` uses **old value** of `q0`.  
  - `q0 = d;` updates `q0` **after** `q` is assigned.  
- This produces **incorrect sequential behavior**.

---

### âœ… Solution: Use Non-Blocking Statements

```verilog
always @(posedge clk) begin
    if (rst) begin
        q0 <= 1'b0;
        q  <= 1'b0;
    end
    else begin
        q0 <= d;
        q  <= q0;
    end
end
```

- Ensures that all RHS values are **evaluated first**, then assigned to LHS in **parallel**.  
- Correct behavior for sequential logic like flip-flops.

---

### ğŸ”¹ Another Caveat with Blocking Statements

Consider the following Verilog code:

```verilog
module code();
    reg q0;
    reg y, a, b, c, qo;
    always @(*) begin
        y  = qo & c;
        q0 = a | b;
    end
endmodule
```

**Explanation:**

- The `always @(*)` block is **evaluated whenever any input changes** (`a`, `b`, `c`, `qo`).  
- **Blocking assignment (`=`)** executes **sequentially**:  
  1. `y = qo & c;` is evaluated first.  
  2. `q0 = a | b;` is evaluated after.  

- **Problem:**  
  - `y` uses the **old value of `qo`** (from before `q0` is updated).  
  - This may produce **unintended temporary values** or glitches in simulation.  
  - After synthesis, **no delay is inserted**, so the hardware might **appear to work correctly**, but simulation shows the sequential dependency.  

**Key Takeaway:**  

- Even with `always @(*)`, **blocking statements execute sequentially**.  
- Using **non-blocking (`<=`)** in sequential logic prevents these issues when assignments depend on each other.

**Corrected Version (if sequential behavior is needed):**

```verilog
always @(*) begin
    y  <= qo & c;
    q0 <= a | b;
end
```

> âš  Using non-blocking statements ensures **all RHS signals are evaluated first**, then assigned to LHS in parallel, avoiding unexpected simulation behavior.


# ğŸ§ª Day 4 Lab: Ternary Operator MUX

In today's lab, we explore the **ternary operator** in Verilog, simulate its behavior, synthesize it, and perform **Gate Level Simulation (GLS)**.

---

## ğŸ”¹ Step 1: Open the Design File

Open the MUX design file using GVim:

```bash
gvim ternary_operator_mux.v
```

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/ternary_operator_mux.png?raw=true)


- This file implements a MUX using the **ternary operator (`? :`)**.

---

## ğŸ”¹ Step 2: Generate Simulation Waveform

Use **Icarus Verilog (iverilog)** to simulate the design with the testbench:

```bash
iverilog ternary_operator_mux.v tb_ternary_operator_mux.v
./a.out
gtkwave tb_ternary_operator_mux.vcd
```

- `iverilog` â†’ Compiles the Verilog design and testbench.  
- `./a.out` â†’ Runs the simulation.  
- `gtkwave` â†’ Opens the **waveform viewer** to analyze signal behavior.

---

## ğŸ”¹ Step 3: Synthesis

Synthesize the design using **Yosys**:

```bash
yosys
```

Inside Yosys, run the following commands:

```tcl
# Load timing library
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Read Verilog design
read_verilog ternary_operator_mux.v

# Synthesize top module
synth -top ternary_operator_mux

# Map to standard cells
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

show
```

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/ternary_op_gtkwave.png?raw=true)

```bash
# Write synthesized netlist
write_verilog -noattr ternary_operator_mux_net.v

# Visualize schematic
show
```

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/ternary_op_synthesis.png?raw=true)

- The synthesized netlist (`ternary_operator_mux_net.v`) is now **mapped to actual standard cells**.

---

## ğŸ”¹ Step 4: Gate Level Simulation (GLS)

Run GLS to validate **netlist functionality and timing**:

```bash
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd__tt_025C_1v80.v ternary_operator_mux_net.v tb_ternary_operator_mux.v
./a.out
gtkwave tb_ternary_operator_mux.vcd
```

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/ternary_op_after_GLS.png?raw=true)


- Include **primitive and standard cell models** for accurate GLS.  
- `ternary_operator_mux_net.v` â†’ Synthesized netlist as the **DUT**.  
- `gtkwave` â†’ Visualizes waveform to ensure **behavior matches RTL simulation**.  

---

In this lab, we work with **bad_mux.v** to simulate, synthesize, and perform **Gate Level Simulation (GLS)**.

---

## ğŸ”¹ Step 1: Open the Design File

Open the design file using GVim:

```bash
gvim bad_mux.v
```

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/bad_mux.png?raw=true)


- Inspect the **MUX implementation** in the file.

---

## ğŸ”¹ Step 2: Generate Simulation Waveform

Simulate the design with its testbench:

```bash
iverilog bad_mux.v tb_bad_mux.v
./a.out
gtkwave tb_bad_mux.vcd
```

- `iverilog` â†’ Compiles the design and testbench.  
- `./a.out` â†’ Runs the simulation.  
- `gtkwave` â†’ Opens waveform viewer to analyze signals.

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/bad_mux_gtkwave.png?raw=true)

---

## ğŸ”¹ Step 3: Synthesis

Synthesize the design using **Yosys**:

```bash
yosys
```

Inside Yosys:

```tcl
# Load timing library
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Read Verilog design
read_verilog bad_mux.v

# Synthesize top module
synth -top bad_mux

# Map to standard cells
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

show
```

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/bad_mux_gtkwave.png?raw=true)

``` bash
# Write synthesized netlist
write_verilog -noattr bad_mux_net.v

# Visualize schematic
show
```
![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/bad_mux_synth.png?raw=true)

- `bad_mux_net.v` â†’ Synthesized **gate-level netlist** mapped to standard cells.

---

## ğŸ”¹ Step 4: Gate Level Simulation (GLS)

Run GLS to validate **netlist behavior and timing**:

```bash
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd__tt_025C_1v80.v bad_mux.v tb_bad_mux.v
./a.out
gtkwave tb_bad_mux.vcd
```

- Include **primitive and standard cell models** for accurate GLS.  
- `bad_mux_net.v` â†’ Synthesized netlist as the **DUT**.  
- `gtkwave` â†’ Visualizes waveform to ensure **behavior matches RTL simulation**.

  ![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/bad_mux_GLS.png?raw=true)
  

---

This lab demonstrates the **caveats of using blocking statements** in combinational and sequential logic, and how synthesis and simulation behave.

---

## ğŸ”¹ Step 1: Open the Design File

Open the file using GVim:

```bash
gvim blocking_caveat.v
```

- Inspect the **always block** and see how **blocking assignments (`=`)** can produce unexpected behavior due to evaluation order.

---

## ğŸ”¹ Step 2: Generate Simulation Waveform

Simulate the design with its testbench:

```bash
iverilog blocking_caveat.v tb_blocking_caveat.v
./a.out
gtkwave tb_blocking_caveat.vcd
```

- `iverilog` â†’ Compiles the design and testbench.  
- `./a.out` â†’ Runs the simulation.  
- `gtkwave` â†’ Opens waveform viewer to analyze **signal propagation and output timing**.

---

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/bloacking_caveat_gtkwave.png?raw=true)

## ğŸ”¹ Step 3: Synthesis

Synthesize the design using **Yosys**:

```bash
yosys
```

Inside Yosys:

```tcl
# Load timing library
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Read Verilog design
read_verilog blocking_caveat.v

# Synthesize top module
synth -top blocking_caveat

# Map to standard cells
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Write synthesized netlist
write_verilog -noattr blocking_caveat_net.v

# Visualize schematic
show
```

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/blocking_caveat_synth.png?raw=true)

- `blocking_caveat_net.v` â†’ Synthesized **gate-level netlist** mapped to standard cells.  
- Use this netlist to check how **blocking assignments affect synthesis outputs**.

---

## ğŸ”¹ Step 4: Gate Level Simulation (GLS)

Run GLS to validate **netlist behavior**:

```bash
iverilog ../lib/verilog_model/primitives.v ../lib/verilog_model/sky130_fd_sc_hd__tt_025C_1v80.v blocking_caveat_net.v tb_blocking_caveat.v
./a.out
gtkwave tb_blocking_caveat.vcd
```

![image alt](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/blob/main/Day_4/blocking_caveat_gls.png?raw=true)

- Include **primitive and standard cell models** for accurate GLS.  
- `blocking_caveat_net.v` â†’ Synthesized netlist as the **DUT**.  
- `gtkwave` â†’ Visualizes waveform to verify **behavior matches RTL simulation**.

---

# âœ…Summary: 

1. **GLS (Gate Level Simulation):** Checks the synthesized netlist against RTL for correct logic and timing.  

2. **Blocking (`=`) vs Non-Blocking (`<=`):**  
   - Blocking executes in order, can use old values.  
   - Non-blocking evaluates all RHS in parallel, safe for sequential logic.  

3. **Sensitivity List:** Always use complete lists (`always @(*)`) to avoid simulation mismatches.  

4. **Synthesis-Simulation Mismatch Causes:** Missing sensitivity, wrong blocking/non-blocking usage, non-standard coding.  

5. **Lab Steps:** Open design â†’ Simulate â†’ Synthesize â†’ Generate gate-level netlist â†’ Run GLS to verify behavior matches RTL.  

---
