<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2276" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2276{left:544px;bottom:68px;letter-spacing:0.11px;}
#t2_2276{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2276{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2276{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2276{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2276{left:69px;bottom:932px;letter-spacing:0.13px;}
#t7_2276{left:69px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_2276{left:69px;bottom:891px;letter-spacing:-0.13px;}
#t9_2276{left:101px;bottom:897px;}
#ta_2276{left:116px;bottom:891px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tb_2276{left:69px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tc_2276{left:69px;bottom:840px;}
#td_2276{left:95px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_2276{left:95px;bottom:826px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tf_2276{left:69px;bottom:800px;}
#tg_2276{left:95px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_2276{left:69px;bottom:777px;}
#ti_2276{left:95px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_2276{left:95px;bottom:764px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tk_2276{left:69px;bottom:737px;}
#tl_2276{left:95px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_2276{left:95px;bottom:724px;letter-spacing:-0.09px;}
#tn_2276{left:69px;bottom:698px;}
#to_2276{left:95px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tp_2276{left:95px;bottom:684px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tq_2276{left:69px;bottom:658px;}
#tr_2276{left:95px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_2276{left:95px;bottom:645px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_2276{left:69px;bottom:618px;}
#tu_2276{left:95px;bottom:622px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#tv_2276{left:95px;bottom:605px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_2276{left:69px;bottom:579px;}
#tx_2276{left:95px;bottom:582px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#ty_2276{left:95px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_2276{left:69px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_2276{left:69px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_2276{left:69px;bottom:490px;}
#t12_2276{left:95px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_2276{left:95px;bottom:477px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t14_2276{left:69px;bottom:450px;}
#t15_2276{left:95px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_2276{left:69px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_2276{left:69px;bottom:412px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t18_2276{left:69px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_2276{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_2276{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_2276{left:69px;bottom:328px;}
#t1c_2276{left:95px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_2276{left:95px;bottom:315px;letter-spacing:-0.35px;}
#t1e_2276{left:69px;bottom:288px;}
#t1f_2276{left:95px;bottom:292px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1g_2276{left:69px;bottom:265px;}
#t1h_2276{left:95px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_2276{left:69px;bottom:242px;}
#t1j_2276{left:95px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1k_2276{left:69px;bottom:220px;}
#t1l_2276{left:95px;bottom:223px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1m_2276{left:95px;bottom:206px;letter-spacing:-0.13px;}
#t1n_2276{left:69px;bottom:180px;}
#t1o_2276{left:95px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1p_2276{left:69px;bottom:157px;}
#t1q_2276{left:95px;bottom:160px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t1r_2276{left:95px;bottom:144px;letter-spacing:-0.46px;}
#t1s_2276{left:69px;bottom:117px;}
#t1t_2276{left:95px;bottom:121px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1u_2276{left:204px;bottom:127px;}
#t1v_2276{left:219px;bottom:121px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1w_2276{left:74px;bottom:1050px;letter-spacing:-0.16px;}
#t1x_2276{left:166px;bottom:1050px;letter-spacing:-0.11px;}
#t1y_2276{left:299px;bottom:1050px;letter-spacing:-0.12px;}
#t1z_2276{left:74px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_2276{left:74px;bottom:1005px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_2276{left:166px;bottom:1027px;letter-spacing:-0.14px;}
#t22_2276{left:299px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_2276{left:299px;bottom:1005px;letter-spacing:-0.12px;}
#t24_2276{left:299px;bottom:988px;letter-spacing:-0.11px;}

.s1_2276{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2276{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2276{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2276{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2276{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_2276{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_2276{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_2276{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_2276{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2276" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2276Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2276" style="-webkit-user-select: none;"><object width="935" height="1210" data="2276/2276.svg" type="image/svg+xml" id="pdf2276" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2276" class="t s1_2276">GETSEC[ENTERACCS]—Execute Authenticated Chipset Code </span>
<span id="t2_2276" class="t s2_2276">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2276" class="t s1_2276">7-10 </span><span id="t4_2276" class="t s1_2276">Vol. 2D </span>
<span id="t5_2276" class="t s3_2276">GETSEC[ENTERACCS]—Execute Authenticated Chipset Code </span>
<span id="t6_2276" class="t s4_2276">Description </span>
<span id="t7_2276" class="t s5_2276">The GETSEC[ENTERACCS] function loads, authenticates, and executes an authenticated code module using an </span>
<span id="t8_2276" class="t s5_2276">Intel </span>
<span id="t9_2276" class="t s6_2276">® </span>
<span id="ta_2276" class="t s5_2276">TXT platform chipset's public key. The ENTERACCS leaf of GETSEC is selected with EAX set to 2 at entry. </span>
<span id="tb_2276" class="t s5_2276">There are certain restrictions enforced by the processor for the execution of the GETSEC[ENTERACCS] instruction: </span>
<span id="tc_2276" class="t s7_2276">• </span><span id="td_2276" class="t s5_2276">Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL = 0 and </span>
<span id="te_2276" class="t s5_2276">EFLAGS.VM = 0. </span>
<span id="tf_2276" class="t s7_2276">• </span><span id="tg_2276" class="t s5_2276">Processor cache must be available and not disabled, that is, CR0.CD and CR0.NW bits must be 0. </span>
<span id="th_2276" class="t s7_2276">• </span><span id="ti_2276" class="t s5_2276">For processor packages containing more than one logical processor, CR0.CD is checked to ensure consistency </span>
<span id="tj_2276" class="t s5_2276">between enabled logical processors. </span>
<span id="tk_2276" class="t s7_2276">• </span><span id="tl_2276" class="t s5_2276">For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CR0.NE must be </span>
<span id="tm_2276" class="t s5_2276">set. </span>
<span id="tn_2276" class="t s7_2276">• </span><span id="to_2276" class="t s5_2276">An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on </span>
<span id="tp_2276" class="t s5_2276">configuration capability field after reset. </span>
<span id="tq_2276" class="t s7_2276">• </span><span id="tr_2276" class="t s5_2276">The processor can not already be in authenticated code execution mode as launched by a previous </span>
<span id="ts_2276" class="t s5_2276">GETSEC[ENTERACCS] or GETSEC[SENTER] instruction without a subsequent exiting using GETSEC[EXITAC]). </span>
<span id="tt_2276" class="t s7_2276">• </span><span id="tu_2276" class="t s5_2276">To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction </span>
<span id="tv_2276" class="t s5_2276">if it currently is in SMM or VMX operation. </span>
<span id="tw_2276" class="t s7_2276">• </span><span id="tx_2276" class="t s5_2276">To ensure consistent handling of SIPI messages, the processor executing the GETSEC[ENTERACCS] instruction </span>
<span id="ty_2276" class="t s5_2276">must also be designated the BSP (boot-strap processor) as defined by IA32_APIC_BASE.BSP (Bit 8). </span>
<span id="tz_2276" class="t s5_2276">Failure to conform to the above conditions results in the processor signaling a general protection exception. </span>
<span id="t10_2276" class="t s5_2276">Prior to execution of the ENTERACCS leaf, other logical processors, i.e., RLPs, in the platform must be: </span>
<span id="t11_2276" class="t s7_2276">• </span><span id="t12_2276" class="t s5_2276">Idle in a wait-for-SIPI state (as initiated by an INIT assertion or through reset for non-BSP designated </span>
<span id="t13_2276" class="t s5_2276">processors), or </span>
<span id="t14_2276" class="t s7_2276">• </span><span id="t15_2276" class="t s5_2276">In the SENTER sleep state as initiated by a GETSEC[SENTER] from the initiating logical processor (ILP). </span>
<span id="t16_2276" class="t s5_2276">If other logical processor(s) in the same package are not idle in one of these states, execution of ENTERACCS </span>
<span id="t17_2276" class="t s5_2276">signals a general protection exception. The same requirement and action applies if the other logical processor(s) of </span>
<span id="t18_2276" class="t s5_2276">the same package do not have CR0.CD = 0. </span>
<span id="t19_2276" class="t s5_2276">A successful execution of ENTERACCS results in the ILP entering an authenticated code execution mode. Prior to </span>
<span id="t1a_2276" class="t s5_2276">reaching this point, the processor performs several checks. These include: </span>
<span id="t1b_2276" class="t s7_2276">• </span><span id="t1c_2276" class="t s5_2276">Establish and check the location and size of the specified authenticated code module to be executed by the </span>
<span id="t1d_2276" class="t s5_2276">processor. </span>
<span id="t1e_2276" class="t s7_2276">• </span><span id="t1f_2276" class="t s5_2276">Inhibit the ILP’s response to the external events: INIT, A20M, NMI, and SMI. </span>
<span id="t1g_2276" class="t s7_2276">• </span><span id="t1h_2276" class="t s5_2276">Broadcast a message to enable protection of memory and I/O from other processor agents. </span>
<span id="t1i_2276" class="t s7_2276">• </span><span id="t1j_2276" class="t s5_2276">Load the designated code module into an authenticated code execution area. </span>
<span id="t1k_2276" class="t s7_2276">• </span><span id="t1l_2276" class="t s5_2276">Isolate the contents of the authenticated code execution area from further state modification by external </span>
<span id="t1m_2276" class="t s5_2276">agents. </span>
<span id="t1n_2276" class="t s7_2276">• </span><span id="t1o_2276" class="t s5_2276">Authenticate the authenticated code module. </span>
<span id="t1p_2276" class="t s7_2276">• </span><span id="t1q_2276" class="t s5_2276">Initialize the initiating logical processor state based on information contained in the authenticated code module </span>
<span id="t1r_2276" class="t s5_2276">header. </span>
<span id="t1s_2276" class="t s7_2276">• </span><span id="t1t_2276" class="t s5_2276">Unlock the Intel </span>
<span id="t1u_2276" class="t s6_2276">® </span>
<span id="t1v_2276" class="t s5_2276">TXT-capable chipset private configuration space and TPM locality 3 space. </span>
<span id="t1w_2276" class="t s8_2276">Opcode </span><span id="t1x_2276" class="t s8_2276">Instruction </span><span id="t1y_2276" class="t s8_2276">Description </span>
<span id="t1z_2276" class="t s9_2276">NP 0F 37 </span>
<span id="t20_2276" class="t s9_2276">(EAX = 2) </span>
<span id="t21_2276" class="t s9_2276">GETSEC[ENTERACCS] </span><span id="t22_2276" class="t s9_2276">Enter authenticated code execution mode. </span>
<span id="t23_2276" class="t s9_2276">EBX holds the authenticated code module physical base address. ECX holds the authenticated </span>
<span id="t24_2276" class="t s9_2276">code module size (bytes). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
