
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5c8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a68  0800d6d8  0800d6d8  0000e6d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e140  0800e140  0000f140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800e148  0800e148  0000f148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e150  0800e150  0000f150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006e0  20000000  0800e154  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000980  200006e0  0800e834  000106e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001060  0800e834  00011060  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000106e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011059  00000000  00000000  00010709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003b48  00000000  00000000  00021762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001468  00000000  00000000  000252b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f75  00000000  00000000  00026718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005938  00000000  00000000  0002768d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000174c6  00000000  00000000  0002cfc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00082b5c  00000000  00000000  0004448b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  000c6fe7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006a28  00000000  00000000  000c702c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004d  00000000  00000000  000cda54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006e0 	.word	0x200006e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d6c0 	.word	0x0800d6c0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006e4 	.word	0x200006e4
 800014c:	0800d6c0 	.word	0x0800d6c0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b3 	b.w	8000e10 <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b968 	b.w	8000e10 <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9d08      	ldr	r5, [sp, #32]
 8000b5e:	460c      	mov	r4, r1
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d14e      	bne.n	8000c02 <__udivmoddi4+0xaa>
 8000b64:	4694      	mov	ip, r2
 8000b66:	458c      	cmp	ip, r1
 8000b68:	4686      	mov	lr, r0
 8000b6a:	fab2 f282 	clz	r2, r2
 8000b6e:	d962      	bls.n	8000c36 <__udivmoddi4+0xde>
 8000b70:	b14a      	cbz	r2, 8000b86 <__udivmoddi4+0x2e>
 8000b72:	f1c2 0320 	rsb	r3, r2, #32
 8000b76:	4091      	lsls	r1, r2
 8000b78:	fa20 f303 	lsr.w	r3, r0, r3
 8000b7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b80:	4319      	orrs	r1, r3
 8000b82:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b86:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000b92:	fa1f f68c 	uxth.w	r6, ip
 8000b96:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b9e:	fb04 f106 	mul.w	r1, r4, r6
 8000ba2:	4299      	cmp	r1, r3
 8000ba4:	d90a      	bls.n	8000bbc <__udivmoddi4+0x64>
 8000ba6:	eb1c 0303 	adds.w	r3, ip, r3
 8000baa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bae:	f080 8110 	bcs.w	8000dd2 <__udivmoddi4+0x27a>
 8000bb2:	4299      	cmp	r1, r3
 8000bb4:	f240 810d 	bls.w	8000dd2 <__udivmoddi4+0x27a>
 8000bb8:	3c02      	subs	r4, #2
 8000bba:	4463      	add	r3, ip
 8000bbc:	1a59      	subs	r1, r3, r1
 8000bbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000bc6:	fb00 f606 	mul.w	r6, r0, r6
 8000bca:	fa1f f38e 	uxth.w	r3, lr
 8000bce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd2:	429e      	cmp	r6, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x94>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bde:	f080 80fa 	bcs.w	8000dd6 <__udivmoddi4+0x27e>
 8000be2:	429e      	cmp	r6, r3
 8000be4:	f240 80f7 	bls.w	8000dd6 <__udivmoddi4+0x27e>
 8000be8:	4463      	add	r3, ip
 8000bea:	3802      	subs	r0, #2
 8000bec:	2100      	movs	r1, #0
 8000bee:	1b9b      	subs	r3, r3, r6
 8000bf0:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bf4:	b11d      	cbz	r5, 8000bfe <__udivmoddi4+0xa6>
 8000bf6:	40d3      	lsrs	r3, r2
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	e9c5 3200 	strd	r3, r2, [r5]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d905      	bls.n	8000c12 <__udivmoddi4+0xba>
 8000c06:	b10d      	cbz	r5, 8000c0c <__udivmoddi4+0xb4>
 8000c08:	e9c5 0100 	strd	r0, r1, [r5]
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4608      	mov	r0, r1
 8000c10:	e7f5      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c12:	fab3 f183 	clz	r1, r3
 8000c16:	2900      	cmp	r1, #0
 8000c18:	d146      	bne.n	8000ca8 <__udivmoddi4+0x150>
 8000c1a:	42a3      	cmp	r3, r4
 8000c1c:	d302      	bcc.n	8000c24 <__udivmoddi4+0xcc>
 8000c1e:	4290      	cmp	r0, r2
 8000c20:	f0c0 80ee 	bcc.w	8000e00 <__udivmoddi4+0x2a8>
 8000c24:	1a86      	subs	r6, r0, r2
 8000c26:	eb64 0303 	sbc.w	r3, r4, r3
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	2d00      	cmp	r5, #0
 8000c2e:	d0e6      	beq.n	8000bfe <__udivmoddi4+0xa6>
 8000c30:	e9c5 6300 	strd	r6, r3, [r5]
 8000c34:	e7e3      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c36:	2a00      	cmp	r2, #0
 8000c38:	f040 808f 	bne.w	8000d5a <__udivmoddi4+0x202>
 8000c3c:	eba1 040c 	sub.w	r4, r1, ip
 8000c40:	2101      	movs	r1, #1
 8000c42:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c46:	fa1f f78c 	uxth.w	r7, ip
 8000c4a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000c52:	fb07 f006 	mul.w	r0, r7, r6
 8000c56:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c5a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c5e:	4298      	cmp	r0, r3
 8000c60:	d908      	bls.n	8000c74 <__udivmoddi4+0x11c>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c6a:	d202      	bcs.n	8000c72 <__udivmoddi4+0x11a>
 8000c6c:	4298      	cmp	r0, r3
 8000c6e:	f200 80cb 	bhi.w	8000e08 <__udivmoddi4+0x2b0>
 8000c72:	4626      	mov	r6, r4
 8000c74:	1a1c      	subs	r4, r3, r0
 8000c76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c7e:	fb00 f707 	mul.w	r7, r0, r7
 8000c82:	fa1f f38e 	uxth.w	r3, lr
 8000c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8a:	429f      	cmp	r7, r3
 8000c8c:	d908      	bls.n	8000ca0 <__udivmoddi4+0x148>
 8000c8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c92:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x146>
 8000c98:	429f      	cmp	r7, r3
 8000c9a:	f200 80ae 	bhi.w	8000dfa <__udivmoddi4+0x2a2>
 8000c9e:	4620      	mov	r0, r4
 8000ca0:	1bdb      	subs	r3, r3, r7
 8000ca2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca6:	e7a5      	b.n	8000bf4 <__udivmoddi4+0x9c>
 8000ca8:	f1c1 0720 	rsb	r7, r1, #32
 8000cac:	408b      	lsls	r3, r1
 8000cae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cb2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cb6:	fa24 f607 	lsr.w	r6, r4, r7
 8000cba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cbe:	fbb6 f8f9 	udiv	r8, r6, r9
 8000cc2:	fa1f fe8c 	uxth.w	lr, ip
 8000cc6:	fb09 6618 	mls	r6, r9, r8, r6
 8000cca:	fa20 f307 	lsr.w	r3, r0, r7
 8000cce:	408c      	lsls	r4, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	fb08 f00e 	mul.w	r0, r8, lr
 8000cd8:	431c      	orrs	r4, r3
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ce0:	4298      	cmp	r0, r3
 8000ce2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ce6:	d90a      	bls.n	8000cfe <__udivmoddi4+0x1a6>
 8000ce8:	eb1c 0303 	adds.w	r3, ip, r3
 8000cec:	f108 36ff 	add.w	r6, r8, #4294967295
 8000cf0:	f080 8081 	bcs.w	8000df6 <__udivmoddi4+0x29e>
 8000cf4:	4298      	cmp	r0, r3
 8000cf6:	d97e      	bls.n	8000df6 <__udivmoddi4+0x29e>
 8000cf8:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfc:	4463      	add	r3, ip
 8000cfe:	1a1e      	subs	r6, r3, r0
 8000d00:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d04:	fb09 6613 	mls	r6, r9, r3, r6
 8000d08:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000d12:	45a6      	cmp	lr, r4
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x1d0>
 8000d16:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1a:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d1e:	d266      	bcs.n	8000dee <__udivmoddi4+0x296>
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d964      	bls.n	8000dee <__udivmoddi4+0x296>
 8000d24:	3b02      	subs	r3, #2
 8000d26:	4464      	add	r4, ip
 8000d28:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d2c:	fba0 8302 	umull	r8, r3, r0, r2
 8000d30:	eba4 040e 	sub.w	r4, r4, lr
 8000d34:	429c      	cmp	r4, r3
 8000d36:	46c6      	mov	lr, r8
 8000d38:	461e      	mov	r6, r3
 8000d3a:	d350      	bcc.n	8000dde <__udivmoddi4+0x286>
 8000d3c:	d04d      	beq.n	8000dda <__udivmoddi4+0x282>
 8000d3e:	b155      	cbz	r5, 8000d56 <__udivmoddi4+0x1fe>
 8000d40:	ebba 030e 	subs.w	r3, sl, lr
 8000d44:	eb64 0406 	sbc.w	r4, r4, r6
 8000d48:	fa04 f707 	lsl.w	r7, r4, r7
 8000d4c:	40cb      	lsrs	r3, r1
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	40cc      	lsrs	r4, r1
 8000d52:	e9c5 7400 	strd	r7, r4, [r5]
 8000d56:	2100      	movs	r1, #0
 8000d58:	e751      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	40d9      	lsrs	r1, r3
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d70:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d74:	fb08 1110 	mls	r1, r8, r0, r1
 8000d78:	4094      	lsls	r4, r2
 8000d7a:	431c      	orrs	r4, r3
 8000d7c:	fa1f f78c 	uxth.w	r7, ip
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d86:	fb00 f107 	mul.w	r1, r0, r7
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	d908      	bls.n	8000da0 <__udivmoddi4+0x248>
 8000d8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d96:	d22c      	bcs.n	8000df2 <__udivmoddi4+0x29a>
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d92a      	bls.n	8000df2 <__udivmoddi4+0x29a>
 8000d9c:	3802      	subs	r0, #2
 8000d9e:	4463      	add	r3, ip
 8000da0:	1a5b      	subs	r3, r3, r1
 8000da2:	fbb3 f1f8 	udiv	r1, r3, r8
 8000da6:	fb08 3311 	mls	r3, r8, r1, r3
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db0:	fb01 f307 	mul.w	r3, r1, r7
 8000db4:	42a3      	cmp	r3, r4
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x272>
 8000db8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000dc0:	d213      	bcs.n	8000dea <__udivmoddi4+0x292>
 8000dc2:	42a3      	cmp	r3, r4
 8000dc4:	d911      	bls.n	8000dea <__udivmoddi4+0x292>
 8000dc6:	3902      	subs	r1, #2
 8000dc8:	4464      	add	r4, ip
 8000dca:	1ae4      	subs	r4, r4, r3
 8000dcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000dd0:	e73b      	b.n	8000c4a <__udivmoddi4+0xf2>
 8000dd2:	4604      	mov	r4, r0
 8000dd4:	e6f2      	b.n	8000bbc <__udivmoddi4+0x64>
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e708      	b.n	8000bec <__udivmoddi4+0x94>
 8000dda:	45c2      	cmp	sl, r8
 8000ddc:	d2af      	bcs.n	8000d3e <__udivmoddi4+0x1e6>
 8000dde:	ebb8 0e02 	subs.w	lr, r8, r2
 8000de2:	eb63 060c 	sbc.w	r6, r3, ip
 8000de6:	3801      	subs	r0, #1
 8000de8:	e7a9      	b.n	8000d3e <__udivmoddi4+0x1e6>
 8000dea:	4631      	mov	r1, r6
 8000dec:	e7ed      	b.n	8000dca <__udivmoddi4+0x272>
 8000dee:	4603      	mov	r3, r0
 8000df0:	e79a      	b.n	8000d28 <__udivmoddi4+0x1d0>
 8000df2:	4630      	mov	r0, r6
 8000df4:	e7d4      	b.n	8000da0 <__udivmoddi4+0x248>
 8000df6:	46b0      	mov	r8, r6
 8000df8:	e781      	b.n	8000cfe <__udivmoddi4+0x1a6>
 8000dfa:	4463      	add	r3, ip
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	e74f      	b.n	8000ca0 <__udivmoddi4+0x148>
 8000e00:	4606      	mov	r6, r0
 8000e02:	4623      	mov	r3, r4
 8000e04:	4608      	mov	r0, r1
 8000e06:	e711      	b.n	8000c2c <__udivmoddi4+0xd4>
 8000e08:	3e02      	subs	r6, #2
 8000e0a:	4463      	add	r3, ip
 8000e0c:	e732      	b.n	8000c74 <__udivmoddi4+0x11c>
 8000e0e:	bf00      	nop

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un m�me num�ro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af02      	add	r7, sp, #8
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	4613      	mov	r3, r2
 8000e22:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000e24:	2301      	movs	r3, #1
 8000e26:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	75bb      	strb	r3, [r7, #22]
 8000e2c:	e04c      	b.n	8000ec8 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8000e2e:	7dbb      	ldrb	r3, [r7, #22]
 8000e30:	4a29      	ldr	r2, [pc, #164]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e32:	015b      	lsls	r3, r3, #5
 8000e34:	4413      	add	r3, r2
 8000e36:	330e      	adds	r3, #14
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d141      	bne.n	8000ec2 <HCSR04_add+0xae>
		{
			//on a trouv� une case libre.
			*id = i;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	7dba      	ldrb	r2, [r7, #22]
 8000e42:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8000e44:	7dbb      	ldrb	r3, [r7, #22]
 8000e46:	4a24      	ldr	r2, [pc, #144]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e48:	015b      	lsls	r3, r3, #5
 8000e4a:	4413      	add	r3, r2
 8000e4c:	330e      	adds	r3, #14
 8000e4e:	2201      	movs	r2, #1
 8000e50:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8000e52:	7dbb      	ldrb	r3, [r7, #22]
 8000e54:	4a20      	ldr	r2, [pc, #128]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e56:	015b      	lsls	r3, r3, #5
 8000e58:	4413      	add	r3, r2
 8000e5a:	68ba      	ldr	r2, [r7, #8]
 8000e5c:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e62:	015b      	lsls	r3, r3, #5
 8000e64:	4413      	add	r3, r2
 8000e66:	3304      	adds	r3, #4
 8000e68:	88fa      	ldrh	r2, [r7, #6]
 8000e6a:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8000e6c:	7dbb      	ldrb	r3, [r7, #22]
 8000e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e70:	015b      	lsls	r3, r3, #5
 8000e72:	4413      	add	r3, r2
 8000e74:	3308      	adds	r3, #8
 8000e76:	683a      	ldr	r2, [r7, #0]
 8000e78:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8000e7a:	7dbb      	ldrb	r3, [r7, #22]
 8000e7c:	4a16      	ldr	r2, [pc, #88]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e7e:	015b      	lsls	r3, r3, #5
 8000e80:	4413      	add	r3, r2
 8000e82:	330c      	adds	r3, #12
 8000e84:	8c3a      	ldrh	r2, [r7, #32]
 8000e86:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8000e88:	8c39      	ldrh	r1, [r7, #32]
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	2302      	movs	r3, #2
 8000e90:	4a12      	ldr	r2, [pc, #72]	@ (8000edc <HCSR04_add+0xc8>)
 8000e92:	6838      	ldr	r0, [r7, #0]
 8000e94:	f000 fda4 	bl	80019e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8000e98:	88f9      	ldrh	r1, [r7, #6]
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	68b8      	ldr	r0, [r7, #8]
 8000ea4:	f000 fd9c 	bl	80019e0 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8000ea8:	8c3b      	ldrh	r3, [r7, #32]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 fbea 	bl	8001684 <EXTI_gpiopin_to_pin_number>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	480a      	ldr	r0, [pc, #40]	@ (8000ee0 <HCSR04_add+0xcc>)
 8000eb8:	f000 fb7c 	bl	80015b4 <EXTIT_set_callback>
			ret = HAL_OK;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	75fb      	strb	r3, [r7, #23]
			break;
 8000ec0:	e005      	b.n	8000ece <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000ec2:	7dbb      	ldrb	r3, [r7, #22]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	75bb      	strb	r3, [r7, #22]
 8000ec8:	7dbb      	ldrb	r3, [r7, #22]
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d9af      	bls.n	8000e2e <HCSR04_add+0x1a>
		}
	}

	return ret;
 8000ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	200006fc 	.word	0x200006fc
 8000edc:	10310000 	.word	0x10310000
 8000ee0:	08000f25 	.word	0x08000f25

08000ee4 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <HCSR04_run_measure+0x38>)
 8000ef2:	015b      	lsls	r3, r3, #5
 8000ef4:	4413      	add	r3, r2
 8000ef6:	330e      	adds	r3, #14
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d009      	beq.n	8000f12 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8000efe:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <HCSR04_run_measure+0x3c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8000f06:	f000 f8e1 	bl	80010cc <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 f881 	bl	8001014 <HCSR04_trig>
	}
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200006fc 	.word	0x200006fc
 8000f20:	2000079c 	.word	0x2000079c

08000f24 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant �tre appel�e uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8000f24:	b590      	push	{r4, r7, lr}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	73fb      	strb	r3, [r7, #15]
 8000f32:	e063      	b.n	8000ffc <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv� !
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	4a36      	ldr	r2, [pc, #216]	@ (8001010 <HCSR04_callback+0xec>)
 8000f38:	015b      	lsls	r3, r3, #5
 8000f3a:	4413      	add	r3, r2
 8000f3c:	330c      	adds	r3, #12
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	88fa      	ldrh	r2, [r7, #6]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d157      	bne.n	8000ff6 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	4a31      	ldr	r2, [pc, #196]	@ (8001010 <HCSR04_callback+0xec>)
 8000f4a:	015b      	lsls	r3, r3, #5
 8000f4c:	4413      	add	r3, r2
 8000f4e:	330e      	adds	r3, #14
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d123      	bne.n	8000f9e <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	4a2d      	ldr	r2, [pc, #180]	@ (8001010 <HCSR04_callback+0xec>)
 8000f5a:	015b      	lsls	r3, r3, #5
 8000f5c:	4413      	add	r3, r2
 8000f5e:	3308      	adds	r3, #8
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	492a      	ldr	r1, [pc, #168]	@ (8001010 <HCSR04_callback+0xec>)
 8000f66:	015b      	lsls	r3, r3, #5
 8000f68:	440b      	add	r3, r1
 8000f6a:	330c      	adds	r3, #12
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4610      	mov	r0, r2
 8000f72:	f003 fe29 	bl	8004bc8 <HAL_GPIO_ReadPin>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d143      	bne.n	8001004 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8000f7c:	7bfc      	ldrb	r4, [r7, #15]
 8000f7e:	f000 f89d 	bl	80010bc <HCSR04_ReadTimerUs>
 8000f82:	4602      	mov	r2, r0
 8000f84:	4922      	ldr	r1, [pc, #136]	@ (8001010 <HCSR04_callback+0xec>)
 8000f86:	0163      	lsls	r3, r4, #5
 8000f88:	440b      	add	r3, r1
 8000f8a:	3318      	adds	r3, #24
 8000f8c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	4a1f      	ldr	r2, [pc, #124]	@ (8001010 <HCSR04_callback+0xec>)
 8000f92:	015b      	lsls	r3, r3, #5
 8000f94:	4413      	add	r3, r2
 8000f96:	330e      	adds	r3, #14
 8000f98:	2204      	movs	r2, #4
 8000f9a:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8000f9c:	e032      	b.n	8001004 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8001010 <HCSR04_callback+0xec>)
 8000fa2:	015b      	lsls	r3, r3, #5
 8000fa4:	4413      	add	r3, r2
 8000fa6:	330e      	adds	r3, #14
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	d12a      	bne.n	8001004 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	4a17      	ldr	r2, [pc, #92]	@ (8001010 <HCSR04_callback+0xec>)
 8000fb2:	015b      	lsls	r3, r3, #5
 8000fb4:	4413      	add	r3, r2
 8000fb6:	3308      	adds	r3, #8
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4914      	ldr	r1, [pc, #80]	@ (8001010 <HCSR04_callback+0xec>)
 8000fbe:	015b      	lsls	r3, r3, #5
 8000fc0:	440b      	add	r3, r1
 8000fc2:	330c      	adds	r3, #12
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4610      	mov	r0, r2
 8000fca:	f003 fdfd 	bl	8004bc8 <HAL_GPIO_ReadPin>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d117      	bne.n	8001004 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8000fd4:	7bfc      	ldrb	r4, [r7, #15]
 8000fd6:	f000 f871 	bl	80010bc <HCSR04_ReadTimerUs>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	490c      	ldr	r1, [pc, #48]	@ (8001010 <HCSR04_callback+0xec>)
 8000fde:	0163      	lsls	r3, r4, #5
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3314      	adds	r3, #20
 8000fe4:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	4a09      	ldr	r2, [pc, #36]	@ (8001010 <HCSR04_callback+0xec>)
 8000fea:	015b      	lsls	r3, r3, #5
 8000fec:	4413      	add	r3, r2
 8000fee:	330e      	adds	r3, #14
 8000ff0:	2205      	movs	r2, #5
 8000ff2:	701a      	strb	r2, [r3, #0]
			break;
 8000ff4:	e006      	b.n	8001004 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000ff6:	7bfb      	ldrb	r3, [r7, #15]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	73fb      	strb	r3, [r7, #15]
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	d998      	bls.n	8000f34 <HCSR04_callback+0x10>
		}
	}
}
 8001002:	e000      	b.n	8001006 <HCSR04_callback+0xe2>
			break;
 8001004:	bf00      	nop
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	bf00      	nop
 8001010:	200006fc 	.word	0x200006fc

08001014 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4a25      	ldr	r2, [pc, #148]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001022:	015b      	lsls	r3, r3, #5
 8001024:	4413      	add	r3, r2
 8001026:	330e      	adds	r3, #14
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d03f      	beq.n	80010ae <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4a21      	ldr	r2, [pc, #132]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001032:	015b      	lsls	r3, r3, #5
 8001034:	4413      	add	r3, r2
 8001036:	330e      	adds	r3, #14
 8001038:	2202      	movs	r2, #2
 800103a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	4a1e      	ldr	r2, [pc, #120]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001040:	015b      	lsls	r3, r3, #5
 8001042:	4413      	add	r3, r2
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	4a1b      	ldr	r2, [pc, #108]	@ (80010b8 <HCSR04_trig+0xa4>)
 800104a:	015b      	lsls	r3, r3, #5
 800104c:	4413      	add	r3, r2
 800104e:	3304      	adds	r3, #4
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	2201      	movs	r2, #1
 8001054:	4619      	mov	r1, r3
 8001056:	f003 fdce 	bl	8004bf6 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 800105a:	f000 f82f 	bl	80010bc <HCSR04_ReadTimerUs>
 800105e:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//d�lai d'au moins 10us
 8001060:	bf00      	nop
 8001062:	f000 f82b 	bl	80010bc <HCSR04_ReadTimerUs>
 8001066:	4602      	mov	r2, r0
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b09      	cmp	r3, #9
 800106e:	d9f8      	bls.n	8001062 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	4a11      	ldr	r2, [pc, #68]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001074:	015b      	lsls	r3, r3, #5
 8001076:	4413      	add	r3, r2
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <HCSR04_trig+0xa4>)
 800107e:	015b      	lsls	r3, r3, #5
 8001080:	4413      	add	r3, r2
 8001082:	3304      	adds	r3, #4
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	2200      	movs	r2, #0
 8001088:	4619      	mov	r1, r3
 800108a:	f003 fdb4 	bl	8004bf6 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4a09      	ldr	r2, [pc, #36]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001092:	015b      	lsls	r3, r3, #5
 8001094:	4413      	add	r3, r2
 8001096:	330e      	adds	r3, #14
 8001098:	2203      	movs	r2, #3
 800109a:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 800109c:	79fc      	ldrb	r4, [r7, #7]
 800109e:	f002 fcc1 	bl	8003a24 <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	4904      	ldr	r1, [pc, #16]	@ (80010b8 <HCSR04_trig+0xa4>)
 80010a6:	0163      	lsls	r3, r4, #5
 80010a8:	440b      	add	r3, r1
 80010aa:	3310      	adds	r3, #16
 80010ac:	601a      	str	r2, [r3, #0]
	}
}
 80010ae:	bf00      	nop
 80010b0:	3714      	adds	r7, #20
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd90      	pop	{r4, r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200006fc 	.word	0x200006fc

080010bc <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu'� 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette r�solution correspond � 0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f001 fa91 	bl	80025e8 <TIMER_read>
 80010c6:	4603      	mov	r3, r0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80010d0:	2200      	movs	r2, #0
 80010d2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80010d6:	2000      	movs	r0, #0
 80010d8:	f001 f91a 	bl	8002310 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80010dc:	21a0      	movs	r1, #160	@ 0xa0
 80010de:	2000      	movs	r0, #0
 80010e0:	f001 fab8 	bl	8002654 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 80010e4:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80010e8:	2000      	movs	r0, #0
 80010ea:	f001 fa91 	bl	8002610 <TIMER_set_period>
	timer_is_running = TRUE;
 80010ee:	4b02      	ldr	r3, [pc, #8]	@ (80010f8 <HCSR04_RunTimerUs+0x2c>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	601a      	str	r2, [r3, #0]
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	2000079c 	.word	0x2000079c

080010fc <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001102:	2300      	movs	r3, #0
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	e04e      	b.n	80011a6 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a2b      	ldr	r2, [pc, #172]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	4413      	add	r3, r2
 8001110:	330e      	adds	r3, #14
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b08      	cmp	r3, #8
 8001116:	d840      	bhi.n	800119a <HCSR04_process_main+0x9e>
 8001118:	a201      	add	r2, pc, #4	@ (adr r2, 8001120 <HCSR04_process_main+0x24>)
 800111a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111e:	bf00      	nop
 8001120:	0800119b 	.word	0x0800119b
 8001124:	0800119b 	.word	0x0800119b
 8001128:	0800119b 	.word	0x0800119b
 800112c:	08001145 	.word	0x08001145
 8001130:	08001145 	.word	0x08001145
 8001134:	0800116d 	.word	0x0800116d
 8001138:	0800119b 	.word	0x0800119b
 800113c:	0800119b 	.word	0x0800119b
 8001140:	0800119b 	.word	0x0800119b
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001144:	f002 fc6e 	bl	8003a24 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	491a      	ldr	r1, [pc, #104]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800114e:	015b      	lsls	r3, r3, #5
 8001150:	440b      	add	r3, r1
 8001152:	3310      	adds	r3, #16
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b96      	cmp	r3, #150	@ 0x96
 800115a:	d920      	bls.n	800119e <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	4a16      	ldr	r2, [pc, #88]	@ (80011b8 <HCSR04_process_main+0xbc>)
 8001160:	015b      	lsls	r3, r3, #5
 8001162:	4413      	add	r3, r2
 8001164:	330e      	adds	r3, #14
 8001166:	2206      	movs	r2, #6
 8001168:	701a      	strb	r2, [r3, #0]
				}
				break;
 800116a:	e018      	b.n	800119e <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement re�u un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	4618      	mov	r0, r3
 8001170:	f000 f824 	bl	80011bc <HCSR04_compute_distance>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d107      	bne.n	800118a <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4a0e      	ldr	r2, [pc, #56]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800117e:	015b      	lsls	r3, r3, #5
 8001180:	4413      	add	r3, r2
 8001182:	330e      	adds	r3, #14
 8001184:	2208      	movs	r2, #8
 8001186:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8001188:	e00a      	b.n	80011a0 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800118e:	015b      	lsls	r3, r3, #5
 8001190:	4413      	add	r3, r2
 8001192:	330e      	adds	r3, #14
 8001194:	2207      	movs	r2, #7
 8001196:	701a      	strb	r2, [r3, #0]
				break;
 8001198:	e002      	b.n	80011a0 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien � faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 800119a:	bf00      	nop
 800119c:	e000      	b.n	80011a0 <HCSR04_process_main+0xa4>
				break;
 800119e:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	3301      	adds	r3, #1
 80011a4:	71fb      	strb	r3, [r7, #7]
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d9ad      	bls.n	8001108 <HCSR04_process_main+0xc>
		}
	}
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	200006fc 	.word	0x200006fc

080011bc <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypoth�se tant qu'on a pas une valeur correcte.
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4a48      	ldr	r2, [pc, #288]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011ca:	015b      	lsls	r3, r3, #5
 80011cc:	4413      	add	r3, r2
 80011ce:	331c      	adds	r3, #28
 80011d0:	2200      	movs	r2, #0
 80011d2:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4a45      	ldr	r2, [pc, #276]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011d8:	015b      	lsls	r3, r3, #5
 80011da:	4413      	add	r3, r2
 80011dc:	330e      	adds	r3, #14
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d001      	beq.n	80011e8 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e07d      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	4a40      	ldr	r2, [pc, #256]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011ec:	015b      	lsls	r3, r3, #5
 80011ee:	4413      	add	r3, r2
 80011f0:	3314      	adds	r3, #20
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	493d      	ldr	r1, [pc, #244]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011f8:	015b      	lsls	r3, r3, #5
 80011fa:	440b      	add	r3, r1
 80011fc:	3318      	adds	r3, #24
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d20e      	bcs.n	8001222 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	4a39      	ldr	r2, [pc, #228]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001208:	015b      	lsls	r3, r3, #5
 800120a:	4413      	add	r3, r2
 800120c:	3314      	adds	r3, #20
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	79fa      	ldrb	r2, [r7, #7]
 8001212:	f503 431c 	add.w	r3, r3, #39936	@ 0x9c00
 8001216:	3340      	adds	r3, #64	@ 0x40
 8001218:	4934      	ldr	r1, [pc, #208]	@ (80012ec <HCSR04_compute_distance+0x130>)
 800121a:	0152      	lsls	r2, r2, #5
 800121c:	440a      	add	r2, r1
 800121e:	3214      	adds	r2, #20
 8001220:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4a31      	ldr	r2, [pc, #196]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001226:	015b      	lsls	r3, r3, #5
 8001228:	4413      	add	r3, r2
 800122a:	3314      	adds	r3, #20
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	492e      	ldr	r1, [pc, #184]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001232:	015b      	lsls	r3, r3, #5
 8001234:	440b      	add	r3, r1
 8001236:	3318      	adds	r3, #24
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	d201      	bcs.n	8001242 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e050      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	4a29      	ldr	r2, [pc, #164]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001246:	015b      	lsls	r3, r3, #5
 8001248:	4413      	add	r3, r2
 800124a:	3314      	adds	r3, #20
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4926      	ldr	r1, [pc, #152]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	440b      	add	r3, r1
 8001256:	3318      	adds	r3, #24
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim� ici en pulses de timer purs
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	4613      	mov	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	015b      	lsls	r3, r3, #5
 8001268:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Fr�quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800126a:	f004 f8d1 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 800126e:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <HCSR04_compute_distance+0x134>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	0adb      	lsrs	r3, r3, #11
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	60bb      	str	r3, [r7, #8]
		//Fr�quence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//fr�quence exprim�e en MHz
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	4a1b      	ldr	r2, [pc, #108]	@ (80012f4 <HCSR04_compute_distance+0x138>)
 8001288:	fba2 2303 	umull	r2, r3, r2, r3
 800128c:	0c9b      	lsrs	r3, r3, #18
 800128e:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d101      	bne.n	800129a <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e024      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4a11      	ldr	r2, [pc, #68]	@ (80012f8 <HCSR04_compute_distance+0x13c>)
 80012b4:	fba2 2303 	umull	r2, r3, r2, r3
 80012b8:	099b      	lsrs	r3, r3, #6
 80012ba:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	085b      	lsrs	r3, r3, #1
 80012c0:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del� 5m, on consid�re que la distance n'a pas �t� acquise (ou bien est infinie)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d901      	bls.n	80012d0 <HCSR04_compute_distance+0x114>
		distance = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	b291      	uxth	r1, r2
 80012d6:	4a05      	ldr	r2, [pc, #20]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80012d8:	015b      	lsls	r3, r3, #5
 80012da:	4413      	add	r3, r2
 80012dc:	331c      	adds	r3, #28
 80012de:	460a      	mov	r2, r1
 80012e0:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200006fc 	.word	0x200006fc
 80012f0:	40021000 	.word	0x40021000
 80012f4:	431bde83 	.word	0x431bde83
 80012f8:	10624dd3 	.word	0x10624dd3

080012fc <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir �t� initialis� pr�alablement
 * @pre		distance doit �tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001308:	2302      	movs	r3, #2
 800130a:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	4a1b      	ldr	r2, [pc, #108]	@ (800137c <HCSR04_get_value+0x80>)
 8001310:	015b      	lsls	r3, r3, #5
 8001312:	4413      	add	r3, r2
 8001314:	330e      	adds	r3, #14
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b08      	cmp	r3, #8
 800131a:	d826      	bhi.n	800136a <HCSR04_get_value+0x6e>
 800131c:	a201      	add	r2, pc, #4	@ (adr r2, 8001324 <HCSR04_get_value+0x28>)
 800131e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001322:	bf00      	nop
 8001324:	08001365 	.word	0x08001365
 8001328:	08001365 	.word	0x08001365
 800132c:	0800136b 	.word	0x0800136b
 8001330:	0800136b 	.word	0x0800136b
 8001334:	0800136b 	.word	0x0800136b
 8001338:	0800136b 	.word	0x0800136b
 800133c:	0800135f 	.word	0x0800135f
 8001340:	08001365 	.word	0x08001365
 8001344:	08001349 	.word	0x08001349
	{
		case HCSR04_STATE_IDLE:	//on a re�u une distance
			*distance = sensors[id].distance;
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4a0c      	ldr	r2, [pc, #48]	@ (800137c <HCSR04_get_value+0x80>)
 800134c:	015b      	lsls	r3, r3, #5
 800134e:	4413      	add	r3, r2
 8001350:	331c      	adds	r3, #28
 8001352:	881a      	ldrh	r2, [r3, #0]
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
			break;
 800135c:	e008      	b.n	8001370 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	73fb      	strb	r3, [r7, #15]
			break;
 8001362:	e005      	b.n	8001370 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis�
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc� en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	73fb      	strb	r3, [r7, #15]
			break;
 8001368:	e002      	b.n	8001370 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 800136a:	2302      	movs	r3, #2
 800136c:	73fb      	strb	r3, [r7, #15]
			break;
 800136e:	bf00      	nop
	}
	return ret;
 8001370:	7bfb      	ldrb	r3, [r7, #15]
}
 8001372:	4618      	mov	r0, r3
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	200006fc 	.word	0x200006fc

08001380 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001386:	2300      	movs	r3, #0
 8001388:	73fb      	strb	r3, [r7, #15]
 800138a:	e006      	b.n	800139a <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	4a1a      	ldr	r2, [pc, #104]	@ (80013f8 <PORTS_adc_init+0x78>)
 8001390:	21ff      	movs	r1, #255	@ 0xff
 8001392:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	3301      	adds	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	2b12      	cmp	r3, #18
 800139e:	d9f5      	bls.n	800138c <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80013a0:	2307      	movs	r3, #7
 80013a2:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80013a8:	2301      	movs	r3, #1
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2300      	movs	r3, #0
 80013ae:	2203      	movs	r2, #3
 80013b0:	2101      	movs	r1, #1
 80013b2:	4812      	ldr	r0, [pc, #72]	@ (80013fc <PORTS_adc_init+0x7c>)
 80013b4:	f000 fb14 	bl	80019e0 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	b25a      	sxtb	r2, r3
 80013bc:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <PORTS_adc_init+0x78>)
 80013be:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3301      	adds	r3, #1
 80013c4:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80013ca:	463b      	mov	r3, r7
 80013cc:	4619      	mov	r1, r3
 80013ce:	480c      	ldr	r0, [pc, #48]	@ (8001400 <PORTS_adc_init+0x80>)
 80013d0:	f002 fd0e 	bl	8003df0 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	b25a      	sxtb	r2, r3
 80013d8:	4b07      	ldr	r3, [pc, #28]	@ (80013f8 <PORTS_adc_init+0x78>)
 80013da:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3301      	adds	r3, #1
 80013e0:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 80013e2:	2311      	movs	r3, #17
 80013e4:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80013e6:	463b      	mov	r3, r7
 80013e8:	4619      	mov	r1, r3
 80013ea:	4805      	ldr	r0, [pc, #20]	@ (8001400 <PORTS_adc_init+0x80>)
 80013ec:	f002 fd00 	bl	8003df0 <HAL_ADC_ConfigChannel>
	#endif

}
 80013f0:	bf00      	nop
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200007ec 	.word	0x200007ec
 80013fc:	40010800 	.word	0x40010800
 8001400:	20000800 	.word	0x20000800

08001404 <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 800140a:	4b4a      	ldr	r3, [pc, #296]	@ (8001534 <ADC_init+0x130>)
 800140c:	699b      	ldr	r3, [r3, #24]
 800140e:	4a49      	ldr	r2, [pc, #292]	@ (8001534 <ADC_init+0x130>)
 8001410:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001414:	6193      	str	r3, [r2, #24]
 8001416:	4b47      	ldr	r3, [pc, #284]	@ (8001534 <ADC_init+0x130>)
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8001422:	4b44      	ldr	r3, [pc, #272]	@ (8001534 <ADC_init+0x130>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800142a:	4a42      	ldr	r2, [pc, #264]	@ (8001534 <ADC_init+0x130>)
 800142c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001430:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 8001432:	2200      	movs	r2, #0
 8001434:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001438:	2002      	movs	r0, #2
 800143a:	f000 ff69 	bl	8002310 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 800143e:	2002      	movs	r0, #2
 8001440:	f001 fbec 	bl	8002c1c <TIMER_get_phandler>
 8001444:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001446:	2330      	movs	r3, #48	@ 0x30
 8001448:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800144a:	2380      	movs	r3, #128	@ 0x80
 800144c:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	4619      	mov	r1, r3
 8001454:	6978      	ldr	r0, [r7, #20]
 8001456:	f005 fa2b 	bl	80068b0 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 800145a:	2140      	movs	r1, #64	@ 0x40
 800145c:	6978      	ldr	r0, [r7, #20]
 800145e:	f004 ffc9 	bl	80063f4 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001462:	4b35      	ldr	r3, [pc, #212]	@ (8001538 <ADC_init+0x134>)
 8001464:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001468:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 800146a:	4b33      	ldr	r3, [pc, #204]	@ (8001538 <ADC_init+0x134>)
 800146c:	4a33      	ldr	r2, [pc, #204]	@ (800153c <ADC_init+0x138>)
 800146e:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001470:	4b31      	ldr	r3, [pc, #196]	@ (8001538 <ADC_init+0x134>)
 8001472:	2200      	movs	r2, #0
 8001474:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001476:	4b30      	ldr	r3, [pc, #192]	@ (8001538 <ADC_init+0x134>)
 8001478:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800147c:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 800147e:	4b2e      	ldr	r3, [pc, #184]	@ (8001538 <ADC_init+0x134>)
 8001480:	2200      	movs	r2, #0
 8001482:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001484:	4b2c      	ldr	r3, [pc, #176]	@ (8001538 <ADC_init+0x134>)
 8001486:	2202      	movs	r2, #2
 8001488:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 800148a:	4b2b      	ldr	r3, [pc, #172]	@ (8001538 <ADC_init+0x134>)
 800148c:	2200      	movs	r2, #0
 800148e:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001490:	4b29      	ldr	r3, [pc, #164]	@ (8001538 <ADC_init+0x134>)
 8001492:	2200      	movs	r2, #0
 8001494:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8001496:	4828      	ldr	r0, [pc, #160]	@ (8001538 <ADC_init+0x134>)
 8001498:	f002 face 	bl	8003a38 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 800149c:	f7ff ff70 	bl	8001380 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 80014a0:	4b24      	ldr	r3, [pc, #144]	@ (8001534 <ADC_init+0x130>)
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	4a23      	ldr	r2, [pc, #140]	@ (8001534 <ADC_init+0x130>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6153      	str	r3, [r2, #20]
 80014ac:	4b21      	ldr	r3, [pc, #132]	@ (8001534 <ADC_init+0x130>)
 80014ae:	695b      	ldr	r3, [r3, #20]
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 80014b8:	4b21      	ldr	r3, [pc, #132]	@ (8001540 <ADC_init+0x13c>)
 80014ba:	4a22      	ldr	r2, [pc, #136]	@ (8001544 <ADC_init+0x140>)
 80014bc:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 80014be:	4b20      	ldr	r3, [pc, #128]	@ (8001540 <ADC_init+0x13c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma.XferErrorCallback = NULL;
 80014c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001540 <ADC_init+0x13c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	631a      	str	r2, [r3, #48]	@ 0x30
	hdma.XferHalfCpltCallback = NULL;
 80014ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001540 <ADC_init+0x13c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 80014d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001540 <ADC_init+0x13c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 80014d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001540 <ADC_init+0x13c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 80014dc:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <ADC_init+0x13c>)
 80014de:	2280      	movs	r2, #128	@ 0x80
 80014e0:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014e2:	4b17      	ldr	r3, [pc, #92]	@ (8001540 <ADC_init+0x13c>)
 80014e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014e8:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <ADC_init+0x13c>)
 80014ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014f0:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 80014f2:	4b13      	ldr	r3, [pc, #76]	@ (8001540 <ADC_init+0x13c>)
 80014f4:	2220      	movs	r2, #32
 80014f6:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 80014f8:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <ADC_init+0x13c>)
 80014fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014fe:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8001500:	480f      	ldr	r0, [pc, #60]	@ (8001540 <ADC_init+0x13c>)
 8001502:	f002 ff79 	bl	80043f8 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001506:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <ADC_init+0x134>)
 8001508:	4a0d      	ldr	r2, [pc, #52]	@ (8001540 <ADC_init+0x13c>)
 800150a:	621a      	str	r2, [r3, #32]
 800150c:	4b0c      	ldr	r3, [pc, #48]	@ (8001540 <ADC_init+0x13c>)
 800150e:	4a0a      	ldr	r2, [pc, #40]	@ (8001538 <ADC_init+0x134>)
 8001510:	625a      	str	r2, [r3, #36]	@ 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2100      	movs	r1, #0
 8001516:	200b      	movs	r0, #11
 8001518:	f002 ff2b 	bl	8004372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 800151c:	200b      	movs	r0, #11
 800151e:	f002 ff44 	bl	80043aa <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8001522:	2202      	movs	r2, #2
 8001524:	4908      	ldr	r1, [pc, #32]	@ (8001548 <ADC_init+0x144>)
 8001526:	4804      	ldr	r0, [pc, #16]	@ (8001538 <ADC_init+0x134>)
 8001528:	f002 fb68 	bl	8003bfc <HAL_ADC_Start_DMA>

}
 800152c:	bf00      	nop
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40021000 	.word	0x40021000
 8001538:	20000800 	.word	0x20000800
 800153c:	40012400 	.word	0x40012400
 8001540:	20000830 	.word	0x20000830
 8001544:	40020008 	.word	0x40020008
 8001548:	200007a0 	.word	0x200007a0

0800154c <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001550:	4b07      	ldr	r3, [pc, #28]	@ (8001570 <DMA1_Channel1_IRQHandler+0x24>)
 8001552:	2201      	movs	r2, #1
 8001554:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001556:	4807      	ldr	r0, [pc, #28]	@ (8001574 <DMA1_Channel1_IRQHandler+0x28>)
 8001558:	f003 f87e 	bl	8004658 <HAL_DMA_IRQHandler>
	if(callback_function)
 800155c:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <DMA1_Channel1_IRQHandler+0x2c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001564:	4b04      	ldr	r3, [pc, #16]	@ (8001578 <DMA1_Channel1_IRQHandler+0x2c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4798      	blx	r3
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000878 	.word	0x20000878
 8001574:	20000830 	.word	0x20000830
 8001578:	20000874 	.word	0x20000874

0800157c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158a:	2b00      	cmp	r3, #0
 800158c:	db0b      	blt.n	80015a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	f003 021f 	and.w	r2, r3, #31
 8001594:	4906      	ldr	r1, [pc, #24]	@ (80015b0 <__NVIC_EnableIRQ+0x34>)
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	095b      	lsrs	r3, r3, #5
 800159c:	2001      	movs	r0, #1
 800159e:	fa00 f202 	lsl.w	r2, r0, r2
 80015a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	e000e100 	.word	0xe000e100

080015b4 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	460b      	mov	r3, r1
 80015be:	607a      	str	r2, [r7, #4]
 80015c0:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 80015c2:	7afb      	ldrb	r3, [r7, #11]
 80015c4:	4907      	ldr	r1, [pc, #28]	@ (80015e4 <EXTIT_set_callback+0x30>)
 80015c6:	68fa      	ldr	r2, [r7, #12]
 80015c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d003      	beq.n	80015da <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 80015d2:	7afb      	ldrb	r3, [r7, #11]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 f807 	bl	80015e8 <EXTIT_enable>
}
 80015da:	bf00      	nop
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	2000087c 	.word	0x2000087c

080015e8 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	2b0f      	cmp	r3, #15
 80015f6:	d80c      	bhi.n	8001612 <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	2201      	movs	r2, #1
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	b21a      	sxth	r2, r3
 8001602:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <EXTIT_enable+0x98>)
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	b21b      	sxth	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	b21b      	sxth	r3, r3
 800160c:	b29a      	uxth	r2, r3
 800160e:	4b1c      	ldr	r3, [pc, #112]	@ (8001680 <EXTIT_enable+0x98>)
 8001610:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	2b04      	cmp	r3, #4
 8001616:	d821      	bhi.n	800165c <EXTIT_enable+0x74>
 8001618:	a201      	add	r2, pc, #4	@ (adr r2, 8001620 <EXTIT_enable+0x38>)
 800161a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161e:	bf00      	nop
 8001620:	08001635 	.word	0x08001635
 8001624:	0800163d 	.word	0x0800163d
 8001628:	08001645 	.word	0x08001645
 800162c:	0800164d 	.word	0x0800164d
 8001630:	08001655 	.word	0x08001655
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8001634:	2006      	movs	r0, #6
 8001636:	f7ff ffa1 	bl	800157c <__NVIC_EnableIRQ>
 800163a:	e01d      	b.n	8001678 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 800163c:	2007      	movs	r0, #7
 800163e:	f7ff ff9d 	bl	800157c <__NVIC_EnableIRQ>
 8001642:	e019      	b.n	8001678 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8001644:	2008      	movs	r0, #8
 8001646:	f7ff ff99 	bl	800157c <__NVIC_EnableIRQ>
 800164a:	e015      	b.n	8001678 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 800164c:	2009      	movs	r0, #9
 800164e:	f7ff ff95 	bl	800157c <__NVIC_EnableIRQ>
 8001652:	e011      	b.n	8001678 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8001654:	200a      	movs	r0, #10
 8001656:	f7ff ff91 	bl	800157c <__NVIC_EnableIRQ>
 800165a:	e00d      	b.n	8001678 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	2b09      	cmp	r3, #9
 8001660:	d803      	bhi.n	800166a <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001662:	2017      	movs	r0, #23
 8001664:	f7ff ff8a 	bl	800157c <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8001668:	e005      	b.n	8001676 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	2b0f      	cmp	r3, #15
 800166e:	d802      	bhi.n	8001676 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001670:	2028      	movs	r0, #40	@ 0x28
 8001672:	f7ff ff83 	bl	800157c <__NVIC_EnableIRQ>
			break;
 8001676:	bf00      	nop
	}
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200008bc 	.word	0x200008bc

08001684 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800168e:	23ff      	movs	r3, #255	@ 0xff
 8001690:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8001692:	88fb      	ldrh	r3, [r7, #6]
 8001694:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001698:	f000 80b8 	beq.w	800180c <EXTI_gpiopin_to_pin_number+0x188>
 800169c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016a0:	f300 80b7 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016a8:	f000 80ad 	beq.w	8001806 <EXTI_gpiopin_to_pin_number+0x182>
 80016ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016b0:	f300 80af 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016b8:	f000 80a2 	beq.w	8001800 <EXTI_gpiopin_to_pin_number+0x17c>
 80016bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016c0:	f300 80a7 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016c8:	f000 8097 	beq.w	80017fa <EXTI_gpiopin_to_pin_number+0x176>
 80016cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016d0:	f300 809f 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016d8:	f000 808c 	beq.w	80017f4 <EXTI_gpiopin_to_pin_number+0x170>
 80016dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016e0:	f300 8097 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016e8:	f000 8081 	beq.w	80017ee <EXTI_gpiopin_to_pin_number+0x16a>
 80016ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016f0:	f300 808f 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 80016f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016f8:	d076      	beq.n	80017e8 <EXTI_gpiopin_to_pin_number+0x164>
 80016fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016fe:	f300 8088 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001706:	d06c      	beq.n	80017e2 <EXTI_gpiopin_to_pin_number+0x15e>
 8001708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800170c:	f300 8081 	bgt.w	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001710:	2b80      	cmp	r3, #128	@ 0x80
 8001712:	d063      	beq.n	80017dc <EXTI_gpiopin_to_pin_number+0x158>
 8001714:	2b80      	cmp	r3, #128	@ 0x80
 8001716:	dc7c      	bgt.n	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001718:	2b20      	cmp	r3, #32
 800171a:	dc47      	bgt.n	80017ac <EXTI_gpiopin_to_pin_number+0x128>
 800171c:	2b00      	cmp	r3, #0
 800171e:	dd78      	ble.n	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001720:	3b01      	subs	r3, #1
 8001722:	2b1f      	cmp	r3, #31
 8001724:	d875      	bhi.n	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
 8001726:	a201      	add	r2, pc, #4	@ (adr r2, 800172c <EXTI_gpiopin_to_pin_number+0xa8>)
 8001728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172c:	080017b3 	.word	0x080017b3
 8001730:	080017b9 	.word	0x080017b9
 8001734:	08001813 	.word	0x08001813
 8001738:	080017bf 	.word	0x080017bf
 800173c:	08001813 	.word	0x08001813
 8001740:	08001813 	.word	0x08001813
 8001744:	08001813 	.word	0x08001813
 8001748:	080017c5 	.word	0x080017c5
 800174c:	08001813 	.word	0x08001813
 8001750:	08001813 	.word	0x08001813
 8001754:	08001813 	.word	0x08001813
 8001758:	08001813 	.word	0x08001813
 800175c:	08001813 	.word	0x08001813
 8001760:	08001813 	.word	0x08001813
 8001764:	08001813 	.word	0x08001813
 8001768:	080017cb 	.word	0x080017cb
 800176c:	08001813 	.word	0x08001813
 8001770:	08001813 	.word	0x08001813
 8001774:	08001813 	.word	0x08001813
 8001778:	08001813 	.word	0x08001813
 800177c:	08001813 	.word	0x08001813
 8001780:	08001813 	.word	0x08001813
 8001784:	08001813 	.word	0x08001813
 8001788:	08001813 	.word	0x08001813
 800178c:	08001813 	.word	0x08001813
 8001790:	08001813 	.word	0x08001813
 8001794:	08001813 	.word	0x08001813
 8001798:	08001813 	.word	0x08001813
 800179c:	08001813 	.word	0x08001813
 80017a0:	08001813 	.word	0x08001813
 80017a4:	08001813 	.word	0x08001813
 80017a8:	080017d1 	.word	0x080017d1
 80017ac:	2b40      	cmp	r3, #64	@ 0x40
 80017ae:	d012      	beq.n	80017d6 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 80017b0:	e02f      	b.n	8001812 <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 80017b2:	2300      	movs	r3, #0
 80017b4:	73fb      	strb	r3, [r7, #15]
 80017b6:	e02d      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 80017b8:	2301      	movs	r3, #1
 80017ba:	73fb      	strb	r3, [r7, #15]
 80017bc:	e02a      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 80017be:	2302      	movs	r3, #2
 80017c0:	73fb      	strb	r3, [r7, #15]
 80017c2:	e027      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 80017c4:	2303      	movs	r3, #3
 80017c6:	73fb      	strb	r3, [r7, #15]
 80017c8:	e024      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 80017ca:	2304      	movs	r3, #4
 80017cc:	73fb      	strb	r3, [r7, #15]
 80017ce:	e021      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 80017d0:	2305      	movs	r3, #5
 80017d2:	73fb      	strb	r3, [r7, #15]
 80017d4:	e01e      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 80017d6:	2306      	movs	r3, #6
 80017d8:	73fb      	strb	r3, [r7, #15]
 80017da:	e01b      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 80017dc:	2307      	movs	r3, #7
 80017de:	73fb      	strb	r3, [r7, #15]
 80017e0:	e018      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 80017e2:	2308      	movs	r3, #8
 80017e4:	73fb      	strb	r3, [r7, #15]
 80017e6:	e015      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 80017e8:	2309      	movs	r3, #9
 80017ea:	73fb      	strb	r3, [r7, #15]
 80017ec:	e012      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 80017ee:	230a      	movs	r3, #10
 80017f0:	73fb      	strb	r3, [r7, #15]
 80017f2:	e00f      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 80017f4:	230b      	movs	r3, #11
 80017f6:	73fb      	strb	r3, [r7, #15]
 80017f8:	e00c      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 80017fa:	230c      	movs	r3, #12
 80017fc:	73fb      	strb	r3, [r7, #15]
 80017fe:	e009      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8001800:	230d      	movs	r3, #13
 8001802:	73fb      	strb	r3, [r7, #15]
 8001804:	e006      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001806:	230e      	movs	r3, #14
 8001808:	73fb      	strb	r3, [r7, #15]
 800180a:	e003      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 800180c:	230f      	movs	r3, #15
 800180e:	73fb      	strb	r3, [r7, #15]
 8001810:	e000      	b.n	8001814 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8001812:	bf00      	nop
	}
	return ret;
 8001814:	7bfb      	ldrb	r3, [r7, #15]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr

08001820 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	2201      	movs	r2, #1
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001834:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <EXTI_call+0x58>)
 8001836:	695a      	ldr	r2, [r3, #20]
 8001838:	89fb      	ldrh	r3, [r7, #14]
 800183a:	4013      	ands	r3, r2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d016      	beq.n	800186e <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001840:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <EXTI_call+0x58>)
 8001842:	89fb      	ldrh	r3, [r7, #14]
 8001844:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001846:	4b0d      	ldr	r3, [pc, #52]	@ (800187c <EXTI_call+0x5c>)
 8001848:	881a      	ldrh	r2, [r3, #0]
 800184a:	89fb      	ldrh	r3, [r7, #14]
 800184c:	4013      	ands	r3, r2
 800184e:	b29b      	uxth	r3, r3
 8001850:	2b00      	cmp	r3, #0
 8001852:	d00c      	beq.n	800186e <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	4a0a      	ldr	r2, [pc, #40]	@ (8001880 <EXTI_call+0x60>)
 8001858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d006      	beq.n	800186e <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	4a07      	ldr	r2, [pc, #28]	@ (8001880 <EXTI_call+0x60>)
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	89fa      	ldrh	r2, [r7, #14]
 800186a:	4610      	mov	r0, r2
 800186c:	4798      	blx	r3
		}
	}
}
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40010400 	.word	0x40010400
 800187c:	200008bc 	.word	0x200008bc
 8001880:	2000087c 	.word	0x2000087c

08001884 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001888:	2000      	movs	r0, #0
 800188a:	f7ff ffc9 	bl	8001820 <EXTI_call>
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}

08001892 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001896:	2001      	movs	r0, #1
 8001898:	f7ff ffc2 	bl	8001820 <EXTI_call>
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}

080018a0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80018a4:	2002      	movs	r0, #2
 80018a6:	f7ff ffbb 	bl	8001820 <EXTI_call>
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}

080018ae <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80018b2:	2003      	movs	r0, #3
 80018b4:	f7ff ffb4 	bl	8001820 <EXTI_call>
}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}

080018bc <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80018c0:	2004      	movs	r0, #4
 80018c2:	f7ff ffad 	bl	8001820 <EXTI_call>
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}

080018ca <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80018ce:	2005      	movs	r0, #5
 80018d0:	f7ff ffa6 	bl	8001820 <EXTI_call>
	EXTI_call(6);
 80018d4:	2006      	movs	r0, #6
 80018d6:	f7ff ffa3 	bl	8001820 <EXTI_call>
	EXTI_call(7);
 80018da:	2007      	movs	r0, #7
 80018dc:	f7ff ffa0 	bl	8001820 <EXTI_call>
	EXTI_call(8);
 80018e0:	2008      	movs	r0, #8
 80018e2:	f7ff ff9d 	bl	8001820 <EXTI_call>
	EXTI_call(9);
 80018e6:	2009      	movs	r0, #9
 80018e8:	f7ff ff9a 	bl	8001820 <EXTI_call>
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80018f4:	200a      	movs	r0, #10
 80018f6:	f7ff ff93 	bl	8001820 <EXTI_call>
	EXTI_call(11);
 80018fa:	200b      	movs	r0, #11
 80018fc:	f7ff ff90 	bl	8001820 <EXTI_call>
	EXTI_call(12);
 8001900:	200c      	movs	r0, #12
 8001902:	f7ff ff8d 	bl	8001820 <EXTI_call>
	EXTI_call(13);
 8001906:	200d      	movs	r0, #13
 8001908:	f7ff ff8a 	bl	8001820 <EXTI_call>
	EXTI_call(14);
 800190c:	200e      	movs	r0, #14
 800190e:	f7ff ff87 	bl	8001820 <EXTI_call>
	EXTI_call(15);
 8001912:	200f      	movs	r0, #15
 8001914:	f7ff ff84 	bl	8001820 <EXTI_call>
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 800191c:	b480      	push	{r7}
 800191e:	b089      	sub	sp, #36	@ 0x24
 8001920:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001922:	4b2d      	ldr	r3, [pc, #180]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	4a2c      	ldr	r2, [pc, #176]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001928:	f043 0304 	orr.w	r3, r3, #4
 800192c:	6193      	str	r3, [r2, #24]
 800192e:	4b2a      	ldr	r3, [pc, #168]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	61bb      	str	r3, [r7, #24]
 8001938:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800193a:	4b27      	ldr	r3, [pc, #156]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	4a26      	ldr	r2, [pc, #152]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001940:	f043 0308 	orr.w	r3, r3, #8
 8001944:	6193      	str	r3, [r2, #24]
 8001946:	4b24      	ldr	r3, [pc, #144]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001952:	4b21      	ldr	r3, [pc, #132]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	4a20      	ldr	r2, [pc, #128]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001958:	f043 0310 	orr.w	r3, r3, #16
 800195c:	6193      	str	r3, [r2, #24]
 800195e:	4b1e      	ldr	r3, [pc, #120]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001960:	699b      	ldr	r3, [r3, #24]
 8001962:	f003 0310 	and.w	r3, r3, #16
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800196a:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	4a1a      	ldr	r2, [pc, #104]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001970:	f043 0320 	orr.w	r3, r3, #32
 8001974:	6193      	str	r3, [r2, #24]
 8001976:	4b18      	ldr	r3, [pc, #96]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	f003 0320 	and.w	r3, r3, #32
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	4a14      	ldr	r2, [pc, #80]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001988:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800198c:	6193      	str	r3, [r2, #24]
 800198e:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	4a0e      	ldr	r2, [pc, #56]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6193      	str	r3, [r2, #24]
 80019a6:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <BSP_GPIO_Enable+0xbc>)
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 80019b2:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <BSP_GPIO_Enable+0xc0>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	61fb      	str	r3, [r7, #28]
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019be:	61fb      	str	r3, [r7, #28]
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019c6:	61fb      	str	r3, [r7, #28]
 80019c8:	4a04      	ldr	r2, [pc, #16]	@ (80019dc <BSP_GPIO_Enable+0xc0>)
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	6053      	str	r3, [r2, #4]
#endif
}
 80019ce:	bf00      	nop
 80019d0:	3724      	adds	r7, #36	@ 0x24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40010000 	.word	0x40010000

080019e0 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
 80019ec:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80019fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019fc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80019fe:	f107 0310 	add.w	r3, r7, #16
 8001a02:	4619      	mov	r1, r3
 8001a04:	68f8      	ldr	r0, [r7, #12]
 8001a06:	f002 ff5b 	bl	80048c0 <HAL_GPIO_Init>
}
 8001a0a:	bf00      	nop
 8001a0c:	3720      	adds	r7, #32
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <DEMO_RTC_process_main>:

/**	running_e DEMO_RTC_process_main(void)	 // Fonction de d�monstration (partielle) de l'utilisation de ce module.
 * @brief exemple d'utilisation du module RTC.
 */
running_e DEMO_RTC_process_main(bool_e ask_for_finish)
{
 8001a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a16:	b093      	sub	sp, #76	@ 0x4c
 8001a18:	af04      	add	r7, sp, #16
 8001a1a:	6078      	str	r0, [r7, #4]
		INIT = 0,
		RUN
	}state_e;
	static state_e state = INIT;
	running_e ret;
	ret = IN_PROGRESS;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	static bool_e flag_alarm;
	const char * weekday_str[7] = {"sunday", "monday", "tuesday", "wednesday", "thursday", "friday", "saturday"};
 8001a22:	4b4c      	ldr	r3, [pc, #304]	@ (8001b54 <DEMO_RTC_process_main+0x140>)
 8001a24:	f107 0418 	add.w	r4, r7, #24
 8001a28:	461d      	mov	r5, r3
 8001a2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a2e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a32:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	switch(state)
 8001a36:	4b48      	ldr	r3, [pc, #288]	@ (8001b58 <DEMO_RTC_process_main+0x144>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <DEMO_RTC_process_main+0x30>
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d010      	beq.n	8001a64 <DEMO_RTC_process_main+0x50>
				state = INIT;
				ret = END_OK;
			}
			break;}
		default:
			break;
 8001a42:	e081      	b.n	8001b48 <DEMO_RTC_process_main+0x134>
			state = RUN;
 8001a44:	4b44      	ldr	r3, [pc, #272]	@ (8001b58 <DEMO_RTC_process_main+0x144>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	701a      	strb	r2, [r3, #0]
			printf("This demo will print the time every second.\n");
 8001a4a:	4844      	ldr	r0, [pc, #272]	@ (8001b5c <DEMO_RTC_process_main+0x148>)
 8001a4c:	f006 f85e 	bl	8007b0c <puts>
			printf("Commands :\n");
 8001a50:	4843      	ldr	r0, [pc, #268]	@ (8001b60 <DEMO_RTC_process_main+0x14c>)
 8001a52:	f006 f85b 	bl	8007b0c <puts>
			printf("h : help\n");
 8001a56:	4843      	ldr	r0, [pc, #268]	@ (8001b64 <DEMO_RTC_process_main+0x150>)
 8001a58:	f006 f858 	bl	8007b0c <puts>
			printf("r : reset time & date to default\n");
 8001a5c:	4842      	ldr	r0, [pc, #264]	@ (8001b68 <DEMO_RTC_process_main+0x154>)
 8001a5e:	f006 f855 	bl	8007b0c <puts>
			break;}
 8001a62:	e071      	b.n	8001b48 <DEMO_RTC_process_main+0x134>
			RTC_get_time_and_date(&time, &date);
 8001a64:	f107 0210 	add.w	r2, r7, #16
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	4611      	mov	r1, r2
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 f916 	bl	8001ca0 <RTC_get_time_and_date>
			if(time.Seconds != previous_printed_time)
 8001a74:	7dba      	ldrb	r2, [r7, #22]
 8001a76:	4b3d      	ldr	r3, [pc, #244]	@ (8001b6c <DEMO_RTC_process_main+0x158>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d019      	beq.n	8001ab2 <DEMO_RTC_process_main+0x9e>
				printf("%s %2d/%2d/%2d - %2d:%2d:%2d\n", weekday_str[date.WeekDay], date.Date, date.Month, date.Year, time.Hours, time.Minutes, time.Seconds);
 8001a7e:	7c3b      	ldrb	r3, [r7, #16]
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	3338      	adds	r3, #56	@ 0x38
 8001a84:	443b      	add	r3, r7
 8001a86:	f853 1c20 	ldr.w	r1, [r3, #-32]
 8001a8a:	7cbb      	ldrb	r3, [r7, #18]
 8001a8c:	461d      	mov	r5, r3
 8001a8e:	7c7b      	ldrb	r3, [r7, #17]
 8001a90:	461e      	mov	r6, r3
 8001a92:	7cfb      	ldrb	r3, [r7, #19]
 8001a94:	7d3a      	ldrb	r2, [r7, #20]
 8001a96:	7d78      	ldrb	r0, [r7, #21]
 8001a98:	7dbc      	ldrb	r4, [r7, #22]
 8001a9a:	9403      	str	r4, [sp, #12]
 8001a9c:	9002      	str	r0, [sp, #8]
 8001a9e:	9201      	str	r2, [sp, #4]
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	4633      	mov	r3, r6
 8001aa4:	462a      	mov	r2, r5
 8001aa6:	4832      	ldr	r0, [pc, #200]	@ (8001b70 <DEMO_RTC_process_main+0x15c>)
 8001aa8:	f005 ffd8 	bl	8007a5c <printf>
				previous_printed_time = time.Seconds;
 8001aac:	7dba      	ldrb	r2, [r7, #22]
 8001aae:	4b2f      	ldr	r3, [pc, #188]	@ (8001b6c <DEMO_RTC_process_main+0x158>)
 8001ab0:	701a      	strb	r2, [r3, #0]
			if(UART_data_ready(UART2_ID))
 8001ab2:	2001      	movs	r0, #1
 8001ab4:	f001 fa8a 	bl	8002fcc <UART_data_ready>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d030      	beq.n	8001b20 <DEMO_RTC_process_main+0x10c>
				c = UART_getc(UART2_ID);
 8001abe:	2001      	movs	r0, #1
 8001ac0:	f001 fafe 	bl	80030c0 <UART_getc>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
				switch(c)
 8001aca:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001ace:	2b68      	cmp	r3, #104	@ 0x68
 8001ad0:	d019      	beq.n	8001b06 <DEMO_RTC_process_main+0xf2>
 8001ad2:	2b72      	cmp	r3, #114	@ 0x72
 8001ad4:	d124      	bne.n	8001b20 <DEMO_RTC_process_main+0x10c>
						printf("reset time & date\n");
 8001ad6:	4827      	ldr	r0, [pc, #156]	@ (8001b74 <DEMO_RTC_process_main+0x160>)
 8001ad8:	f006 f818 	bl	8007b0c <puts>
						RTC_TimeTypeDef time = {TIME_HOUR, TIME_MINUTES, TIME_SECONDS};
 8001adc:	4a26      	ldr	r2, [pc, #152]	@ (8001b78 <DEMO_RTC_process_main+0x164>)
 8001ade:	f107 030c 	add.w	r3, r7, #12
 8001ae2:	6812      	ldr	r2, [r2, #0]
 8001ae4:	4611      	mov	r1, r2
 8001ae6:	8019      	strh	r1, [r3, #0]
 8001ae8:	3302      	adds	r3, #2
 8001aea:	0c12      	lsrs	r2, r2, #16
 8001aec:	701a      	strb	r2, [r3, #0]
						RTC_DateTypeDef date = {TIME_DAY, TIME_MONTH, TIME_DATE, TIME_YEAR};
 8001aee:	4b23      	ldr	r3, [pc, #140]	@ (8001b7c <DEMO_RTC_process_main+0x168>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	60bb      	str	r3, [r7, #8]
						RTC_set_time_and_date(&time, &date);
 8001af4:	f107 0208 	add.w	r2, r7, #8
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	4611      	mov	r1, r2
 8001afe:	4618      	mov	r0, r3
 8001b00:	f000 f8b8 	bl	8001c74 <RTC_set_time_and_date>
						break;
 8001b04:	e00c      	b.n	8001b20 <DEMO_RTC_process_main+0x10c>
						printf("This demo will print the time every second.\n");
 8001b06:	4815      	ldr	r0, [pc, #84]	@ (8001b5c <DEMO_RTC_process_main+0x148>)
 8001b08:	f006 f800 	bl	8007b0c <puts>
						printf("Commands :\n");
 8001b0c:	4814      	ldr	r0, [pc, #80]	@ (8001b60 <DEMO_RTC_process_main+0x14c>)
 8001b0e:	f005 fffd 	bl	8007b0c <puts>
						printf("h : help\n");
 8001b12:	4814      	ldr	r0, [pc, #80]	@ (8001b64 <DEMO_RTC_process_main+0x150>)
 8001b14:	f005 fffa 	bl	8007b0c <puts>
						printf("r : reset time & date to default\n");
 8001b18:	4813      	ldr	r0, [pc, #76]	@ (8001b68 <DEMO_RTC_process_main+0x154>)
 8001b1a:	f005 fff7 	bl	8007b0c <puts>
						break;
 8001b1e:	bf00      	nop
			if(flag_alarm)
 8001b20:	4b17      	ldr	r3, [pc, #92]	@ (8001b80 <DEMO_RTC_process_main+0x16c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d005      	beq.n	8001b34 <DEMO_RTC_process_main+0x120>
				printf("alarm occured\n");
 8001b28:	4816      	ldr	r0, [pc, #88]	@ (8001b84 <DEMO_RTC_process_main+0x170>)
 8001b2a:	f005 ffef 	bl	8007b0c <puts>
				flag_alarm = FALSE;
 8001b2e:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <DEMO_RTC_process_main+0x16c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
			if(ask_for_finish)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d005      	beq.n	8001b46 <DEMO_RTC_process_main+0x132>
				state = INIT;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	@ (8001b58 <DEMO_RTC_process_main+0x144>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]
				ret = END_OK;
 8001b40:	2301      	movs	r3, #1
 8001b42:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			break;}
 8001b46:	bf00      	nop
	}
	return ret;
 8001b48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	373c      	adds	r7, #60	@ 0x3c
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b54:	0800d7c8 	.word	0x0800d7c8
 8001b58:	200008dc 	.word	0x200008dc
 8001b5c:	0800d6d8 	.word	0x0800d6d8
 8001b60:	0800d704 	.word	0x0800d704
 8001b64:	0800d710 	.word	0x0800d710
 8001b68:	0800d71c 	.word	0x0800d71c
 8001b6c:	200008dd 	.word	0x200008dd
 8001b70:	0800d740 	.word	0x0800d740
 8001b74:	0800d760 	.word	0x0800d760
 8001b78:	0800d7e4 	.word	0x0800d7e4
 8001b7c:	0800d7e8 	.word	0x0800d7e8
 8001b80:	200008e0 	.word	0x200008e0
 8001b84:	0800d774 	.word	0x0800d774

08001b88 <RTC_init>:
 * 					Sinon, il est possible d'utiliser l'oscillateur interne : indiquez FALSE
 * 					Attention, cet oscillateur est m�diocre (pourcentage de d�viation de plusieurs pourcents !)
 * 						mais il est pratique pour valider le concept...
 */
void RTC_init(bool_e i_installed_an_external_oscillator)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();						//Enable the Power Controller (PWR) APB1 interface clock
 8001b90:	4b30      	ldr	r3, [pc, #192]	@ (8001c54 <RTC_init+0xcc>)
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	4a2f      	ldr	r2, [pc, #188]	@ (8001c54 <RTC_init+0xcc>)
 8001b96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b9a:	61d3      	str	r3, [r2, #28]
 8001b9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001c54 <RTC_init+0xcc>)
 8001b9e:	69db      	ldr	r3, [r3, #28]
 8001ba0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba4:	60bb      	str	r3, [r7, #8]
 8001ba6:	68bb      	ldr	r3, [r7, #8]
	HAL_PWR_EnableBkUpAccess();						//Enable access to RTC domain
 8001ba8:	f003 f83e 	bl	8004c28 <HAL_PWR_EnableBkUpAccess>
	if(i_installed_an_external_oscillator)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d028      	beq.n	8001c04 <RTC_init+0x7c>
	{
		uint32_t tickstart;
		__HAL_RCC_LSE_CONFIG(RCC_LSE_ON);
 8001bb2:	4b28      	ldr	r3, [pc, #160]	@ (8001c54 <RTC_init+0xcc>)
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	4a27      	ldr	r2, [pc, #156]	@ (8001c54 <RTC_init+0xcc>)
 8001bb8:	f043 0301 	orr.w	r3, r3, #1
 8001bbc:	6213      	str	r3, [r2, #32]

		tickstart = HAL_GetTick();
 8001bbe:	f001 ff31 	bl	8003a24 <HAL_GetTick>
 8001bc2:	60f8      	str	r0, [r7, #12]
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY))
 8001bc4:	e00c      	b.n	8001be0 <RTC_init+0x58>
		{
			if((HAL_GetTick() - tickstart ) > LSE_STARTUP_TIMEOUT)
 8001bc6:	f001 ff2d 	bl	8003a24 <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d903      	bls.n	8001be0 <RTC_init+0x58>
			{
				printf("LSE is not ready : did you place a 32768 Hz quartz on PC14-PC15?\n");
 8001bd8:	481f      	ldr	r0, [pc, #124]	@ (8001c58 <RTC_init+0xd0>)
 8001bda:	f005 ff97 	bl	8007b0c <puts>
				return;
 8001bde:	e036      	b.n	8001c4e <RTC_init+0xc6>
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY))
 8001be0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c54 <RTC_init+0xcc>)
 8001be2:	6a1b      	ldr	r3, [r3, #32]
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0ec      	beq.n	8001bc6 <RTC_init+0x3e>
			}
		}
		printf("LSE is ready\n");
 8001bec:	481b      	ldr	r0, [pc, #108]	@ (8001c5c <RTC_init+0xd4>)
 8001bee:	f005 ff8d 	bl	8007b0c <puts>
		__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE);	//Select the external RTC clock source
 8001bf2:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <RTC_init+0xcc>)
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001bfa:	4a16      	ldr	r2, [pc, #88]	@ (8001c54 <RTC_init+0xcc>)
 8001bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c00:	6213      	str	r3, [r2, #32]
 8001c02:	e011      	b.n	8001c28 <RTC_init+0xa0>
	}
	else
	{
		__HAL_RCC_LSI_ENABLE();
 8001c04:	4b16      	ldr	r3, [pc, #88]	@ (8001c60 <RTC_init+0xd8>)
 8001c06:	2201      	movs	r2, #1
 8001c08:	601a      	str	r2, [r3, #0]
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY));
 8001c0a:	bf00      	nop
 8001c0c:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <RTC_init+0xcc>)
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d0f9      	beq.n	8001c0c <RTC_init+0x84>
		__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSI);	//Select the internal RTC clock source
 8001c18:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <RTC_init+0xcc>)
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c20:	4a0c      	ldr	r2, [pc, #48]	@ (8001c54 <RTC_init+0xcc>)
 8001c22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c26:	6213      	str	r3, [r2, #32]
	}
	__HAL_RCC_RTC_ENABLE();							//Enable RTC Clock
 8001c28:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <RTC_init+0xdc>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	601a      	str	r2, [r3, #0]

	rtc_handle.Instance = RTC;
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c68 <RTC_init+0xe0>)
 8001c30:	4a0e      	ldr	r2, [pc, #56]	@ (8001c6c <RTC_init+0xe4>)
 8001c32:	601a      	str	r2, [r3, #0]
	rtc_handle.Init.AsynchPrediv = 		256*128;		//128*256 = 32768 => 1Hz !
 8001c34:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <RTC_init+0xe0>)
 8001c36:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c3a:	605a      	str	r2, [r3, #4]
	rtc_handle.Init.OutPut = 			RTC_OUTPUTSOURCE_NONE;
 8001c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c68 <RTC_init+0xe0>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	609a      	str	r2, [r3, #8]
	HAL_RTC_Init(&rtc_handle);								//Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour
 8001c42:	4809      	ldr	r0, [pc, #36]	@ (8001c68 <RTC_init+0xe0>)
 8001c44:	f003 fcd6 	bl	80055f4 <HAL_RTC_Init>
	initialized = TRUE;
 8001c48:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <RTC_init+0xe8>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	601a      	str	r2, [r3, #0]
}
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40021000 	.word	0x40021000
 8001c58:	0800d7ec 	.word	0x0800d7ec
 8001c5c:	0800d830 	.word	0x0800d830
 8001c60:	42420480 	.word	0x42420480
 8001c64:	4242043c 	.word	0x4242043c
 8001c68:	200008c0 	.word	0x200008c0
 8001c6c:	40002800 	.word	0x40002800
 8001c70:	200008d4 	.word	0x200008d4

08001c74 <RTC_set_time_and_date>:


void RTC_set_time_and_date(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *sDate)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
	HAL_RTC_SetTime(&rtc_handle, sTime, RTC_FORMAT_BIN);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	6879      	ldr	r1, [r7, #4]
 8001c82:	4806      	ldr	r0, [pc, #24]	@ (8001c9c <RTC_set_time_and_date+0x28>)
 8001c84:	f003 fd55 	bl	8005732 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	6839      	ldr	r1, [r7, #0]
 8001c8c:	4803      	ldr	r0, [pc, #12]	@ (8001c9c <RTC_set_time_and_date+0x28>)
 8001c8e:	f003 febf 	bl	8005a10 <HAL_RTC_SetDate>
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200008c0 	.word	0x200008c0

08001ca0 <RTC_get_time_and_date>:
	if(initialized)
		HAL_RTC_SetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
}

void RTC_get_time_and_date(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *sDate)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetTime(&rtc_handle, sTime, RTC_FORMAT_BIN);
 8001caa:	2200      	movs	r2, #0
 8001cac:	6879      	ldr	r1, [r7, #4]
 8001cae:	4806      	ldr	r0, [pc, #24]	@ (8001cc8 <RTC_get_time_and_date+0x28>)
 8001cb0:	f003 fdd6 	bl	8005860 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	6839      	ldr	r1, [r7, #0]
 8001cb8:	4803      	ldr	r0, [pc, #12]	@ (8001cc8 <RTC_get_time_and_date+0x28>)
 8001cba:	f003 ff5f 	bl	8005b7c <HAL_RTC_GetDate>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	200008c0 	.word	0x200008c0

08001ccc <RTC_IRQHandler>:
{
	HAL_RTC_DeactivateAlarm(&rtc_handle, RTC_ALARM_A);
}

void RTC_IRQHandler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
	HAL_RTC_AlarmIRQHandler(&rtc_handle);
 8001cd0:	4802      	ldr	r0, [pc, #8]	@ (8001cdc <RTC_IRQHandler+0x10>)
 8001cd2:	f003 ffa7 	bl	8005c24 <HAL_RTC_AlarmIRQHandler>
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200008c0 	.word	0x200008c0

08001ce0 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
	if(alarm_interrupt_flag)
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <HAL_RTC_AlarmAEventCallback+0x24>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d003      	beq.n	8001cf8 <HAL_RTC_AlarmAEventCallback+0x18>
		*alarm_interrupt_flag = TRUE;
 8001cf0:	4b04      	ldr	r3, [pc, #16]	@ (8001d04 <HAL_RTC_AlarmAEventCallback+0x24>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	601a      	str	r2, [r3, #0]
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	200008d8 	.word	0x200008d8

08001d08 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d0c:	f3bf 8f4f 	dsb	sy
}
 8001d10:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001d12:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <__NVIC_SystemReset+0x24>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001d1a:	4904      	ldr	r1, [pc, #16]	@ (8001d2c <__NVIC_SystemReset+0x24>)
 8001d1c:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <__NVIC_SystemReset+0x28>)
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d22:	f3bf 8f4f 	dsb	sy
}
 8001d26:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <__NVIC_SystemReset+0x20>
 8001d2c:	e000ed00 	.word	0xe000ed00
 8001d30:	05fa0004 	.word	0x05fa0004

08001d34 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001d38:	f7ff fdf0 	bl	800191c <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8001d3c:	4b25      	ldr	r3, [pc, #148]	@ (8001dd4 <HAL_MspInit+0xa0>)
 8001d3e:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d42:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001d44:	4b23      	ldr	r3, [pc, #140]	@ (8001dd4 <HAL_MspInit+0xa0>)
 8001d46:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d4a:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001d4c:	4b21      	ldr	r3, [pc, #132]	@ (8001dd4 <HAL_MspInit+0xa0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001d52:	4b20      	ldr	r3, [pc, #128]	@ (8001dd4 <HAL_MspInit+0xa0>)
 8001d54:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d58:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd8 <HAL_MspInit+0xa4>)
 8001d5c:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d60:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001d62:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <HAL_MspInit+0xa4>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001d68:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <HAL_MspInit+0xa4>)
 8001d6a:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d6e:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001d70:	4b19      	ldr	r3, [pc, #100]	@ (8001dd8 <HAL_MspInit+0xa4>)
 8001d72:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d76:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001d78:	4b18      	ldr	r3, [pc, #96]	@ (8001ddc <HAL_MspInit+0xa8>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001d7e:	4b17      	ldr	r3, [pc, #92]	@ (8001ddc <HAL_MspInit+0xa8>)
 8001d80:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d84:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001d86:	4b15      	ldr	r3, [pc, #84]	@ (8001ddc <HAL_MspInit+0xa8>)
 8001d88:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001d8c:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001d8e:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <HAL_MspInit+0xa8>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001d94:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <HAL_MspInit+0xac>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001d9a:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <HAL_MspInit+0xac>)
 8001d9c:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001da0:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001da2:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <HAL_MspInit+0xac>)
 8001da4:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001da8:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001daa:	4b0d      	ldr	r3, [pc, #52]	@ (8001de0 <HAL_MspInit+0xac>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8001db0:	4b0c      	ldr	r3, [pc, #48]	@ (8001de4 <HAL_MspInit+0xb0>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8001db6:	4b0b      	ldr	r3, [pc, #44]	@ (8001de4 <HAL_MspInit+0xb0>)
 8001db8:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001dbc:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8001dbe:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <HAL_MspInit+0xb0>)
 8001dc0:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001dc4:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8001dc6:	4b07      	ldr	r3, [pc, #28]	@ (8001de4 <HAL_MspInit+0xb0>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001dcc:	f000 f813 	bl	8001df6 <SYS_ClockConfig>
}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40010800 	.word	0x40010800
 8001dd8:	40010c00 	.word	0x40010c00
 8001ddc:	40011000 	.word	0x40011000
 8001de0:	40011400 	.word	0x40011400
 8001de4:	40011800 	.word	0x40011800

08001de8 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dec:	2003      	movs	r0, #3
 8001dee:	f002 fab5 	bl	800435c <HAL_NVIC_SetPriorityGrouping>
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b090      	sub	sp, #64	@ 0x40
 8001dfa:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001dfc:	f107 0318 	add.w	r3, r7, #24
 8001e00:	2228      	movs	r2, #40	@ 0x28
 8001e02:	2100      	movs	r1, #0
 8001e04:	4618      	mov	r0, r3
 8001e06:	f005 ffc1 	bl	8007d8c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	637b      	str	r3, [r7, #52]	@ 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	63bb      	str	r3, [r7, #56]	@ 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001e12:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e1c:	2310      	movs	r3, #16
 8001e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001e20:	2301      	movs	r3, #1
 8001e22:	62bb      	str	r3, [r7, #40]	@ 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001e24:	2300      	movs	r3, #0
 8001e26:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_RCC_OscConfig(&osc);
 8001e2c:	f107 0318 	add.w	r3, r7, #24
 8001e30:	4618      	mov	r0, r3
 8001e32:	f002 ff05 	bl	8004c40 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e3e:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e44:	2302      	movs	r3, #2
 8001e46:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001e48:	230f      	movs	r3, #15
 8001e4a:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	2102      	movs	r1, #2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f003 f977 	bl	8005144 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001e56:	f001 fccf 	bl	80037f8 <SystemCoreClockUpdate>
}
 8001e5a:	bf00      	nop
 8001e5c:	3740      	adds	r7, #64	@ 0x40
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001e6c:	2204      	movs	r2, #4
 8001e6e:	4903      	ldr	r1, [pc, #12]	@ (8001e7c <_exit+0x18>)
 8001e70:	2001      	movs	r0, #1
 8001e72:	f000 f8dd 	bl	8002030 <_write>
	while (1) {
 8001e76:	bf00      	nop
 8001e78:	e7fd      	b.n	8001e76 <_exit+0x12>
 8001e7a:	bf00      	nop
 8001e7c:	0800d840 	.word	0x0800d840

08001e80 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e90:	605a      	str	r2, [r3, #4]
	return 0;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr

08001e9e <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0
	return 1;
 8001ea2:	2301      	movs	r3, #1
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001eb6:	f005 ffb7 	bl	8007e28 <__errno>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2216      	movs	r2, #22
 8001ebe:	601a      	str	r2, [r3, #0]
	return (-1);
 8001ec0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ed4:	4b11      	ldr	r3, [pc, #68]	@ (8001f1c <_sbrk+0x50>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d102      	bne.n	8001ee2 <_sbrk+0x16>
		heap_end = &end;
 8001edc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f1c <_sbrk+0x50>)
 8001ede:	4a10      	ldr	r2, [pc, #64]	@ (8001f20 <_sbrk+0x54>)
 8001ee0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <_sbrk+0x50>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f1c <_sbrk+0x50>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4413      	add	r3, r2
 8001ef0:	466a      	mov	r2, sp
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d907      	bls.n	8001f06 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001ef6:	f005 ff97 	bl	8007e28 <__errno>
 8001efa:	4603      	mov	r3, r0
 8001efc:	220c      	movs	r2, #12
 8001efe:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001f00:	f04f 33ff 	mov.w	r3, #4294967295
 8001f04:	e006      	b.n	8001f14 <_sbrk+0x48>
	}

	heap_end += incr;
 8001f06:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <_sbrk+0x50>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	4a03      	ldr	r2, [pc, #12]	@ (8001f1c <_sbrk+0x50>)
 8001f10:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001f12:	68fb      	ldr	r3, [r7, #12]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	200008ec 	.word	0x200008ec
 8001f20:	20001060 	.word	0x20001060

08001f24 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001f2e:	f005 ff7b 	bl	8007e28 <__errno>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001f38:	6838      	ldr	r0, [r7, #0]
 8001f3a:	f7ff ffc7 	bl	8001ecc <_sbrk>
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f46:	d10b      	bne.n	8001f60 <_sbrk_r+0x3c>
 8001f48:	f005 ff6e 	bl	8007e28 <__errno>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001f54:	f005 ff68 	bl	8007e28 <__errno>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	601a      	str	r2, [r3, #0]
  return ret;
 8001f60:	68fb      	ldr	r3, [r7, #12]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
 8001f76:	460b      	mov	r3, r1
 8001f78:	71bb      	strb	r3, [r7, #6]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <SYS_set_std_usart+0x34>)
 8001f80:	4a08      	ldr	r2, [pc, #32]	@ (8001fa4 <SYS_set_std_usart+0x38>)
 8001f82:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001f84:	4a08      	ldr	r2, [pc, #32]	@ (8001fa8 <SYS_set_std_usart+0x3c>)
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001f8a:	4a08      	ldr	r2, [pc, #32]	@ (8001fac <SYS_set_std_usart+0x40>)
 8001f8c:	79bb      	ldrb	r3, [r7, #6]
 8001f8e:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001f90:	4a07      	ldr	r2, [pc, #28]	@ (8001fb0 <SYS_set_std_usart+0x44>)
 8001f92:	797b      	ldrb	r3, [r7, #5]
 8001f94:	7013      	strb	r3, [r2, #0]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	200008e8 	.word	0x200008e8
 8001fa4:	e5e0e5e0 	.word	0xe5e0e5e0
 8001fa8:	200008e6 	.word	0x200008e6
 8001fac:	200008e4 	.word	0x200008e4
 8001fb0:	200008e5 	.word	0x200008e5

08001fb4 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b088      	sub	sp, #32
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d122      	bne.n	8002010 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	e01a      	b.n	8002006 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001fd0:	bf00      	nop
 8001fd2:	4b16      	ldr	r3, [pc, #88]	@ (800202c <_read+0x78>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 fff8 	bl	8002fcc <UART_data_ready>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f7      	beq.n	8001fd2 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001fe2:	4b12      	ldr	r3, [pc, #72]	@ (800202c <_read+0x78>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f001 f80e 	bl	8003008 <UART_get_next_byte>
 8001fec:	4603      	mov	r3, r0
 8001fee:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	60ba      	str	r2, [r7, #8]
 8001ff6:	7dfa      	ldrb	r2, [r7, #23]
 8001ff8:	701a      	strb	r2, [r3, #0]
				num++;
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	3301      	adds	r3, #1
 8002004:	61fb      	str	r3, [r7, #28]
 8002006:	69fa      	ldr	r2, [r7, #28]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	429a      	cmp	r2, r3
 800200c:	dbe0      	blt.n	8001fd0 <_read+0x1c>
			}
			break;
 800200e:	e007      	b.n	8002020 <_read+0x6c>
		default:
			errno = EBADF;
 8002010:	f005 ff0a 	bl	8007e28 <__errno>
 8002014:	4603      	mov	r3, r0
 8002016:	2209      	movs	r2, #9
 8002018:	601a      	str	r2, [r3, #0]
			return -1;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
 800201e:	e000      	b.n	8002022 <_read+0x6e>
	}
	return num;
 8002020:	69bb      	ldr	r3, [r7, #24]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3720      	adds	r7, #32
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200008e6 	.word	0x200008e6

08002030 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d003      	beq.n	800204a <_write+0x1a>
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2b02      	cmp	r3, #2
 8002046:	d014      	beq.n	8002072 <_write+0x42>
 8002048:	e027      	b.n	800209a <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	e00b      	b.n	8002068 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002050:	4b18      	ldr	r3, [pc, #96]	@ (80020b4 <_write+0x84>)
 8002052:	7818      	ldrb	r0, [r3, #0]
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	60ba      	str	r2, [r7, #8]
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	4619      	mov	r1, r3
 800205e:	f001 f83d 	bl	80030dc <UART_putc>
			for (n = 0; n < len; n++)
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	3301      	adds	r3, #1
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	429a      	cmp	r2, r3
 800206e:	dbef      	blt.n	8002050 <_write+0x20>
#endif
			}
			break;
 8002070:	e01b      	b.n	80020aa <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	e00b      	b.n	8002090 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002078:	4b0f      	ldr	r3, [pc, #60]	@ (80020b8 <_write+0x88>)
 800207a:	7818      	ldrb	r0, [r3, #0]
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	1c5a      	adds	r2, r3, #1
 8002080:	60ba      	str	r2, [r7, #8]
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	4619      	mov	r1, r3
 8002086:	f001 f829 	bl	80030dc <UART_putc>
			for (n = 0; n < len; n++)
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	3301      	adds	r3, #1
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	697a      	ldr	r2, [r7, #20]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	429a      	cmp	r2, r3
 8002096:	dbef      	blt.n	8002078 <_write+0x48>
#endif
			}
			break;
 8002098:	e007      	b.n	80020aa <_write+0x7a>
		default:
			errno = EBADF;
 800209a:	f005 fec5 	bl	8007e28 <__errno>
 800209e:	4603      	mov	r3, r0
 80020a0:	2209      	movs	r2, #9
 80020a2:	601a      	str	r2, [r3, #0]
			return -1;
 80020a4:	f04f 33ff 	mov.w	r3, #4294967295
 80020a8:	e000      	b.n	80020ac <_write+0x7c>
	}
	return len;
 80020aa:	687b      	ldr	r3, [r7, #4]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3718      	adds	r7, #24
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	200008e4 	.word	0x200008e4
 80020b8:	200008e5 	.word	0x200008e5

080020bc <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80020bc:	b40f      	push	{r0, r1, r2, r3}
 80020be:	b580      	push	{r7, lr}
 80020c0:	b0c2      	sub	sp, #264	@ 0x108
 80020c2:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 80020c4:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80020c8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 80020cc:	4638      	mov	r0, r7
 80020ce:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80020d2:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80020d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020da:	f005 fe49 	bl	8007d70 <vsnprintf>
 80020de:	4603      	mov	r3, r0
 80020e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 80020e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80020e8:	2bff      	cmp	r3, #255	@ 0xff
 80020ea:	d902      	bls.n	80020f2 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 80020ec:	23ff      	movs	r3, #255	@ 0xff
 80020ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 80020f2:	463b      	mov	r3, r7
 80020f4:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80020f8:	4619      	mov	r1, r3
 80020fa:	2001      	movs	r0, #1
 80020fc:	f001 f830 	bl	8003160 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002100:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8002104:	4618      	mov	r0, r3
 8002106:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800210a:	46bd      	mov	sp, r7
 800210c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002110:	b004      	add	sp, #16
 8002112:	4770      	bx	lr

08002114 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800211e:	4b51      	ldr	r3, [pc, #324]	@ (8002264 <dump_trap_info+0x150>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a51      	ldr	r2, [pc, #324]	@ (8002268 <dump_trap_info+0x154>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d001      	beq.n	800212c <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002128:	f7ff fdee 	bl	8001d08 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800212c:	f3ef 8305 	mrs	r3, IPSR
 8002130:	60fb      	str	r3, [r7, #12]
  return(result);
 8002132:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002134:	b2db      	uxtb	r3, r3
 8002136:	4619      	mov	r1, r3
 8002138:	484c      	ldr	r0, [pc, #304]	@ (800226c <dump_trap_info+0x158>)
 800213a:	f7ff ffbf 	bl	80020bc <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	f003 0308 	and.w	r3, r3, #8
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002148:	4849      	ldr	r0, [pc, #292]	@ (8002270 <dump_trap_info+0x15c>)
 800214a:	f7ff ffb7 	bl	80020bc <dump_printf>
 800214e:	e002      	b.n	8002156 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002150:	4848      	ldr	r0, [pc, #288]	@ (8002274 <dump_trap_info+0x160>)
 8002152:	f7ff ffb3 	bl	80020bc <dump_printf>

	int offset, i;
	offset = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 800215a:	4847      	ldr	r0, [pc, #284]	@ (8002278 <dump_trap_info+0x164>)
 800215c:	f7ff ffae 	bl	80020bc <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	4413      	add	r3, r2
 8002168:	6819      	ldr	r1, [r3, #0]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	3301      	adds	r3, #1
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	4413      	add	r3, r2
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	461a      	mov	r2, r3
 8002178:	4840      	ldr	r0, [pc, #256]	@ (800227c <dump_trap_info+0x168>)
 800217a:	f7ff ff9f 	bl	80020bc <dump_printf>
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	3302      	adds	r3, #2
 8002182:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	4413      	add	r3, r2
 800218c:	6819      	ldr	r1, [r3, #0]
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	3301      	adds	r3, #1
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4413      	add	r3, r2
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	4838      	ldr	r0, [pc, #224]	@ (8002280 <dump_trap_info+0x16c>)
 800219e:	f7ff ff8d 	bl	80020bc <dump_printf>
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	3302      	adds	r3, #2
 80021a6:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	1c5a      	adds	r2, r3, #1
 80021ac:	617a      	str	r2, [r7, #20]
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	4413      	add	r3, r2
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4619      	mov	r1, r3
 80021b8:	4832      	ldr	r0, [pc, #200]	@ (8002284 <dump_trap_info+0x170>)
 80021ba:	f7ff ff7f 	bl	80020bc <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	1c5a      	adds	r2, r3, #1
 80021c2:	617a      	str	r2, [r7, #20]
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	4413      	add	r3, r2
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4619      	mov	r1, r3
 80021ce:	482e      	ldr	r0, [pc, #184]	@ (8002288 <dump_trap_info+0x174>)
 80021d0:	f7ff ff74 	bl	80020bc <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	617a      	str	r2, [r7, #20]
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	4413      	add	r3, r2
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4619      	mov	r1, r3
 80021e4:	4829      	ldr	r0, [pc, #164]	@ (800228c <dump_trap_info+0x178>)
 80021e6:	f7ff ff69 	bl	80020bc <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	1c5a      	adds	r2, r3, #1
 80021ee:	617a      	str	r2, [r7, #20]
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4619      	mov	r1, r3
 80021fa:	4825      	ldr	r0, [pc, #148]	@ (8002290 <dump_trap_info+0x17c>)
 80021fc:	f7ff ff5e 	bl	80020bc <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002200:	4824      	ldr	r0, [pc, #144]	@ (8002294 <dump_trap_info+0x180>)
 8002202:	f7ff ff5b 	bl	80020bc <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	e019      	b.n	8002240 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	3301      	adds	r3, #1
 8002210:	f003 0303 	and.w	r3, r3, #3
 8002214:	2b00      	cmp	r3, #0
 8002216:	d105      	bne.n	8002224 <dump_trap_info+0x110>
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d002      	beq.n	8002224 <dump_trap_info+0x110>
			dump_printf("\n");
 800221e:	481e      	ldr	r0, [pc, #120]	@ (8002298 <dump_trap_info+0x184>)
 8002220:	f7ff ff4c 	bl	80020bc <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	1c5a      	adds	r2, r3, #1
 8002228:	617a      	str	r2, [r7, #20]
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	4413      	add	r3, r2
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4619      	mov	r1, r3
 8002234:	4819      	ldr	r0, [pc, #100]	@ (800229c <dump_trap_info+0x188>)
 8002236:	f7ff ff41 	bl	80020bc <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	3301      	adds	r3, #1
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	2b1f      	cmp	r3, #31
 8002244:	dc06      	bgt.n	8002254 <dump_trap_info+0x140>
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	4413      	add	r3, r2
 800224e:	4a14      	ldr	r2, [pc, #80]	@ (80022a0 <dump_trap_info+0x18c>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d3db      	bcc.n	800220c <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002254:	4810      	ldr	r0, [pc, #64]	@ (8002298 <dump_trap_info+0x184>)
 8002256:	f7ff ff31 	bl	80020bc <dump_printf>
	dump_printf("END of Fault Handler\n");
 800225a:	4812      	ldr	r0, [pc, #72]	@ (80022a4 <dump_trap_info+0x190>)
 800225c:	f7ff ff2e 	bl	80020bc <dump_printf>
	while(1);
 8002260:	bf00      	nop
 8002262:	e7fd      	b.n	8002260 <dump_trap_info+0x14c>
 8002264:	200008e8 	.word	0x200008e8
 8002268:	e5e0e5e0 	.word	0xe5e0e5e0
 800226c:	0800d884 	.word	0x0800d884
 8002270:	0800d8a4 	.word	0x0800d8a4
 8002274:	0800d8bc 	.word	0x0800d8bc
 8002278:	0800d8d8 	.word	0x0800d8d8
 800227c:	0800d8ec 	.word	0x0800d8ec
 8002280:	0800d90c 	.word	0x0800d90c
 8002284:	0800d92c 	.word	0x0800d92c
 8002288:	0800d93c 	.word	0x0800d93c
 800228c:	0800d950 	.word	0x0800d950
 8002290:	0800d964 	.word	0x0800d964
 8002294:	0800d978 	.word	0x0800d978
 8002298:	0800d988 	.word	0x0800d988
 800229c:	0800d98c 	.word	0x0800d98c
 80022a0:	20005000 	.word	0x20005000
 80022a4:	0800d998 	.word	0x0800d998

080022a8 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 80022a8:	f01e 0f04 	tst.w	lr, #4
 80022ac:	bf0c      	ite	eq
 80022ae:	f3ef 8008 	mrseq	r0, MSP
 80022b2:	f3ef 8009 	mrsne	r0, PSP
 80022b6:	4671      	mov	r1, lr
 80022b8:	f7ff bf2c 	b.w	8002114 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80022bc:	bf00      	nop
	...

080022c0 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 80022c4:	4802      	ldr	r0, [pc, #8]	@ (80022d0 <NMI_Handler+0x10>)
 80022c6:	f7ff fef9 	bl	80020bc <dump_printf>
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	0800d9b0 	.word	0x0800d9b0

080022d4 <SVC_Handler>:

void SVC_Handler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 80022d8:	4802      	ldr	r0, [pc, #8]	@ (80022e4 <SVC_Handler+0x10>)
 80022da:	f7ff feef 	bl	80020bc <dump_printf>
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	0800d9c4 	.word	0x0800d9c4

080022e8 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 80022ec:	4802      	ldr	r0, [pc, #8]	@ (80022f8 <DebugMon_Handler+0x10>)
 80022ee:	f7ff fee5 	bl	80020bc <dump_printf>
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	0800d9e4 	.word	0x0800d9e4

080022fc <PendSV_Handler>:

void PendSV_Handler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002300:	4802      	ldr	r0, [pc, #8]	@ (800230c <PendSV_Handler+0x10>)
 8002302:	f7ff fedb 	bl	80020bc <dump_printf>
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	0800da00 	.word	0x0800da00

08002310 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002314:	b096      	sub	sp, #88	@ 0x58
 8002316:	af00      	add	r7, sp, #0
 8002318:	4603      	mov	r3, r0
 800231a:	6239      	str	r1, [r7, #32]
 800231c:	61fa      	str	r2, [r7, #28]
 800231e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002322:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002326:	2b03      	cmp	r3, #3
 8002328:	d83e      	bhi.n	80023a8 <TIMER_run_us+0x98>
 800232a:	a201      	add	r2, pc, #4	@ (adr r2, 8002330 <TIMER_run_us+0x20>)
 800232c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002330:	08002341 	.word	0x08002341
 8002334:	0800235b 	.word	0x0800235b
 8002338:	08002375 	.word	0x08002375
 800233c:	0800238f 	.word	0x0800238f
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002340:	4ba5      	ldr	r3, [pc, #660]	@ (80025d8 <TIMER_run_us+0x2c8>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	4aa4      	ldr	r2, [pc, #656]	@ (80025d8 <TIMER_run_us+0x2c8>)
 8002346:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800234a:	6193      	str	r3, [r2, #24]
 800234c:	4ba2      	ldr	r3, [pc, #648]	@ (80025d8 <TIMER_run_us+0x2c8>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002354:	637b      	str	r3, [r7, #52]	@ 0x34
 8002356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
			break;
 8002358:	e027      	b.n	80023aa <TIMER_run_us+0x9a>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 800235a:	4b9f      	ldr	r3, [pc, #636]	@ (80025d8 <TIMER_run_us+0x2c8>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	4a9e      	ldr	r2, [pc, #632]	@ (80025d8 <TIMER_run_us+0x2c8>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	61d3      	str	r3, [r2, #28]
 8002366:	4b9c      	ldr	r3, [pc, #624]	@ (80025d8 <TIMER_run_us+0x2c8>)
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
			break;
 8002372:	e01a      	b.n	80023aa <TIMER_run_us+0x9a>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002374:	4b98      	ldr	r3, [pc, #608]	@ (80025d8 <TIMER_run_us+0x2c8>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	4a97      	ldr	r2, [pc, #604]	@ (80025d8 <TIMER_run_us+0x2c8>)
 800237a:	f043 0302 	orr.w	r3, r3, #2
 800237e:	61d3      	str	r3, [r2, #28]
 8002380:	4b95      	ldr	r3, [pc, #596]	@ (80025d8 <TIMER_run_us+0x2c8>)
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800238a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
			break;
 800238c:	e00d      	b.n	80023aa <TIMER_run_us+0x9a>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 800238e:	4b92      	ldr	r3, [pc, #584]	@ (80025d8 <TIMER_run_us+0x2c8>)
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	4a91      	ldr	r2, [pc, #580]	@ (80025d8 <TIMER_run_us+0x2c8>)
 8002394:	f043 0304 	orr.w	r3, r3, #4
 8002398:	61d3      	str	r3, [r2, #28]
 800239a:	4b8f      	ldr	r3, [pc, #572]	@ (80025d8 <TIMER_run_us+0x2c8>)
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	f003 0304 	and.w	r3, r3, #4
 80023a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
			break;
 80023a6:	e000      	b.n	80023aa <TIMER_run_us+0x9a>
		default:
			break;
 80023a8:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 80023aa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80023ae:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80023b2:	4b8a      	ldr	r3, [pc, #552]	@ (80025dc <TIMER_run_us+0x2cc>)
 80023b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80023b8:	4a89      	ldr	r2, [pc, #548]	@ (80025e0 <TIMER_run_us+0x2d0>)
 80023ba:	0183      	lsls	r3, r0, #6
 80023bc:	4413      	add	r3, r2
 80023be:	6019      	str	r1, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80023c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d10d      	bne.n	80023e4 <TIMER_run_us+0xd4>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80023c8:	f003 f822 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 80023cc:	6578      	str	r0, [r7, #84]	@ 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80023ce:	4b82      	ldr	r3, [pc, #520]	@ (80025d8 <TIMER_run_us+0x2c8>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	0adb      	lsrs	r3, r3, #11
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d010      	beq.n	80023fe <TIMER_run_us+0xee>
			freq *= 2;
 80023dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80023e2:	e00c      	b.n	80023fe <TIMER_run_us+0xee>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 80023e4:	f003 f800 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 80023e8:	6578      	str	r0, [r7, #84]	@ 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 80023ea:	4b7b      	ldr	r3, [pc, #492]	@ (80025d8 <TIMER_run_us+0x2c8>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	0a1b      	lsrs	r3, r3, #8
 80023f0:	f003 0307 	and.w	r3, r3, #7
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d002      	beq.n	80023fe <TIMER_run_us+0xee>
			freq *= 2;
 80023f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 80023fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002400:	2200      	movs	r2, #0
 8002402:	613b      	str	r3, [r7, #16]
 8002404:	617a      	str	r2, [r7, #20]
 8002406:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800240a:	a171      	add	r1, pc, #452	@ (adr r1, 80025d0 <TIMER_run_us+0x2c0>)
 800240c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002410:	f7fe fb3a 	bl	8000a88 <__aeabi_ldivmod>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800241c:	6a3b      	ldr	r3, [r7, #32]
 800241e:	2200      	movs	r2, #0
 8002420:	469a      	mov	sl, r3
 8002422:	4693      	mov	fp, r2
 8002424:	4652      	mov	r2, sl
 8002426:	465b      	mov	r3, fp
 8002428:	f04f 0000 	mov.w	r0, #0
 800242c:	f04f 0100 	mov.w	r1, #0
 8002430:	0159      	lsls	r1, r3, #5
 8002432:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002436:	0150      	lsls	r0, r2, #5
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	ebb2 040a 	subs.w	r4, r2, sl
 8002440:	eb63 050b 	sbc.w	r5, r3, fp
 8002444:	f04f 0200 	mov.w	r2, #0
 8002448:	f04f 0300 	mov.w	r3, #0
 800244c:	026b      	lsls	r3, r5, #9
 800244e:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002452:	0262      	lsls	r2, r4, #9
 8002454:	4614      	mov	r4, r2
 8002456:	461d      	mov	r5, r3
 8002458:	eb14 080a 	adds.w	r8, r4, sl
 800245c:	eb45 090b 	adc.w	r9, r5, fp
 8002460:	f04f 0200 	mov.w	r2, #0
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800246c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002470:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002474:	ebb2 0108 	subs.w	r1, r2, r8
 8002478:	6039      	str	r1, [r7, #0]
 800247a:	eb63 0309 	sbc.w	r3, r3, r9
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002484:	461a      	mov	r2, r3
 8002486:	eb12 020a 	adds.w	r2, r2, sl
 800248a:	60ba      	str	r2, [r7, #8]
 800248c:	4623      	mov	r3, r4
 800248e:	eb43 030b 	adc.w	r3, r3, fp
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002498:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800249c:	f7fe fb44 	bl	8000b28 <__aeabi_uldivmod>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	if(period > 65536)
 80024a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024ac:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 80024b0:	f173 0300 	sbcs.w	r3, r3, #0
 80024b4:	d32b      	bcc.n	800250e <TIMER_run_us+0x1fe>
	{
		uint32_t prescaler = 1;
 80024b6:	2301      	movs	r3, #1
 80024b8:	647b      	str	r3, [r7, #68]	@ 0x44
		while(period > 65536)
 80024ba:	e00e      	b.n	80024da <TIMER_run_us+0x1ca>
		{
			prescaler *= 2;
 80024bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	647b      	str	r3, [r7, #68]	@ 0x44
			period /= 2;
 80024c2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	f04f 0300 	mov.w	r3, #0
 80024ce:	0842      	lsrs	r2, r0, #1
 80024d0:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80024d4:	084b      	lsrs	r3, r1, #1
 80024d6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		while(period > 65536)
 80024da:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024de:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 80024e2:	f173 0300 	sbcs.w	r3, r3, #0
 80024e6:	d2e9      	bcs.n	80024bc <TIMER_run_us+0x1ac>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 80024e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80024ee:	3a01      	subs	r2, #1
 80024f0:	493b      	ldr	r1, [pc, #236]	@ (80025e0 <TIMER_run_us+0x2d0>)
 80024f2:	019b      	lsls	r3, r3, #6
 80024f4:	440b      	add	r3, r1
 80024f6:	3304      	adds	r3, #4
 80024f8:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 80024fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002500:	3a01      	subs	r2, #1
 8002502:	4937      	ldr	r1, [pc, #220]	@ (80025e0 <TIMER_run_us+0x2d0>)
 8002504:	019b      	lsls	r3, r3, #6
 8002506:	440b      	add	r3, r1
 8002508:	330c      	adds	r3, #12
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e010      	b.n	8002530 <TIMER_run_us+0x220>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800250e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002512:	4a33      	ldr	r2, [pc, #204]	@ (80025e0 <TIMER_run_us+0x2d0>)
 8002514:	019b      	lsls	r3, r3, #6
 8002516:	4413      	add	r3, r2
 8002518:	3304      	adds	r3, #4
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 800251e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002524:	3a01      	subs	r2, #1
 8002526:	492e      	ldr	r1, [pc, #184]	@ (80025e0 <TIMER_run_us+0x2d0>)
 8002528:	019b      	lsls	r3, r3, #6
 800252a:	440b      	add	r3, r1
 800252c:	330c      	adds	r3, #12
 800252e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002534:	4a2a      	ldr	r2, [pc, #168]	@ (80025e0 <TIMER_run_us+0x2d0>)
 8002536:	019b      	lsls	r3, r3, #6
 8002538:	4413      	add	r3, r2
 800253a:	3310      	adds	r3, #16
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002544:	4a26      	ldr	r2, [pc, #152]	@ (80025e0 <TIMER_run_us+0x2d0>)
 8002546:	019b      	lsls	r3, r3, #6
 8002548:	4413      	add	r3, r2
 800254a:	3308      	adds	r3, #8
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002550:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002554:	019b      	lsls	r3, r3, #6
 8002556:	4a22      	ldr	r2, [pc, #136]	@ (80025e0 <TIMER_run_us+0x2d0>)
 8002558:	4413      	add	r3, r2
 800255a:	4618      	mov	r0, r3
 800255c:	f003 fe2c 	bl	80061b8 <HAL_TIM_Base_Init>

	if(enable_irq)
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d014      	beq.n	8002590 <TIMER_run_us+0x280>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002566:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800256a:	4618      	mov	r0, r3
 800256c:	f000 fbd2 	bl	8002d14 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002570:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002574:	4a1b      	ldr	r2, [pc, #108]	@ (80025e4 <TIMER_run_us+0x2d4>)
 8002576:	56d3      	ldrsb	r3, [r2, r3]
 8002578:	2201      	movs	r2, #1
 800257a:	2104      	movs	r1, #4
 800257c:	4618      	mov	r0, r3
 800257e:	f001 fef8 	bl	8004372 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002586:	4a17      	ldr	r2, [pc, #92]	@ (80025e4 <TIMER_run_us+0x2d4>)
 8002588:	56d3      	ldrsb	r3, [r2, r3]
 800258a:	4618      	mov	r0, r3
 800258c:	f001 ff0d 	bl	80043aa <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8002590:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002594:	019b      	lsls	r3, r3, #6
 8002596:	4a12      	ldr	r2, [pc, #72]	@ (80025e0 <TIMER_run_us+0x2d0>)
 8002598:	4413      	add	r3, r2
 800259a:	4618      	mov	r0, r3
 800259c:	f003 fe40 	bl	8006220 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80025a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025a4:	4a0e      	ldr	r2, [pc, #56]	@ (80025e0 <TIMER_run_us+0x2d0>)
 80025a6:	019b      	lsls	r3, r3, #6
 80025a8:	4413      	add	r3, r2
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025b2:	490b      	ldr	r1, [pc, #44]	@ (80025e0 <TIMER_run_us+0x2d0>)
 80025b4:	019b      	lsls	r3, r3, #6
 80025b6:	440b      	add	r3, r1
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 0201 	orr.w	r2, r2, #1
 80025be:	601a      	str	r2, [r3, #0]
}
 80025c0:	bf00      	nop
 80025c2:	3758      	adds	r7, #88	@ 0x58
 80025c4:	46bd      	mov	sp, r7
 80025c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025ca:	bf00      	nop
 80025cc:	f3af 8000 	nop.w
 80025d0:	d4a51000 	.word	0xd4a51000
 80025d4:	000000e8 	.word	0x000000e8
 80025d8:	40021000 	.word	0x40021000
 80025dc:	20000000 	.word	0x20000000
 80025e0:	200008f0 	.word	0x200008f0
 80025e4:	0800dd70 	.word	0x0800dd70

080025e8 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	4a05      	ldr	r2, [pc, #20]	@ (800260c <TIMER_read+0x24>)
 80025f6:	019b      	lsls	r3, r3, #6
 80025f8:	4413      	add	r3, r2
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	b29b      	uxth	r3, r3
}
 8002600:	4618      	mov	r0, r3
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	200008f0 	.word	0x200008f0

08002610 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	460a      	mov	r2, r1
 800261a:	71fb      	strb	r3, [r7, #7]
 800261c:	4613      	mov	r3, r2
 800261e:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002620:	88bb      	ldrh	r3, [r7, #4]
 8002622:	1e59      	subs	r1, r3, #1
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	4a0a      	ldr	r2, [pc, #40]	@ (8002650 <TIMER_set_period+0x40>)
 8002628:	019b      	lsls	r3, r3, #6
 800262a:	4413      	add	r3, r2
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	460a      	mov	r2, r1
 8002630:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002632:	88bb      	ldrh	r3, [r7, #4]
 8002634:	1e5a      	subs	r2, r3, #1
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	4611      	mov	r1, r2
 800263a:	4a05      	ldr	r2, [pc, #20]	@ (8002650 <TIMER_set_period+0x40>)
 800263c:	019b      	lsls	r3, r3, #6
 800263e:	4413      	add	r3, r2
 8002640:	330c      	adds	r3, #12
 8002642:	6019      	str	r1, [r3, #0]
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	200008f0 	.word	0x200008f0

08002654 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	460a      	mov	r2, r1
 800265e:	71fb      	strb	r3, [r7, #7]
 8002660:	4613      	mov	r3, r2
 8002662:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 8002664:	88bb      	ldrh	r3, [r7, #4]
 8002666:	1e59      	subs	r1, r3, #1
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	4a05      	ldr	r2, [pc, #20]	@ (8002680 <TIMER_set_prescaler+0x2c>)
 800266c:	019b      	lsls	r3, r3, #6
 800266e:	4413      	add	r3, r2
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	460a      	mov	r2, r1
 8002674:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	200008f0 	.word	0x200008f0

08002684 <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b092      	sub	sp, #72	@ 0x48
 8002688:	af02      	add	r7, sp, #8
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607b      	str	r3, [r7, #4]
 800268e:	4603      	mov	r3, r0
 8002690:	73fb      	strb	r3, [r7, #15]
 8002692:	4613      	mov	r3, r2
 8002694:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	2b03      	cmp	r3, #3
 800269a:	f200 8227 	bhi.w	8002aec <TIMER_enable_PWM+0x468>
 800269e:	a201      	add	r2, pc, #4	@ (adr r2, 80026a4 <TIMER_enable_PWM+0x20>)
 80026a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a4:	080026b5 	.word	0x080026b5
 80026a8:	080027fd 	.word	0x080027fd
 80026ac:	08002965 	.word	0x08002965
 80026b0:	08002a5d 	.word	0x08002a5d
	{
		case TIMER1_ID:
			if(negative_channel)
 80026b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d054      	beq.n	8002764 <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d011      	beq.n	80026e4 <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 80026c0:	4ba5      	ldr	r3, [pc, #660]	@ (8002958 <TIMER_enable_PWM+0x2d4>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80026cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026d0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80026d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026de:	4a9e      	ldr	r2, [pc, #632]	@ (8002958 <TIMER_enable_PWM+0x2d4>)
 80026e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026e2:	6053      	str	r3, [r2, #4]
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d02d      	beq.n	8002746 <TIMER_enable_PWM+0xc2>
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b08      	cmp	r3, #8
 80026ee:	f200 8081 	bhi.w	80027f4 <TIMER_enable_PWM+0x170>
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <TIMER_enable_PWM+0x7c>
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d014      	beq.n	8002728 <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 80026fe:	e079      	b.n	80027f4 <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <TIMER_enable_PWM+0x86>
 8002706:	4895      	ldr	r0, [pc, #596]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 8002708:	e000      	b.n	800270c <TIMER_enable_PWM+0x88>
 800270a:	4895      	ldr	r0, [pc, #596]	@ (8002960 <TIMER_enable_PWM+0x2dc>)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <TIMER_enable_PWM+0x92>
 8002712:	2180      	movs	r1, #128	@ 0x80
 8002714:	e001      	b.n	800271a <TIMER_enable_PWM+0x96>
 8002716:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800271a:	2303      	movs	r3, #3
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	2300      	movs	r3, #0
 8002720:	2202      	movs	r2, #2
 8002722:	f7ff f95d 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002726:	e068      	b.n	80027fa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <TIMER_enable_PWM+0xae>
 800272e:	2101      	movs	r1, #1
 8002730:	e001      	b.n	8002736 <TIMER_enable_PWM+0xb2>
 8002732:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002736:	2303      	movs	r3, #3
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	2300      	movs	r3, #0
 800273c:	2202      	movs	r2, #2
 800273e:	4888      	ldr	r0, [pc, #544]	@ (8002960 <TIMER_enable_PWM+0x2dc>)
 8002740:	f7ff f94e 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002744:	e059      	b.n	80027fa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <TIMER_enable_PWM+0xcc>
 800274c:	2102      	movs	r1, #2
 800274e:	e001      	b.n	8002754 <TIMER_enable_PWM+0xd0>
 8002750:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002754:	2303      	movs	r3, #3
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	2300      	movs	r3, #0
 800275a:	2202      	movs	r2, #2
 800275c:	4880      	ldr	r0, [pc, #512]	@ (8002960 <TIMER_enable_PWM+0x2dc>)
 800275e:	f7ff f93f 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002762:	e04a      	b.n	80027fa <TIMER_enable_PWM+0x176>
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	2b0c      	cmp	r3, #12
 8002768:	d846      	bhi.n	80027f8 <TIMER_enable_PWM+0x174>
 800276a:	a201      	add	r2, pc, #4	@ (adr r2, 8002770 <TIMER_enable_PWM+0xec>)
 800276c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002770:	080027a5 	.word	0x080027a5
 8002774:	080027f9 	.word	0x080027f9
 8002778:	080027f9 	.word	0x080027f9
 800277c:	080027f9 	.word	0x080027f9
 8002780:	080027b9 	.word	0x080027b9
 8002784:	080027f9 	.word	0x080027f9
 8002788:	080027f9 	.word	0x080027f9
 800278c:	080027f9 	.word	0x080027f9
 8002790:	080027cd 	.word	0x080027cd
 8002794:	080027f9 	.word	0x080027f9
 8002798:	080027f9 	.word	0x080027f9
 800279c:	080027f9 	.word	0x080027f9
 80027a0:	080027e1 	.word	0x080027e1
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80027a4:	2303      	movs	r3, #3
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	2300      	movs	r3, #0
 80027aa:	2202      	movs	r2, #2
 80027ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027b0:	486a      	ldr	r0, [pc, #424]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 80027b2:	f7ff f915 	bl	80019e0 <BSP_GPIO_PinCfg>
 80027b6:	e020      	b.n	80027fa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80027b8:	2303      	movs	r3, #3
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	2300      	movs	r3, #0
 80027be:	2202      	movs	r2, #2
 80027c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027c4:	4865      	ldr	r0, [pc, #404]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 80027c6:	f7ff f90b 	bl	80019e0 <BSP_GPIO_PinCfg>
 80027ca:	e016      	b.n	80027fa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80027cc:	2303      	movs	r3, #3
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	2300      	movs	r3, #0
 80027d2:	2202      	movs	r2, #2
 80027d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027d8:	4860      	ldr	r0, [pc, #384]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 80027da:	f7ff f901 	bl	80019e0 <BSP_GPIO_PinCfg>
 80027de:	e00c      	b.n	80027fa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80027e0:	2303      	movs	r3, #3
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	2300      	movs	r3, #0
 80027e6:	2202      	movs	r2, #2
 80027e8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027ec:	485b      	ldr	r0, [pc, #364]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 80027ee:	f7ff f8f7 	bl	80019e0 <BSP_GPIO_PinCfg>
 80027f2:	e002      	b.n	80027fa <TIMER_enable_PWM+0x176>
					default:	break;
 80027f4:	bf00      	nop
 80027f6:	e17a      	b.n	8002aee <TIMER_enable_PWM+0x46a>
					default:	break;
 80027f8:	bf00      	nop
				}
			}
			break;
 80027fa:	e178      	b.n	8002aee <TIMER_enable_PWM+0x46a>
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	2b0c      	cmp	r3, #12
 8002800:	f200 80a1 	bhi.w	8002946 <TIMER_enable_PWM+0x2c2>
 8002804:	a201      	add	r2, pc, #4	@ (adr r2, 800280c <TIMER_enable_PWM+0x188>)
 8002806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280a:	bf00      	nop
 800280c:	08002841 	.word	0x08002841
 8002810:	08002947 	.word	0x08002947
 8002814:	08002947 	.word	0x08002947
 8002818:	08002947 	.word	0x08002947
 800281c:	08002853 	.word	0x08002853
 8002820:	08002947 	.word	0x08002947
 8002824:	08002947 	.word	0x08002947
 8002828:	08002947 	.word	0x08002947
 800282c:	080028a3 	.word	0x080028a3
 8002830:	08002947 	.word	0x08002947
 8002834:	08002947 	.word	0x08002947
 8002838:	08002947 	.word	0x08002947
 800283c:	080028f5 	.word	0x080028f5
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002840:	2303      	movs	r3, #3
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	2300      	movs	r3, #0
 8002846:	2202      	movs	r2, #2
 8002848:	2101      	movs	r1, #1
 800284a:	4844      	ldr	r0, [pc, #272]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 800284c:	f7ff f8c8 	bl	80019e0 <BSP_GPIO_PinCfg>
					break;
 8002850:	e080      	b.n	8002954 <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <TIMER_enable_PWM+0x1d8>
 8002858:	4841      	ldr	r0, [pc, #260]	@ (8002960 <TIMER_enable_PWM+0x2dc>)
 800285a:	e000      	b.n	800285e <TIMER_enable_PWM+0x1da>
 800285c:	483f      	ldr	r0, [pc, #252]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <TIMER_enable_PWM+0x1e4>
 8002864:	2108      	movs	r1, #8
 8002866:	e000      	b.n	800286a <TIMER_enable_PWM+0x1e6>
 8002868:	2102      	movs	r1, #2
 800286a:	2303      	movs	r3, #3
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	2300      	movs	r3, #0
 8002870:	2202      	movs	r2, #2
 8002872:	f7ff f8b5 	bl	80019e0 <BSP_GPIO_PinCfg>
					if (remap)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d066      	beq.n	800294a <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800287c:	4b36      	ldr	r3, [pc, #216]	@ (8002958 <TIMER_enable_PWM+0x2d4>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	633b      	str	r3, [r7, #48]	@ 0x30
 8002882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002884:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002888:	633b      	str	r3, [r7, #48]	@ 0x30
 800288a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800288c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002890:	633b      	str	r3, [r7, #48]	@ 0x30
 8002892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002898:	633b      	str	r3, [r7, #48]	@ 0x30
 800289a:	4a2f      	ldr	r2, [pc, #188]	@ (8002958 <TIMER_enable_PWM+0x2d4>)
 800289c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289e:	6053      	str	r3, [r2, #4]
					break;
 80028a0:	e053      	b.n	800294a <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <TIMER_enable_PWM+0x228>
 80028a8:	482d      	ldr	r0, [pc, #180]	@ (8002960 <TIMER_enable_PWM+0x2dc>)
 80028aa:	e000      	b.n	80028ae <TIMER_enable_PWM+0x22a>
 80028ac:	482b      	ldr	r0, [pc, #172]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d002      	beq.n	80028ba <TIMER_enable_PWM+0x236>
 80028b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028b8:	e000      	b.n	80028bc <TIMER_enable_PWM+0x238>
 80028ba:	2104      	movs	r1, #4
 80028bc:	2303      	movs	r3, #3
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	2300      	movs	r3, #0
 80028c2:	2202      	movs	r2, #2
 80028c4:	f7ff f88c 	bl	80019e0 <BSP_GPIO_PinCfg>
					if(remap)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d03f      	beq.n	800294e <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80028ce:	4b22      	ldr	r3, [pc, #136]	@ (8002958 <TIMER_enable_PWM+0x2d4>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80028d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028da:	637b      	str	r3, [r7, #52]	@ 0x34
 80028dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028de:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80028e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80028e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80028ec:	4a1a      	ldr	r2, [pc, #104]	@ (8002958 <TIMER_enable_PWM+0x2d4>)
 80028ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028f0:	6053      	str	r3, [r2, #4]
					break;
 80028f2:	e02c      	b.n	800294e <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <TIMER_enable_PWM+0x27a>
 80028fa:	4819      	ldr	r0, [pc, #100]	@ (8002960 <TIMER_enable_PWM+0x2dc>)
 80028fc:	e000      	b.n	8002900 <TIMER_enable_PWM+0x27c>
 80028fe:	4817      	ldr	r0, [pc, #92]	@ (800295c <TIMER_enable_PWM+0x2d8>)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d002      	beq.n	800290c <TIMER_enable_PWM+0x288>
 8002906:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800290a:	e000      	b.n	800290e <TIMER_enable_PWM+0x28a>
 800290c:	2108      	movs	r1, #8
 800290e:	2303      	movs	r3, #3
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2300      	movs	r3, #0
 8002914:	2202      	movs	r2, #2
 8002916:	f7ff f863 	bl	80019e0 <BSP_GPIO_PinCfg>
					if (remap)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d018      	beq.n	8002952 <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002920:	4b0d      	ldr	r3, [pc, #52]	@ (8002958 <TIMER_enable_PWM+0x2d4>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002928:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800292c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800292e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002930:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002934:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002938:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800293c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800293e:	4a06      	ldr	r2, [pc, #24]	@ (8002958 <TIMER_enable_PWM+0x2d4>)
 8002940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002942:	6053      	str	r3, [r2, #4]
					break;
 8002944:	e005      	b.n	8002952 <TIMER_enable_PWM+0x2ce>
				default:	break;
 8002946:	bf00      	nop
 8002948:	e0d1      	b.n	8002aee <TIMER_enable_PWM+0x46a>
					break;
 800294a:	bf00      	nop
 800294c:	e0cf      	b.n	8002aee <TIMER_enable_PWM+0x46a>
					break;
 800294e:	bf00      	nop
 8002950:	e0cd      	b.n	8002aee <TIMER_enable_PWM+0x46a>
					break;
 8002952:	bf00      	nop
			}
			break;
 8002954:	e0cb      	b.n	8002aee <TIMER_enable_PWM+0x46a>
 8002956:	bf00      	nop
 8002958:	40010000 	.word	0x40010000
 800295c:	40010800 	.word	0x40010800
 8002960:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d011      	beq.n	800298e <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 800296a:	4b7f      	ldr	r3, [pc, #508]	@ (8002b68 <TIMER_enable_PWM+0x4e4>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002972:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800297a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800297e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002982:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8002986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002988:	4a77      	ldr	r2, [pc, #476]	@ (8002b68 <TIMER_enable_PWM+0x4e4>)
 800298a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800298c:	6053      	str	r3, [r2, #4]
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	2b0c      	cmp	r3, #12
 8002992:	d861      	bhi.n	8002a58 <TIMER_enable_PWM+0x3d4>
 8002994:	a201      	add	r2, pc, #4	@ (adr r2, 800299c <TIMER_enable_PWM+0x318>)
 8002996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800299a:	bf00      	nop
 800299c:	080029d1 	.word	0x080029d1
 80029a0:	08002a59 	.word	0x08002a59
 80029a4:	08002a59 	.word	0x08002a59
 80029a8:	08002a59 	.word	0x08002a59
 80029ac:	080029ed 	.word	0x080029ed
 80029b0:	08002a59 	.word	0x08002a59
 80029b4:	08002a59 	.word	0x08002a59
 80029b8:	08002a59 	.word	0x08002a59
 80029bc:	08002a09 	.word	0x08002a09
 80029c0:	08002a59 	.word	0x08002a59
 80029c4:	08002a59 	.word	0x08002a59
 80029c8:	08002a59 	.word	0x08002a59
 80029cc:	08002a31 	.word	0x08002a31
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <TIMER_enable_PWM+0x356>
 80029d6:	4865      	ldr	r0, [pc, #404]	@ (8002b6c <TIMER_enable_PWM+0x4e8>)
 80029d8:	e000      	b.n	80029dc <TIMER_enable_PWM+0x358>
 80029da:	4865      	ldr	r0, [pc, #404]	@ (8002b70 <TIMER_enable_PWM+0x4ec>)
 80029dc:	2303      	movs	r3, #3
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	2300      	movs	r3, #0
 80029e2:	2202      	movs	r2, #2
 80029e4:	2140      	movs	r1, #64	@ 0x40
 80029e6:	f7fe fffb 	bl	80019e0 <BSP_GPIO_PinCfg>
 80029ea:	e036      	b.n	8002a5a <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <TIMER_enable_PWM+0x372>
 80029f2:	485e      	ldr	r0, [pc, #376]	@ (8002b6c <TIMER_enable_PWM+0x4e8>)
 80029f4:	e000      	b.n	80029f8 <TIMER_enable_PWM+0x374>
 80029f6:	485e      	ldr	r0, [pc, #376]	@ (8002b70 <TIMER_enable_PWM+0x4ec>)
 80029f8:	2303      	movs	r3, #3
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	2300      	movs	r3, #0
 80029fe:	2202      	movs	r2, #2
 8002a00:	2180      	movs	r1, #128	@ 0x80
 8002a02:	f7fe ffed 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002a06:	e028      	b.n	8002a5a <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <TIMER_enable_PWM+0x38e>
 8002a0e:	4857      	ldr	r0, [pc, #348]	@ (8002b6c <TIMER_enable_PWM+0x4e8>)
 8002a10:	e000      	b.n	8002a14 <TIMER_enable_PWM+0x390>
 8002a12:	4858      	ldr	r0, [pc, #352]	@ (8002b74 <TIMER_enable_PWM+0x4f0>)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d002      	beq.n	8002a20 <TIMER_enable_PWM+0x39c>
 8002a1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a1e:	e000      	b.n	8002a22 <TIMER_enable_PWM+0x39e>
 8002a20:	2101      	movs	r1, #1
 8002a22:	2303      	movs	r3, #3
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	2300      	movs	r3, #0
 8002a28:	2202      	movs	r2, #2
 8002a2a:	f7fe ffd9 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002a2e:	e014      	b.n	8002a5a <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <TIMER_enable_PWM+0x3b6>
 8002a36:	484d      	ldr	r0, [pc, #308]	@ (8002b6c <TIMER_enable_PWM+0x4e8>)
 8002a38:	e000      	b.n	8002a3c <TIMER_enable_PWM+0x3b8>
 8002a3a:	484e      	ldr	r0, [pc, #312]	@ (8002b74 <TIMER_enable_PWM+0x4f0>)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <TIMER_enable_PWM+0x3c4>
 8002a42:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a46:	e000      	b.n	8002a4a <TIMER_enable_PWM+0x3c6>
 8002a48:	2102      	movs	r1, #2
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	9300      	str	r3, [sp, #0]
 8002a4e:	2300      	movs	r3, #0
 8002a50:	2202      	movs	r2, #2
 8002a52:	f7fe ffc5 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002a56:	e000      	b.n	8002a5a <TIMER_enable_PWM+0x3d6>
				default:	break;
 8002a58:	bf00      	nop
			}
			break;
 8002a5a:	e048      	b.n	8002aee <TIMER_enable_PWM+0x46a>
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	2b0c      	cmp	r3, #12
 8002a60:	d842      	bhi.n	8002ae8 <TIMER_enable_PWM+0x464>
 8002a62:	a201      	add	r2, pc, #4	@ (adr r2, 8002a68 <TIMER_enable_PWM+0x3e4>)
 8002a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a68:	08002a9d 	.word	0x08002a9d
 8002a6c:	08002ae9 	.word	0x08002ae9
 8002a70:	08002ae9 	.word	0x08002ae9
 8002a74:	08002ae9 	.word	0x08002ae9
 8002a78:	08002aaf 	.word	0x08002aaf
 8002a7c:	08002ae9 	.word	0x08002ae9
 8002a80:	08002ae9 	.word	0x08002ae9
 8002a84:	08002ae9 	.word	0x08002ae9
 8002a88:	08002ac1 	.word	0x08002ac1
 8002a8c:	08002ae9 	.word	0x08002ae9
 8002a90:	08002ae9 	.word	0x08002ae9
 8002a94:	08002ae9 	.word	0x08002ae9
 8002a98:	08002ad5 	.word	0x08002ad5
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	2140      	movs	r1, #64	@ 0x40
 8002aa6:	4833      	ldr	r0, [pc, #204]	@ (8002b74 <TIMER_enable_PWM+0x4f0>)
 8002aa8:	f7fe ff9a 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002aac:	e01d      	b.n	8002aea <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	2202      	movs	r2, #2
 8002ab6:	2180      	movs	r1, #128	@ 0x80
 8002ab8:	482e      	ldr	r0, [pc, #184]	@ (8002b74 <TIMER_enable_PWM+0x4f0>)
 8002aba:	f7fe ff91 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002abe:	e014      	b.n	8002aea <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002acc:	4829      	ldr	r0, [pc, #164]	@ (8002b74 <TIMER_enable_PWM+0x4f0>)
 8002ace:	f7fe ff87 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002ad2:	e00a      	b.n	8002aea <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	2300      	movs	r3, #0
 8002ada:	2202      	movs	r2, #2
 8002adc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ae0:	4824      	ldr	r0, [pc, #144]	@ (8002b74 <TIMER_enable_PWM+0x4f0>)
 8002ae2:	f7fe ff7d 	bl	80019e0 <BSP_GPIO_PinCfg>
 8002ae6:	e000      	b.n	8002aea <TIMER_enable_PWM+0x466>
				default:	break;
 8002ae8:	bf00      	nop
			}
			break;
 8002aea:	e000      	b.n	8002aee <TIMER_enable_PWM+0x46a>
		default:
			break;
 8002aec:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8002aee:	2360      	movs	r3, #96	@ 0x60
 8002af0:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002af6:	2300      	movs	r3, #0
 8002af8:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002afa:	2300      	movs	r3, #0
 8002afc:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8002afe:	2300      	movs	r3, #0
 8002b00:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	62bb      	str	r3, [r7, #40]	@ 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8002b06:	2300      	movs	r3, #0
 8002b08:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8002b0a:	7bfb      	ldrb	r3, [r7, #15]
 8002b0c:	019b      	lsls	r3, r3, #6
 8002b0e:	4a1a      	ldr	r2, [pc, #104]	@ (8002b78 <TIMER_enable_PWM+0x4f4>)
 8002b10:	4413      	add	r3, r2
 8002b12:	4618      	mov	r0, r3
 8002b14:	f003 fba7 	bl	8006266 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
 8002b1a:	019b      	lsls	r3, r3, #6
 8002b1c:	4a16      	ldr	r2, [pc, #88]	@ (8002b78 <TIMER_enable_PWM+0x4f4>)
 8002b1e:	4413      	add	r3, r2
 8002b20:	f107 0110 	add.w	r1, r7, #16
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f003 fc04 	bl	8006334 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8002b2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d008      	beq.n	8002b44 <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	019b      	lsls	r3, r3, #6
 8002b36:	4a10      	ldr	r2, [pc, #64]	@ (8002b78 <TIMER_enable_PWM+0x4f4>)
 8002b38:	4413      	add	r3, r2
 8002b3a:	68b9      	ldr	r1, [r7, #8]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f003 fe8d 	bl	800685c <HAL_TIMEx_PWMN_Start>
 8002b42:	e007      	b.n	8002b54 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002b44:	7bfb      	ldrb	r3, [r7, #15]
 8002b46:	019b      	lsls	r3, r3, #6
 8002b48:	4a0b      	ldr	r2, [pc, #44]	@ (8002b78 <TIMER_enable_PWM+0x4f4>)
 8002b4a:	4413      	add	r3, r2
 8002b4c:	68b9      	ldr	r1, [r7, #8]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f003 fbbe 	bl	80062d0 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8002b54:	89ba      	ldrh	r2, [r7, #12]
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	68b9      	ldr	r1, [r7, #8]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f000 f80e 	bl	8002b7c <TIMER_set_duty>
}
 8002b60:	bf00      	nop
 8002b62:	3740      	adds	r7, #64	@ 0x40
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40010000 	.word	0x40010000
 8002b6c:	40011000 	.word	0x40011000
 8002b70:	40010800 	.word	0x40010800
 8002b74:	40010c00 	.word	0x40010c00
 8002b78:	200008f0 	.word	0x200008f0

08002b7c <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	4603      	mov	r3, r0
 8002b84:	6039      	str	r1, [r7, #0]
 8002b86:	71fb      	strb	r3, [r7, #7]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8002b8c:	88bb      	ldrh	r3, [r7, #4]
 8002b8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b92:	bf28      	it	cs
 8002b94:	f44f 737a 	movcs.w	r3, #1000	@ 0x3e8
 8002b98:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8002b9a:	88bb      	ldrh	r3, [r7, #4]
 8002b9c:	79fa      	ldrb	r2, [r7, #7]
 8002b9e:	491d      	ldr	r1, [pc, #116]	@ (8002c14 <TIMER_set_duty+0x98>)
 8002ba0:	0192      	lsls	r2, r2, #6
 8002ba2:	440a      	add	r2, r1
 8002ba4:	320c      	adds	r2, #12
 8002ba6:	6812      	ldr	r2, [r2, #0]
 8002ba8:	3201      	adds	r2, #1
 8002baa:	fb02 f303 	mul.w	r3, r2, r3
 8002bae:	4a1a      	ldr	r2, [pc, #104]	@ (8002c18 <TIMER_set_duty+0x9c>)
 8002bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb4:	099b      	lsrs	r3, r3, #6
 8002bb6:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d107      	bne.n	8002bce <TIMER_set_duty+0x52>
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	4a14      	ldr	r2, [pc, #80]	@ (8002c14 <TIMER_set_duty+0x98>)
 8002bc2:	019b      	lsls	r3, r3, #6
 8002bc4:	4413      	add	r3, r2
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	88ba      	ldrh	r2, [r7, #4]
 8002bca:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002bcc:	e01c      	b.n	8002c08 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	2b04      	cmp	r3, #4
 8002bd2:	d107      	bne.n	8002be4 <TIMER_set_duty+0x68>
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8002c14 <TIMER_set_duty+0x98>)
 8002bd8:	019b      	lsls	r3, r3, #6
 8002bda:	4413      	add	r3, r2
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	88bb      	ldrh	r3, [r7, #4]
 8002be0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002be2:	e011      	b.n	8002c08 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	d107      	bne.n	8002bfa <TIMER_set_duty+0x7e>
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	4a09      	ldr	r2, [pc, #36]	@ (8002c14 <TIMER_set_duty+0x98>)
 8002bee:	019b      	lsls	r3, r3, #6
 8002bf0:	4413      	add	r3, r2
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	88bb      	ldrh	r3, [r7, #4]
 8002bf6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002bf8:	e006      	b.n	8002c08 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	4a05      	ldr	r2, [pc, #20]	@ (8002c14 <TIMER_set_duty+0x98>)
 8002bfe:	019b      	lsls	r3, r3, #6
 8002c00:	4413      	add	r3, r2
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	88bb      	ldrh	r3, [r7, #4]
 8002c06:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc80      	pop	{r7}
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	200008f0 	.word	0x200008f0
 8002c18:	10624dd3 	.word	0x10624dd3

08002c1c <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	019b      	lsls	r3, r3, #6
 8002c2a:	4a03      	ldr	r2, [pc, #12]	@ (8002c38 <TIMER_get_phandler+0x1c>)
 8002c2c:	4413      	add	r3, r2
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr
 8002c38:	200008f0 	.word	0x200008f0

08002c3c <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0

}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr

08002c48 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0

}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0

}
 8002c58:	bf00      	nop
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bc80      	pop	{r7}
 8002c5e:	4770      	bx	lr

08002c60 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0

}
 8002c64:	bf00      	nop
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002c70:	4b07      	ldr	r3, [pc, #28]	@ (8002c90 <TIM1_UP_IRQHandler+0x24>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d106      	bne.n	8002c8c <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002c7e:	4b04      	ldr	r3, [pc, #16]	@ (8002c90 <TIM1_UP_IRQHandler+0x24>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f06f 0201 	mvn.w	r2, #1
 8002c86:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002c88:	f7ff ffd8 	bl	8002c3c <TIMER1_user_handler_it>
	}
}
 8002c8c:	bf00      	nop
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	200008f0 	.word	0x200008f0

08002c94 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002c98:	4b07      	ldr	r3, [pc, #28]	@ (8002cb8 <TIM2_IRQHandler+0x24>)
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d106      	bne.n	8002cb4 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002ca6:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <TIM2_IRQHandler+0x24>)
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002caa:	f06f 0201 	mvn.w	r2, #1
 8002cae:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002cb0:	f7ff ffca 	bl	8002c48 <TIMER2_user_handler_it>
	}
}
 8002cb4:	bf00      	nop
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	200008f0 	.word	0x200008f0

08002cbc <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002cc0:	4b08      	ldr	r3, [pc, #32]	@ (8002ce4 <TIM3_IRQHandler+0x28>)
 8002cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d107      	bne.n	8002ce0 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002cd0:	4b04      	ldr	r3, [pc, #16]	@ (8002ce4 <TIM3_IRQHandler+0x28>)
 8002cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cd6:	f06f 0201 	mvn.w	r2, #1
 8002cda:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002cdc:	f7ff ffba 	bl	8002c54 <TIMER3_user_handler_it>
	}
}
 8002ce0:	bf00      	nop
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	200008f0 	.word	0x200008f0

08002ce8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002cec:	4b08      	ldr	r3, [pc, #32]	@ (8002d10 <TIM4_IRQHandler+0x28>)
 8002cee:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d107      	bne.n	8002d0c <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002cfc:	4b04      	ldr	r3, [pc, #16]	@ (8002d10 <TIM4_IRQHandler+0x28>)
 8002cfe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d02:	f06f 0201 	mvn.w	r2, #1
 8002d06:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002d08:	f7ff ffaa 	bl	8002c60 <TIMER4_user_handler_it>
	}
}
 8002d0c:	bf00      	nop
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	200008f0 	.word	0x200008f0

08002d14 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	2b03      	cmp	r3, #3
 8002d22:	d825      	bhi.n	8002d70 <clear_it_status+0x5c>
 8002d24:	a201      	add	r2, pc, #4	@ (adr r2, 8002d2c <clear_it_status+0x18>)
 8002d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d2a:	bf00      	nop
 8002d2c:	08002d3d 	.word	0x08002d3d
 8002d30:	08002d49 	.word	0x08002d49
 8002d34:	08002d55 	.word	0x08002d55
 8002d38:	08002d63 	.word	0x08002d63
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d7c <clear_it_status+0x68>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f06f 0201 	mvn.w	r2, #1
 8002d44:	611a      	str	r2, [r3, #16]
			break;
 8002d46:	e014      	b.n	8002d72 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002d48:	4b0c      	ldr	r3, [pc, #48]	@ (8002d7c <clear_it_status+0x68>)
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4c:	f06f 0201 	mvn.w	r2, #1
 8002d50:	611a      	str	r2, [r3, #16]
			break;
 8002d52:	e00e      	b.n	8002d72 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002d54:	4b09      	ldr	r3, [pc, #36]	@ (8002d7c <clear_it_status+0x68>)
 8002d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d5a:	f06f 0201 	mvn.w	r2, #1
 8002d5e:	611a      	str	r2, [r3, #16]
			break;
 8002d60:	e007      	b.n	8002d72 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002d62:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <clear_it_status+0x68>)
 8002d64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d68:	f06f 0201 	mvn.w	r2, #1
 8002d6c:	611a      	str	r2, [r3, #16]
			break;
 8002d6e:	e000      	b.n	8002d72 <clear_it_status+0x5e>
		default:
			break;
 8002d70:	bf00      	nop

	}
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr
 8002d7c:	200008f0 	.word	0x200008f0

08002d80 <__NVIC_EnableIRQ>:
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	db0b      	blt.n	8002daa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	f003 021f 	and.w	r2, r3, #31
 8002d98:	4906      	ldr	r1, [pc, #24]	@ (8002db4 <__NVIC_EnableIRQ+0x34>)
 8002d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9e:	095b      	lsrs	r3, r3, #5
 8002da0:	2001      	movs	r0, #1
 8002da2:	fa00 f202 	lsl.w	r2, r0, r2
 8002da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr
 8002db4:	e000e100 	.word	0xe000e100

08002db8 <__NVIC_DisableIRQ>:
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	db12      	blt.n	8002df0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dca:	79fb      	ldrb	r3, [r7, #7]
 8002dcc:	f003 021f 	and.w	r2, r3, #31
 8002dd0:	490a      	ldr	r1, [pc, #40]	@ (8002dfc <__NVIC_DisableIRQ+0x44>)
 8002dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	2001      	movs	r0, #1
 8002dda:	fa00 f202 	lsl.w	r2, r0, r2
 8002dde:	3320      	adds	r3, #32
 8002de0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002de4:	f3bf 8f4f 	dsb	sy
}
 8002de8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002dea:	f3bf 8f6f 	isb	sy
}
 8002dee:	bf00      	nop
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	e000e100 	.word	0xe000e100

08002e00 <__NVIC_SystemReset>:
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002e04:	f3bf 8f4f 	dsb	sy
}
 8002e08:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002e0a:	4b06      	ldr	r3, [pc, #24]	@ (8002e24 <__NVIC_SystemReset+0x24>)
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002e12:	4904      	ldr	r1, [pc, #16]	@ (8002e24 <__NVIC_SystemReset+0x24>)
 8002e14:	4b04      	ldr	r3, [pc, #16]	@ (8002e28 <__NVIC_SystemReset+0x28>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e1a:	f3bf 8f4f 	dsb	sy
}
 8002e1e:	bf00      	nop
    __NOP();
 8002e20:	bf00      	nop
 8002e22:	e7fd      	b.n	8002e20 <__NVIC_SystemReset+0x20>
 8002e24:	e000ed00 	.word	0xe000ed00
 8002e28:	05fa0004 	.word	0x05fa0004

08002e2c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	6039      	str	r1, [r7, #0]
 8002e36:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e3e:	d806      	bhi.n	8002e4e <UART_init+0x22>
 8002e40:	4a56      	ldr	r2, [pc, #344]	@ (8002f9c <UART_init+0x170>)
 8002e42:	218a      	movs	r1, #138	@ 0x8a
 8002e44:	4856      	ldr	r0, [pc, #344]	@ (8002fa0 <UART_init+0x174>)
 8002e46:	f004 fe09 	bl	8007a5c <printf>
 8002e4a:	f7ff ffd9 	bl	8002e00 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d906      	bls.n	8002e62 <UART_init+0x36>
 8002e54:	4a53      	ldr	r2, [pc, #332]	@ (8002fa4 <UART_init+0x178>)
 8002e56:	218b      	movs	r1, #139	@ 0x8b
 8002e58:	4851      	ldr	r0, [pc, #324]	@ (8002fa0 <UART_init+0x174>)
 8002e5a:	f004 fdff 	bl	8007a5c <printf>
 8002e5e:	f7ff ffcf 	bl	8002e00 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002e62:	79fb      	ldrb	r3, [r7, #7]
 8002e64:	4a50      	ldr	r2, [pc, #320]	@ (8002fa8 <UART_init+0x17c>)
 8002e66:	2100      	movs	r1, #0
 8002e68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002e6c:	79fb      	ldrb	r3, [r7, #7]
 8002e6e:	4a4f      	ldr	r2, [pc, #316]	@ (8002fac <UART_init+0x180>)
 8002e70:	2100      	movs	r1, #0
 8002e72:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	4a4e      	ldr	r2, [pc, #312]	@ (8002fb0 <UART_init+0x184>)
 8002e78:	2100      	movs	r1, #0
 8002e7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002e7e:	79fa      	ldrb	r2, [r7, #7]
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	494c      	ldr	r1, [pc, #304]	@ (8002fb4 <UART_init+0x188>)
 8002e84:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002e88:	494b      	ldr	r1, [pc, #300]	@ (8002fb8 <UART_init+0x18c>)
 8002e8a:	019b      	lsls	r3, r3, #6
 8002e8c:	440b      	add	r3, r1
 8002e8e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	4a49      	ldr	r2, [pc, #292]	@ (8002fb8 <UART_init+0x18c>)
 8002e94:	019b      	lsls	r3, r3, #6
 8002e96:	4413      	add	r3, r2
 8002e98:	3304      	adds	r3, #4
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002e9e:	79fb      	ldrb	r3, [r7, #7]
 8002ea0:	4a45      	ldr	r2, [pc, #276]	@ (8002fb8 <UART_init+0x18c>)
 8002ea2:	019b      	lsls	r3, r3, #6
 8002ea4:	4413      	add	r3, r2
 8002ea6:	3308      	adds	r3, #8
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	4a42      	ldr	r2, [pc, #264]	@ (8002fb8 <UART_init+0x18c>)
 8002eb0:	019b      	lsls	r3, r3, #6
 8002eb2:	4413      	add	r3, r2
 8002eb4:	330c      	adds	r3, #12
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	4a3e      	ldr	r2, [pc, #248]	@ (8002fb8 <UART_init+0x18c>)
 8002ebe:	019b      	lsls	r3, r3, #6
 8002ec0:	4413      	add	r3, r2
 8002ec2:	3310      	adds	r3, #16
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002ec8:	79fb      	ldrb	r3, [r7, #7]
 8002eca:	4a3b      	ldr	r2, [pc, #236]	@ (8002fb8 <UART_init+0x18c>)
 8002ecc:	019b      	lsls	r3, r3, #6
 8002ece:	4413      	add	r3, r2
 8002ed0:	3318      	adds	r3, #24
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002ed6:	79fb      	ldrb	r3, [r7, #7]
 8002ed8:	4a37      	ldr	r2, [pc, #220]	@ (8002fb8 <UART_init+0x18c>)
 8002eda:	019b      	lsls	r3, r3, #6
 8002edc:	4413      	add	r3, r2
 8002ede:	3314      	adds	r3, #20
 8002ee0:	220c      	movs	r2, #12
 8002ee2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002ee4:	79fb      	ldrb	r3, [r7, #7]
 8002ee6:	4a34      	ldr	r2, [pc, #208]	@ (8002fb8 <UART_init+0x18c>)
 8002ee8:	019b      	lsls	r3, r3, #6
 8002eea:	4413      	add	r3, r2
 8002eec:	331c      	adds	r3, #28
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002ef2:	79fb      	ldrb	r3, [r7, #7]
 8002ef4:	019b      	lsls	r3, r3, #6
 8002ef6:	4a30      	ldr	r2, [pc, #192]	@ (8002fb8 <UART_init+0x18c>)
 8002ef8:	4413      	add	r3, r2
 8002efa:	4618      	mov	r0, r3
 8002efc:	f003 fd40 	bl	8006980 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	4a2d      	ldr	r2, [pc, #180]	@ (8002fb8 <UART_init+0x18c>)
 8002f04:	019b      	lsls	r3, r3, #6
 8002f06:	4413      	add	r3, r2
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	492a      	ldr	r1, [pc, #168]	@ (8002fb8 <UART_init+0x18c>)
 8002f10:	019b      	lsls	r3, r3, #6
 8002f12:	440b      	add	r3, r1
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f1a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002f1c:	79fb      	ldrb	r3, [r7, #7]
 8002f1e:	4a27      	ldr	r2, [pc, #156]	@ (8002fbc <UART_init+0x190>)
 8002f20:	56d3      	ldrsb	r3, [r2, r3]
 8002f22:	2201      	movs	r2, #1
 8002f24:	2101      	movs	r1, #1
 8002f26:	4618      	mov	r0, r3
 8002f28:	f001 fa23 	bl	8004372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002f2c:	79fb      	ldrb	r3, [r7, #7]
 8002f2e:	4a23      	ldr	r2, [pc, #140]	@ (8002fbc <UART_init+0x190>)
 8002f30:	56d3      	ldrsb	r3, [r2, r3]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f001 fa39 	bl	80043aa <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002f38:	79fb      	ldrb	r3, [r7, #7]
 8002f3a:	019b      	lsls	r3, r3, #6
 8002f3c:	4a1e      	ldr	r2, [pc, #120]	@ (8002fb8 <UART_init+0x18c>)
 8002f3e:	1898      	adds	r0, r3, r2
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	79fa      	ldrb	r2, [r7, #7]
 8002f44:	4919      	ldr	r1, [pc, #100]	@ (8002fac <UART_init+0x180>)
 8002f46:	5c8a      	ldrb	r2, [r1, r2]
 8002f48:	01db      	lsls	r3, r3, #7
 8002f4a:	4413      	add	r3, r2
 8002f4c:	4a1c      	ldr	r2, [pc, #112]	@ (8002fc0 <UART_init+0x194>)
 8002f4e:	4413      	add	r3, r2
 8002f50:	2201      	movs	r2, #1
 8002f52:	4619      	mov	r1, r3
 8002f54:	f003 fda5 	bl	8006aa2 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002f58:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc4 <UART_init+0x198>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6898      	ldr	r0, [r3, #8]
 8002f5e:	2300      	movs	r3, #0
 8002f60:	2202      	movs	r2, #2
 8002f62:	2100      	movs	r1, #0
 8002f64:	f004 fdda 	bl	8007b1c <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002f68:	4b16      	ldr	r3, [pc, #88]	@ (8002fc4 <UART_init+0x198>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68d8      	ldr	r0, [r3, #12]
 8002f6e:	2300      	movs	r3, #0
 8002f70:	2202      	movs	r2, #2
 8002f72:	2100      	movs	r1, #0
 8002f74:	f004 fdd2 	bl	8007b1c <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002f78:	4b12      	ldr	r3, [pc, #72]	@ (8002fc4 <UART_init+0x198>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6858      	ldr	r0, [r3, #4]
 8002f7e:	2300      	movs	r3, #0
 8002f80:	2202      	movs	r2, #2
 8002f82:	2100      	movs	r1, #0
 8002f84:	f004 fdca 	bl	8007b1c <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002f88:	79fb      	ldrb	r3, [r7, #7]
 8002f8a:	4a0f      	ldr	r2, [pc, #60]	@ (8002fc8 <UART_init+0x19c>)
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	0800da28 	.word	0x0800da28
 8002fa0:	0800da38 	.word	0x0800da38
 8002fa4:	0800da74 	.word	0x0800da74
 8002fa8:	20000c34 	.word	0x20000c34
 8002fac:	20000c30 	.word	0x20000c30
 8002fb0:	20000c40 	.word	0x20000c40
 8002fb4:	20000010 	.word	0x20000010
 8002fb8:	200009f0 	.word	0x200009f0
 8002fbc:	0800dd74 	.word	0x0800dd74
 8002fc0:	20000ab0 	.word	0x20000ab0
 8002fc4:	20000448 	.word	0x20000448
 8002fc8:	20000c4c 	.word	0x20000c4c

08002fcc <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d906      	bls.n	8002fea <UART_data_ready+0x1e>
 8002fdc:	4a07      	ldr	r2, [pc, #28]	@ (8002ffc <UART_data_ready+0x30>)
 8002fde:	21cd      	movs	r1, #205	@ 0xcd
 8002fe0:	4807      	ldr	r0, [pc, #28]	@ (8003000 <UART_data_ready+0x34>)
 8002fe2:	f004 fd3b 	bl	8007a5c <printf>
 8002fe6:	f7ff ff0b 	bl	8002e00 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	4a05      	ldr	r2, [pc, #20]	@ (8003004 <UART_data_ready+0x38>)
 8002fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	0800da74 	.word	0x0800da74
 8003000:	0800da38 	.word	0x0800da38
 8003004:	20000c40 	.word	0x20000c40

08003008 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	4603      	mov	r3, r0
 8003010:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	2b02      	cmp	r3, #2
 8003016:	d906      	bls.n	8003026 <UART_get_next_byte+0x1e>
 8003018:	4a22      	ldr	r2, [pc, #136]	@ (80030a4 <UART_get_next_byte+0x9c>)
 800301a:	21d9      	movs	r1, #217	@ 0xd9
 800301c:	4822      	ldr	r0, [pc, #136]	@ (80030a8 <UART_get_next_byte+0xa0>)
 800301e:	f004 fd1d 	bl	8007a5c <printf>
 8003022:	f7ff feed 	bl	8002e00 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8003026:	79fb      	ldrb	r3, [r7, #7]
 8003028:	4a20      	ldr	r2, [pc, #128]	@ (80030ac <UART_get_next_byte+0xa4>)
 800302a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <UART_get_next_byte+0x2e>
		return 0;
 8003032:	2300      	movs	r3, #0
 8003034:	e031      	b.n	800309a <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003036:	79fa      	ldrb	r2, [r7, #7]
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	491d      	ldr	r1, [pc, #116]	@ (80030b0 <UART_get_next_byte+0xa8>)
 800303c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003040:	491c      	ldr	r1, [pc, #112]	@ (80030b4 <UART_get_next_byte+0xac>)
 8003042:	01d2      	lsls	r2, r2, #7
 8003044:	440a      	add	r2, r1
 8003046:	4413      	add	r3, r2
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	4a18      	ldr	r2, [pc, #96]	@ (80030b0 <UART_get_next_byte+0xa8>)
 8003050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003054:	1c5a      	adds	r2, r3, #1
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800305c:	4914      	ldr	r1, [pc, #80]	@ (80030b0 <UART_get_next_byte+0xa8>)
 800305e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	4a14      	ldr	r2, [pc, #80]	@ (80030b8 <UART_get_next_byte+0xb0>)
 8003066:	56d3      	ldrsb	r3, [r2, r3]
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff fea5 	bl	8002db8 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 800306e:	79fb      	ldrb	r3, [r7, #7]
 8003070:	4a12      	ldr	r2, [pc, #72]	@ (80030bc <UART_get_next_byte+0xb4>)
 8003072:	5cd3      	ldrb	r3, [r2, r3]
 8003074:	4619      	mov	r1, r3
 8003076:	79fb      	ldrb	r3, [r7, #7]
 8003078:	4a0d      	ldr	r2, [pc, #52]	@ (80030b0 <UART_get_next_byte+0xa8>)
 800307a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307e:	4299      	cmp	r1, r3
 8003080:	d104      	bne.n	800308c <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	4a09      	ldr	r2, [pc, #36]	@ (80030ac <UART_get_next_byte+0xa4>)
 8003086:	2100      	movs	r1, #0
 8003088:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	4a0a      	ldr	r2, [pc, #40]	@ (80030b8 <UART_get_next_byte+0xb0>)
 8003090:	56d3      	ldrsb	r3, [r2, r3]
 8003092:	4618      	mov	r0, r3
 8003094:	f7ff fe74 	bl	8002d80 <__NVIC_EnableIRQ>
	return ret;
 8003098:	7bfb      	ldrb	r3, [r7, #15]
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	0800da74 	.word	0x0800da74
 80030a8:	0800da38 	.word	0x0800da38
 80030ac:	20000c40 	.word	0x20000c40
 80030b0:	20000c34 	.word	0x20000c34
 80030b4:	20000ab0 	.word	0x20000ab0
 80030b8:	0800dd74 	.word	0x0800dd74
 80030bc:	20000c30 	.word	0x20000c30

080030c0 <UART_getc>:
 * @param	UART_Handle : UART_Handle.Instance = USART1, USART2 ou USART6
 * @post	Si le caractere reu est 0, il n'est pas possible de faire la difference avec le cas o aucun caractere n'est reu.
 * @ret		Le caractere reu, sur 8 bits.
 */
uint8_t UART_getc(uart_id_e uart_id)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	4603      	mov	r3, r0
 80030c8:	71fb      	strb	r3, [r7, #7]
	return UART_get_next_byte(uart_id);
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff ff9b 	bl	8003008 <UART_get_next_byte>
 80030d2:	4603      	mov	r3, r0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	460a      	mov	r2, r1
 80030e6:	71fb      	strb	r3, [r7, #7]
 80030e8:	4613      	mov	r3, r2
 80030ea:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80030ec:	79fb      	ldrb	r3, [r7, #7]
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d907      	bls.n	8003102 <UART_putc+0x26>
 80030f2:	4a16      	ldr	r2, [pc, #88]	@ (800314c <UART_putc+0x70>)
 80030f4:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 80030f8:	4815      	ldr	r0, [pc, #84]	@ (8003150 <UART_putc+0x74>)
 80030fa:	f004 fcaf 	bl	8007a5c <printf>
 80030fe:	f7ff fe7f 	bl	8002e00 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8003102:	79fb      	ldrb	r3, [r7, #7]
 8003104:	4a13      	ldr	r2, [pc, #76]	@ (8003154 <UART_putc+0x78>)
 8003106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d019      	beq.n	8003142 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	4a11      	ldr	r2, [pc, #68]	@ (8003158 <UART_putc+0x7c>)
 8003112:	56d3      	ldrsb	r3, [r2, r3]
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff fe4f 	bl	8002db8 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800311a:	79fb      	ldrb	r3, [r7, #7]
 800311c:	019b      	lsls	r3, r3, #6
 800311e:	4a0f      	ldr	r2, [pc, #60]	@ (800315c <UART_putc+0x80>)
 8003120:	4413      	add	r3, r2
 8003122:	1db9      	adds	r1, r7, #6
 8003124:	2201      	movs	r2, #1
 8003126:	4618      	mov	r0, r3
 8003128:	f003 fc77 	bl	8006a1a <HAL_UART_Transmit_IT>
 800312c:	4603      	mov	r3, r0
 800312e:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003130:	79fb      	ldrb	r3, [r7, #7]
 8003132:	4a09      	ldr	r2, [pc, #36]	@ (8003158 <UART_putc+0x7c>)
 8003134:	56d3      	ldrsb	r3, [r2, r3]
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff fe22 	bl	8002d80 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 800313c:	7bfb      	ldrb	r3, [r7, #15]
 800313e:	2b02      	cmp	r3, #2
 8003140:	d0e5      	beq.n	800310e <UART_putc+0x32>
	}
}
 8003142:	bf00      	nop
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	0800da74 	.word	0x0800da74
 8003150:	0800da38 	.word	0x0800da38
 8003154:	20000c4c 	.word	0x20000c4c
 8003158:	0800dd74 	.word	0x0800dd74
 800315c:	200009f0 	.word	0x200009f0

08003160 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8003160:	b480      	push	{r7}
 8003162:	b087      	sub	sp, #28
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
 800316c:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 800316e:	7bfb      	ldrb	r3, [r7, #15]
 8003170:	4a13      	ldr	r2, [pc, #76]	@ (80031c0 <UART_impolite_force_puts_on_uart+0x60>)
 8003172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d01d      	beq.n	80031b6 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800317a:	7bfb      	ldrb	r3, [r7, #15]
 800317c:	4a11      	ldr	r2, [pc, #68]	@ (80031c4 <UART_impolite_force_puts_on_uart+0x64>)
 800317e:	019b      	lsls	r3, r3, #6
 8003180:	4413      	add	r3, r2
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8003186:	2300      	movs	r3, #0
 8003188:	617b      	str	r3, [r7, #20]
 800318a:	e010      	b.n	80031ae <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 800318c:	bf00      	nop
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f9      	beq.n	800318e <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 800319a:	68ba      	ldr	r2, [r7, #8]
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	4413      	add	r3, r2
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	3301      	adds	r3, #1
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d3ea      	bcc.n	800318c <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80031b6:	bf00      	nop
 80031b8:	371c      	adds	r7, #28
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	20000c4c 	.word	0x20000c4c
 80031c4:	200009f0 	.word	0x200009f0

080031c8 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80031cc:	4802      	ldr	r0, [pc, #8]	@ (80031d8 <USART1_IRQHandler+0x10>)
 80031ce:	f003 fcbd 	bl	8006b4c <HAL_UART_IRQHandler>
}
 80031d2:	bf00      	nop
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	200009f0 	.word	0x200009f0

080031dc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80031e0:	4802      	ldr	r0, [pc, #8]	@ (80031ec <USART2_IRQHandler+0x10>)
 80031e2:	f003 fcb3 	bl	8006b4c <HAL_UART_IRQHandler>
}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	20000a30 	.word	0x20000a30

080031f0 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80031f4:	4802      	ldr	r0, [pc, #8]	@ (8003200 <USART3_IRQHandler+0x10>)
 80031f6:	f003 fca9 	bl	8006b4c <HAL_UART_IRQHandler>
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20000a70 	.word	0x20000a70

08003204 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a24      	ldr	r2, [pc, #144]	@ (80032a4 <HAL_UART_RxCpltCallback+0xa0>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d102      	bne.n	800321c <HAL_UART_RxCpltCallback+0x18>
 8003216:	2300      	movs	r3, #0
 8003218:	73fb      	strb	r3, [r7, #15]
 800321a:	e00e      	b.n	800323a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a21      	ldr	r2, [pc, #132]	@ (80032a8 <HAL_UART_RxCpltCallback+0xa4>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d102      	bne.n	800322c <HAL_UART_RxCpltCallback+0x28>
 8003226:	2301      	movs	r3, #1
 8003228:	73fb      	strb	r3, [r7, #15]
 800322a:	e006      	b.n	800323a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a1e      	ldr	r2, [pc, #120]	@ (80032ac <HAL_UART_RxCpltCallback+0xa8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d131      	bne.n	800329a <HAL_UART_RxCpltCallback+0x96>
 8003236:	2302      	movs	r3, #2
 8003238:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800323a:	7bfb      	ldrb	r3, [r7, #15]
 800323c:	4a1c      	ldr	r2, [pc, #112]	@ (80032b0 <HAL_UART_RxCpltCallback+0xac>)
 800323e:	2101      	movs	r1, #1
 8003240:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003244:	7bfb      	ldrb	r3, [r7, #15]
 8003246:	4a1b      	ldr	r2, [pc, #108]	@ (80032b4 <HAL_UART_RxCpltCallback+0xb0>)
 8003248:	5cd3      	ldrb	r3, [r2, r3]
 800324a:	3301      	adds	r3, #1
 800324c:	425a      	negs	r2, r3
 800324e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003252:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003256:	bf58      	it	pl
 8003258:	4253      	negpl	r3, r2
 800325a:	7bfa      	ldrb	r2, [r7, #15]
 800325c:	b2d9      	uxtb	r1, r3
 800325e:	4b15      	ldr	r3, [pc, #84]	@ (80032b4 <HAL_UART_RxCpltCallback+0xb0>)
 8003260:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8003262:	7bfb      	ldrb	r3, [r7, #15]
 8003264:	019b      	lsls	r3, r3, #6
 8003266:	4a14      	ldr	r2, [pc, #80]	@ (80032b8 <HAL_UART_RxCpltCallback+0xb4>)
 8003268:	1898      	adds	r0, r3, r2
 800326a:	7bfb      	ldrb	r3, [r7, #15]
 800326c:	7bfa      	ldrb	r2, [r7, #15]
 800326e:	4911      	ldr	r1, [pc, #68]	@ (80032b4 <HAL_UART_RxCpltCallback+0xb0>)
 8003270:	5c8a      	ldrb	r2, [r1, r2]
 8003272:	01db      	lsls	r3, r3, #7
 8003274:	4413      	add	r3, r2
 8003276:	4a11      	ldr	r2, [pc, #68]	@ (80032bc <HAL_UART_RxCpltCallback+0xb8>)
 8003278:	4413      	add	r3, r2
 800327a:	2201      	movs	r2, #1
 800327c:	4619      	mov	r1, r3
 800327e:	f003 fc10 	bl	8006aa2 <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 8003282:	7bfb      	ldrb	r3, [r7, #15]
 8003284:	4a0e      	ldr	r2, [pc, #56]	@ (80032c0 <HAL_UART_RxCpltCallback+0xbc>)
 8003286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d006      	beq.n	800329c <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 800328e:	7bfb      	ldrb	r3, [r7, #15]
 8003290:	4a0b      	ldr	r2, [pc, #44]	@ (80032c0 <HAL_UART_RxCpltCallback+0xbc>)
 8003292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003296:	4798      	blx	r3
 8003298:	e000      	b.n	800329c <HAL_UART_RxCpltCallback+0x98>
	else return;
 800329a:	bf00      	nop
}
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40013800 	.word	0x40013800
 80032a8:	40004400 	.word	0x40004400
 80032ac:	40004800 	.word	0x40004800
 80032b0:	20000c40 	.word	0x20000c40
 80032b4:	20000c30 	.word	0x20000c30
 80032b8:	200009f0 	.word	0x200009f0
 80032bc:	20000ab0 	.word	0x20000ab0
 80032c0:	20000c58 	.word	0x20000c58

080032c4 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b08c      	sub	sp, #48	@ 0x30
 80032c8:	af02      	add	r7, sp, #8
 80032ca:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	22c0      	movs	r2, #192	@ 0xc0
 80032d2:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2200      	movs	r2, #0
 80032da:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2200      	movs	r2, #0
 80032e2:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2200      	movs	r2, #0
 80032ea:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2200      	movs	r2, #0
 80032f2:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2200      	movs	r2, #0
 80032fa:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2200      	movs	r2, #0
 8003302:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a53      	ldr	r2, [pc, #332]	@ (8003458 <HAL_UART_MspInit+0x194>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d142      	bne.n	8003394 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 800330e:	4b53      	ldr	r3, [pc, #332]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	4a52      	ldr	r2, [pc, #328]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003314:	f043 0301 	orr.w	r3, r3, #1
 8003318:	6193      	str	r3, [r2, #24]
 800331a:	4b50      	ldr	r3, [pc, #320]	@ (800345c <HAL_UART_MspInit+0x198>)
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	623b      	str	r3, [r7, #32]
 8003324:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003326:	4b4d      	ldr	r3, [pc, #308]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	4a4c      	ldr	r2, [pc, #304]	@ (800345c <HAL_UART_MspInit+0x198>)
 800332c:	f043 0308 	orr.w	r3, r3, #8
 8003330:	6193      	str	r3, [r2, #24]
 8003332:	4b4a      	ldr	r3, [pc, #296]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	f003 0308 	and.w	r3, r3, #8
 800333a:	61fb      	str	r3, [r7, #28]
 800333c:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 800333e:	2303      	movs	r3, #3
 8003340:	9300      	str	r3, [sp, #0]
 8003342:	2301      	movs	r3, #1
 8003344:	2202      	movs	r2, #2
 8003346:	2140      	movs	r1, #64	@ 0x40
 8003348:	4845      	ldr	r0, [pc, #276]	@ (8003460 <HAL_UART_MspInit+0x19c>)
 800334a:	f7fe fb49 	bl	80019e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800334e:	2303      	movs	r3, #3
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	2301      	movs	r3, #1
 8003354:	2200      	movs	r2, #0
 8003356:	2180      	movs	r1, #128	@ 0x80
 8003358:	4841      	ldr	r0, [pc, #260]	@ (8003460 <HAL_UART_MspInit+0x19c>)
 800335a:	f7fe fb41 	bl	80019e0 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 800335e:	4b41      	ldr	r3, [pc, #260]	@ (8003464 <HAL_UART_MspInit+0x1a0>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800336a:	627b      	str	r3, [r7, #36]	@ 0x24
 800336c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336e:	f043 0304 	orr.w	r3, r3, #4
 8003372:	627b      	str	r3, [r7, #36]	@ 0x24
 8003374:	4a3b      	ldr	r2, [pc, #236]	@ (8003464 <HAL_UART_MspInit+0x1a0>)
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800337a:	4b38      	ldr	r3, [pc, #224]	@ (800345c <HAL_UART_MspInit+0x198>)
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	4a37      	ldr	r2, [pc, #220]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003380:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003384:	6193      	str	r3, [r2, #24]
 8003386:	4b35      	ldr	r3, [pc, #212]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8003392:	e05c      	b.n	800344e <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a33      	ldr	r2, [pc, #204]	@ (8003468 <HAL_UART_MspInit+0x1a4>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d128      	bne.n	80033f0 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800339e:	4b2f      	ldr	r3, [pc, #188]	@ (800345c <HAL_UART_MspInit+0x198>)
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	4a2e      	ldr	r2, [pc, #184]	@ (800345c <HAL_UART_MspInit+0x198>)
 80033a4:	f043 0304 	orr.w	r3, r3, #4
 80033a8:	6193      	str	r3, [r2, #24]
 80033aa:	4b2c      	ldr	r3, [pc, #176]	@ (800345c <HAL_UART_MspInit+0x198>)
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	f003 0304 	and.w	r3, r3, #4
 80033b2:	617b      	str	r3, [r7, #20]
 80033b4:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80033b6:	2303      	movs	r3, #3
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	2301      	movs	r3, #1
 80033bc:	2202      	movs	r2, #2
 80033be:	2104      	movs	r1, #4
 80033c0:	482a      	ldr	r0, [pc, #168]	@ (800346c <HAL_UART_MspInit+0x1a8>)
 80033c2:	f7fe fb0d 	bl	80019e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80033c6:	2303      	movs	r3, #3
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	2301      	movs	r3, #1
 80033cc:	2200      	movs	r2, #0
 80033ce:	2108      	movs	r1, #8
 80033d0:	4826      	ldr	r0, [pc, #152]	@ (800346c <HAL_UART_MspInit+0x1a8>)
 80033d2:	f7fe fb05 	bl	80019e0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80033d6:	4b21      	ldr	r3, [pc, #132]	@ (800345c <HAL_UART_MspInit+0x198>)
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	4a20      	ldr	r2, [pc, #128]	@ (800345c <HAL_UART_MspInit+0x198>)
 80033dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033e0:	61d3      	str	r3, [r2, #28]
 80033e2:	4b1e      	ldr	r3, [pc, #120]	@ (800345c <HAL_UART_MspInit+0x198>)
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ea:	613b      	str	r3, [r7, #16]
 80033ec:	693b      	ldr	r3, [r7, #16]
}
 80033ee:	e02e      	b.n	800344e <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003470 <HAL_UART_MspInit+0x1ac>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d129      	bne.n	800344e <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80033fa:	4b18      	ldr	r3, [pc, #96]	@ (800345c <HAL_UART_MspInit+0x198>)
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	4a17      	ldr	r2, [pc, #92]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003400:	f043 0308 	orr.w	r3, r3, #8
 8003404:	6193      	str	r3, [r2, #24]
 8003406:	4b15      	ldr	r3, [pc, #84]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	f003 0308 	and.w	r3, r3, #8
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003412:	2303      	movs	r3, #3
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	2301      	movs	r3, #1
 8003418:	2202      	movs	r2, #2
 800341a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800341e:	4810      	ldr	r0, [pc, #64]	@ (8003460 <HAL_UART_MspInit+0x19c>)
 8003420:	f7fe fade 	bl	80019e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003424:	2303      	movs	r3, #3
 8003426:	9300      	str	r3, [sp, #0]
 8003428:	2301      	movs	r3, #1
 800342a:	2200      	movs	r2, #0
 800342c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003430:	480b      	ldr	r0, [pc, #44]	@ (8003460 <HAL_UART_MspInit+0x19c>)
 8003432:	f7fe fad5 	bl	80019e0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8003436:	4b09      	ldr	r3, [pc, #36]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	4a08      	ldr	r2, [pc, #32]	@ (800345c <HAL_UART_MspInit+0x198>)
 800343c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003440:	61d3      	str	r3, [r2, #28]
 8003442:	4b06      	ldr	r3, [pc, #24]	@ (800345c <HAL_UART_MspInit+0x198>)
 8003444:	69db      	ldr	r3, [r3, #28]
 8003446:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800344a:	60bb      	str	r3, [r7, #8]
 800344c:	68bb      	ldr	r3, [r7, #8]
}
 800344e:	bf00      	nop
 8003450:	3728      	adds	r7, #40	@ 0x28
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	40013800 	.word	0x40013800
 800345c:	40021000 	.word	0x40021000
 8003460:	40010c00 	.word	0x40010c00
 8003464:	40010000 	.word	0x40010000
 8003468:	40004400 	.word	0x40004400
 800346c:	40010800 	.word	0x40010800
 8003470:	40004800 	.word	0x40004800

08003474 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003480:	2b08      	cmp	r3, #8
 8003482:	d106      	bne.n	8003492 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	63da      	str	r2, [r3, #60]	@ 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2222      	movs	r2, #34	@ 0x22
 800348e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }

}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	bc80      	pop	{r7}
 800349a:	4770      	bx	lr

0800349c <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80034a0:	4b03      	ldr	r3, [pc, #12]	@ (80034b0 <WWDG_IRQHandler+0x14>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4903      	ldr	r1, [pc, #12]	@ (80034b4 <WWDG_IRQHandler+0x18>)
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fe fe08 	bl	80020bc <dump_printf>
	while(1);
 80034ac:	bf00      	nop
 80034ae:	e7fd      	b.n	80034ac <WWDG_IRQHandler+0x10>
 80034b0:	2000001c 	.word	0x2000001c
 80034b4:	0800db04 	.word	0x0800db04

080034b8 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80034bc:	4b03      	ldr	r3, [pc, #12]	@ (80034cc <PVD_IRQHandler+0x14>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4903      	ldr	r1, [pc, #12]	@ (80034d0 <PVD_IRQHandler+0x18>)
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fe fdfa 	bl	80020bc <dump_printf>
	while(1);
 80034c8:	bf00      	nop
 80034ca:	e7fd      	b.n	80034c8 <PVD_IRQHandler+0x10>
 80034cc:	2000001c 	.word	0x2000001c
 80034d0:	0800db0c 	.word	0x0800db0c

080034d4 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80034d8:	4b03      	ldr	r3, [pc, #12]	@ (80034e8 <TAMPER_IRQHandler+0x14>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4903      	ldr	r1, [pc, #12]	@ (80034ec <TAMPER_IRQHandler+0x18>)
 80034de:	4618      	mov	r0, r3
 80034e0:	f7fe fdec 	bl	80020bc <dump_printf>
	while(1);
 80034e4:	bf00      	nop
 80034e6:	e7fd      	b.n	80034e4 <TAMPER_IRQHandler+0x10>
 80034e8:	2000001c 	.word	0x2000001c
 80034ec:	0800db10 	.word	0x0800db10

080034f0 <FLASH_IRQHandler>:
	dump_printf(msg, "RTC");
	while(1);
}

__weak void FLASH_IRQHandler(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80034f4:	4b03      	ldr	r3, [pc, #12]	@ (8003504 <FLASH_IRQHandler+0x14>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4903      	ldr	r1, [pc, #12]	@ (8003508 <FLASH_IRQHandler+0x18>)
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fe fdde 	bl	80020bc <dump_printf>
	while(1);
 8003500:	bf00      	nop
 8003502:	e7fd      	b.n	8003500 <FLASH_IRQHandler+0x10>
 8003504:	2000001c 	.word	0x2000001c
 8003508:	0800db1c 	.word	0x0800db1c

0800350c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003510:	4b03      	ldr	r3, [pc, #12]	@ (8003520 <RCC_IRQHandler+0x14>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4903      	ldr	r1, [pc, #12]	@ (8003524 <RCC_IRQHandler+0x18>)
 8003516:	4618      	mov	r0, r3
 8003518:	f7fe fdd0 	bl	80020bc <dump_printf>
	while(1);
 800351c:	bf00      	nop
 800351e:	e7fd      	b.n	800351c <RCC_IRQHandler+0x10>
 8003520:	2000001c 	.word	0x2000001c
 8003524:	0800db24 	.word	0x0800db24

08003528 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 800352c:	4b03      	ldr	r3, [pc, #12]	@ (800353c <DMA1_Channel2_IRQHandler+0x14>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4903      	ldr	r1, [pc, #12]	@ (8003540 <DMA1_Channel2_IRQHandler+0x18>)
 8003532:	4618      	mov	r0, r3
 8003534:	f7fe fdc2 	bl	80020bc <dump_printf>
	while(1);
 8003538:	bf00      	nop
 800353a:	e7fd      	b.n	8003538 <DMA1_Channel2_IRQHandler+0x10>
 800353c:	2000001c 	.word	0x2000001c
 8003540:	0800db60 	.word	0x0800db60

08003544 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003548:	4b03      	ldr	r3, [pc, #12]	@ (8003558 <DMA1_Channel3_IRQHandler+0x14>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4903      	ldr	r1, [pc, #12]	@ (800355c <DMA1_Channel3_IRQHandler+0x18>)
 800354e:	4618      	mov	r0, r3
 8003550:	f7fe fdb4 	bl	80020bc <dump_printf>
	while(1);
 8003554:	bf00      	nop
 8003556:	e7fd      	b.n	8003554 <DMA1_Channel3_IRQHandler+0x10>
 8003558:	2000001c 	.word	0x2000001c
 800355c:	0800db70 	.word	0x0800db70

08003560 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003564:	4b03      	ldr	r3, [pc, #12]	@ (8003574 <DMA1_Channel4_IRQHandler+0x14>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4903      	ldr	r1, [pc, #12]	@ (8003578 <DMA1_Channel4_IRQHandler+0x18>)
 800356a:	4618      	mov	r0, r3
 800356c:	f7fe fda6 	bl	80020bc <dump_printf>
	while(1);
 8003570:	bf00      	nop
 8003572:	e7fd      	b.n	8003570 <DMA1_Channel4_IRQHandler+0x10>
 8003574:	2000001c 	.word	0x2000001c
 8003578:	0800db80 	.word	0x0800db80

0800357c <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003580:	4b03      	ldr	r3, [pc, #12]	@ (8003590 <DMA1_Channel5_IRQHandler+0x14>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4903      	ldr	r1, [pc, #12]	@ (8003594 <DMA1_Channel5_IRQHandler+0x18>)
 8003586:	4618      	mov	r0, r3
 8003588:	f7fe fd98 	bl	80020bc <dump_printf>
	while(1);
 800358c:	bf00      	nop
 800358e:	e7fd      	b.n	800358c <DMA1_Channel5_IRQHandler+0x10>
 8003590:	2000001c 	.word	0x2000001c
 8003594:	0800db90 	.word	0x0800db90

08003598 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 800359c:	4b03      	ldr	r3, [pc, #12]	@ (80035ac <DMA1_Channel6_IRQHandler+0x14>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4903      	ldr	r1, [pc, #12]	@ (80035b0 <DMA1_Channel6_IRQHandler+0x18>)
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7fe fd8a 	bl	80020bc <dump_printf>
	while(1);
 80035a8:	bf00      	nop
 80035aa:	e7fd      	b.n	80035a8 <DMA1_Channel6_IRQHandler+0x10>
 80035ac:	2000001c 	.word	0x2000001c
 80035b0:	0800dba0 	.word	0x0800dba0

080035b4 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80035b8:	4b03      	ldr	r3, [pc, #12]	@ (80035c8 <DMA1_Channel7_IRQHandler+0x14>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4903      	ldr	r1, [pc, #12]	@ (80035cc <DMA1_Channel7_IRQHandler+0x18>)
 80035be:	4618      	mov	r0, r3
 80035c0:	f7fe fd7c 	bl	80020bc <dump_printf>
	while(1);
 80035c4:	bf00      	nop
 80035c6:	e7fd      	b.n	80035c4 <DMA1_Channel7_IRQHandler+0x10>
 80035c8:	2000001c 	.word	0x2000001c
 80035cc:	0800dbb0 	.word	0x0800dbb0

080035d0 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80035d4:	4b03      	ldr	r3, [pc, #12]	@ (80035e4 <ADC1_2_IRQHandler+0x14>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4903      	ldr	r1, [pc, #12]	@ (80035e8 <ADC1_2_IRQHandler+0x18>)
 80035da:	4618      	mov	r0, r3
 80035dc:	f7fe fd6e 	bl	80020bc <dump_printf>
	while(1);
 80035e0:	bf00      	nop
 80035e2:	e7fd      	b.n	80035e0 <ADC1_2_IRQHandler+0x10>
 80035e4:	2000001c 	.word	0x2000001c
 80035e8:	0800dbc0 	.word	0x0800dbc0

080035ec <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80035f0:	4b03      	ldr	r3, [pc, #12]	@ (8003600 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4903      	ldr	r1, [pc, #12]	@ (8003604 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fe fd60 	bl	80020bc <dump_printf>
	while(1);
 80035fc:	bf00      	nop
 80035fe:	e7fd      	b.n	80035fc <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003600:	2000001c 	.word	0x2000001c
 8003604:	0800dbc8 	.word	0x0800dbc8

08003608 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 800360c:	4b03      	ldr	r3, [pc, #12]	@ (800361c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4903      	ldr	r1, [pc, #12]	@ (8003620 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8003612:	4618      	mov	r0, r3
 8003614:	f7fe fd52 	bl	80020bc <dump_printf>
	while(1);
 8003618:	bf00      	nop
 800361a:	e7fd      	b.n	8003618 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 800361c:	2000001c 	.word	0x2000001c
 8003620:	0800dbd8 	.word	0x0800dbd8

08003624 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003628:	4b03      	ldr	r3, [pc, #12]	@ (8003638 <CAN1_RX1_IRQHandler+0x14>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4903      	ldr	r1, [pc, #12]	@ (800363c <CAN1_RX1_IRQHandler+0x18>)
 800362e:	4618      	mov	r0, r3
 8003630:	f7fe fd44 	bl	80020bc <dump_printf>
	while(1);
 8003634:	bf00      	nop
 8003636:	e7fd      	b.n	8003634 <CAN1_RX1_IRQHandler+0x10>
 8003638:	2000001c 	.word	0x2000001c
 800363c:	0800dbe8 	.word	0x0800dbe8

08003640 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003644:	4b03      	ldr	r3, [pc, #12]	@ (8003654 <CAN1_SCE_IRQHandler+0x14>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4903      	ldr	r1, [pc, #12]	@ (8003658 <CAN1_SCE_IRQHandler+0x18>)
 800364a:	4618      	mov	r0, r3
 800364c:	f7fe fd36 	bl	80020bc <dump_printf>
	while(1);
 8003650:	bf00      	nop
 8003652:	e7fd      	b.n	8003650 <CAN1_SCE_IRQHandler+0x10>
 8003654:	2000001c 	.word	0x2000001c
 8003658:	0800dbf4 	.word	0x0800dbf4

0800365c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003660:	4b03      	ldr	r3, [pc, #12]	@ (8003670 <TIM1_BRK_IRQHandler+0x14>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4903      	ldr	r1, [pc, #12]	@ (8003674 <TIM1_BRK_IRQHandler+0x18>)
 8003666:	4618      	mov	r0, r3
 8003668:	f7fe fd28 	bl	80020bc <dump_printf>
	while(1);
 800366c:	bf00      	nop
 800366e:	e7fd      	b.n	800366c <TIM1_BRK_IRQHandler+0x10>
 8003670:	2000001c 	.word	0x2000001c
 8003674:	0800dc08 	.word	0x0800dc08

08003678 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 800367c:	4b03      	ldr	r3, [pc, #12]	@ (800368c <TIM1_TRG_COM_IRQHandler+0x14>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4903      	ldr	r1, [pc, #12]	@ (8003690 <TIM1_TRG_COM_IRQHandler+0x18>)
 8003682:	4618      	mov	r0, r3
 8003684:	f7fe fd1a 	bl	80020bc <dump_printf>
	while(1);
 8003688:	bf00      	nop
 800368a:	e7fd      	b.n	8003688 <TIM1_TRG_COM_IRQHandler+0x10>
 800368c:	2000001c 	.word	0x2000001c
 8003690:	0800dc1c 	.word	0x0800dc1c

08003694 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8003698:	4b03      	ldr	r3, [pc, #12]	@ (80036a8 <TIM1_CC_IRQHandler+0x14>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4903      	ldr	r1, [pc, #12]	@ (80036ac <TIM1_CC_IRQHandler+0x18>)
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fe fd0c 	bl	80020bc <dump_printf>
	while(1);
 80036a4:	bf00      	nop
 80036a6:	e7fd      	b.n	80036a4 <TIM1_CC_IRQHandler+0x10>
 80036a8:	2000001c 	.word	0x2000001c
 80036ac:	0800dc2c 	.word	0x0800dc2c

080036b0 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80036b4:	4b03      	ldr	r3, [pc, #12]	@ (80036c4 <I2C1_EV_IRQHandler+0x14>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4903      	ldr	r1, [pc, #12]	@ (80036c8 <I2C1_EV_IRQHandler+0x18>)
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fe fcfe 	bl	80020bc <dump_printf>
	while(1);
 80036c0:	bf00      	nop
 80036c2:	e7fd      	b.n	80036c0 <I2C1_EV_IRQHandler+0x10>
 80036c4:	2000001c 	.word	0x2000001c
 80036c8:	0800dc4c 	.word	0x0800dc4c

080036cc <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80036d0:	4b03      	ldr	r3, [pc, #12]	@ (80036e0 <I2C1_ER_IRQHandler+0x14>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4903      	ldr	r1, [pc, #12]	@ (80036e4 <I2C1_ER_IRQHandler+0x18>)
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fe fcf0 	bl	80020bc <dump_printf>
	while(1);
 80036dc:	bf00      	nop
 80036de:	e7fd      	b.n	80036dc <I2C1_ER_IRQHandler+0x10>
 80036e0:	2000001c 	.word	0x2000001c
 80036e4:	0800dc54 	.word	0x0800dc54

080036e8 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80036ec:	4b03      	ldr	r3, [pc, #12]	@ (80036fc <I2C2_EV_IRQHandler+0x14>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4903      	ldr	r1, [pc, #12]	@ (8003700 <I2C2_EV_IRQHandler+0x18>)
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7fe fce2 	bl	80020bc <dump_printf>
	while(1);
 80036f8:	bf00      	nop
 80036fa:	e7fd      	b.n	80036f8 <I2C2_EV_IRQHandler+0x10>
 80036fc:	2000001c 	.word	0x2000001c
 8003700:	0800dc5c 	.word	0x0800dc5c

08003704 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003708:	4b03      	ldr	r3, [pc, #12]	@ (8003718 <I2C2_ER_IRQHandler+0x14>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4903      	ldr	r1, [pc, #12]	@ (800371c <I2C2_ER_IRQHandler+0x18>)
 800370e:	4618      	mov	r0, r3
 8003710:	f7fe fcd4 	bl	80020bc <dump_printf>
	while(1);
 8003714:	bf00      	nop
 8003716:	e7fd      	b.n	8003714 <I2C2_ER_IRQHandler+0x10>
 8003718:	2000001c 	.word	0x2000001c
 800371c:	0800dc64 	.word	0x0800dc64

08003720 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003724:	4b03      	ldr	r3, [pc, #12]	@ (8003734 <SPI1_IRQHandler+0x14>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4903      	ldr	r1, [pc, #12]	@ (8003738 <SPI1_IRQHandler+0x18>)
 800372a:	4618      	mov	r0, r3
 800372c:	f7fe fcc6 	bl	80020bc <dump_printf>
	while(1);
 8003730:	bf00      	nop
 8003732:	e7fd      	b.n	8003730 <SPI1_IRQHandler+0x10>
 8003734:	2000001c 	.word	0x2000001c
 8003738:	0800dc6c 	.word	0x0800dc6c

0800373c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003740:	4b03      	ldr	r3, [pc, #12]	@ (8003750 <SPI2_IRQHandler+0x14>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4903      	ldr	r1, [pc, #12]	@ (8003754 <SPI2_IRQHandler+0x18>)
 8003746:	4618      	mov	r0, r3
 8003748:	f7fe fcb8 	bl	80020bc <dump_printf>
	while(1);
 800374c:	bf00      	nop
 800374e:	e7fd      	b.n	800374c <SPI2_IRQHandler+0x10>
 8003750:	2000001c 	.word	0x2000001c
 8003754:	0800dc74 	.word	0x0800dc74

08003758 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 800375c:	4b03      	ldr	r3, [pc, #12]	@ (800376c <RTC_Alarm_IRQHandler+0x14>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4903      	ldr	r1, [pc, #12]	@ (8003770 <RTC_Alarm_IRQHandler+0x18>)
 8003762:	4618      	mov	r0, r3
 8003764:	f7fe fcaa 	bl	80020bc <dump_printf>
	while(1);
 8003768:	bf00      	nop
 800376a:	e7fd      	b.n	8003768 <RTC_Alarm_IRQHandler+0x10>
 800376c:	2000001c 	.word	0x2000001c
 8003770:	0800dca0 	.word	0x0800dca0

08003774 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003778:	4b03      	ldr	r3, [pc, #12]	@ (8003788 <USBWakeUp_IRQHandler+0x14>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4903      	ldr	r1, [pc, #12]	@ (800378c <USBWakeUp_IRQHandler+0x18>)
 800377e:	4618      	mov	r0, r3
 8003780:	f7fe fc9c 	bl	80020bc <dump_printf>
}
 8003784:	bf00      	nop
 8003786:	bd80      	pop	{r7, pc}
 8003788:	2000001c 	.word	0x2000001c
 800378c:	0800dcac 	.word	0x0800dcac

08003790 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003794:	4b15      	ldr	r3, [pc, #84]	@ (80037ec <SystemInit+0x5c>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a14      	ldr	r2, [pc, #80]	@ (80037ec <SystemInit+0x5c>)
 800379a:	f043 0301 	orr.w	r3, r3, #1
 800379e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80037a0:	4b12      	ldr	r3, [pc, #72]	@ (80037ec <SystemInit+0x5c>)
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	4911      	ldr	r1, [pc, #68]	@ (80037ec <SystemInit+0x5c>)
 80037a6:	4b12      	ldr	r3, [pc, #72]	@ (80037f0 <SystemInit+0x60>)
 80037a8:	4013      	ands	r3, r2
 80037aa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80037ac:	4b0f      	ldr	r3, [pc, #60]	@ (80037ec <SystemInit+0x5c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a0e      	ldr	r2, [pc, #56]	@ (80037ec <SystemInit+0x5c>)
 80037b2:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80037b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ba:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80037bc:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <SystemInit+0x5c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a0a      	ldr	r2, [pc, #40]	@ (80037ec <SystemInit+0x5c>)
 80037c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037c6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80037c8:	4b08      	ldr	r3, [pc, #32]	@ (80037ec <SystemInit+0x5c>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	4a07      	ldr	r2, [pc, #28]	@ (80037ec <SystemInit+0x5c>)
 80037ce:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 80037d2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <SystemInit+0x5c>)
 80037d6:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 80037da:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80037dc:	4b05      	ldr	r3, [pc, #20]	@ (80037f4 <SystemInit+0x64>)
 80037de:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80037e2:	609a      	str	r2, [r3, #8]
#endif 
}
 80037e4:	bf00      	nop
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bc80      	pop	{r7}
 80037ea:	4770      	bx	lr
 80037ec:	40021000 	.word	0x40021000
 80037f0:	f8ff0000 	.word	0xf8ff0000
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80037fe:	2300      	movs	r3, #0
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	2300      	movs	r3, #0
 8003804:	60bb      	str	r3, [r7, #8]
 8003806:	2300      	movs	r3, #0
 8003808:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800380a:	4b2f      	ldr	r3, [pc, #188]	@ (80038c8 <SystemCoreClockUpdate+0xd0>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 030c 	and.w	r3, r3, #12
 8003812:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2b08      	cmp	r3, #8
 8003818:	d011      	beq.n	800383e <SystemCoreClockUpdate+0x46>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2b08      	cmp	r3, #8
 800381e:	d83a      	bhi.n	8003896 <SystemCoreClockUpdate+0x9e>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <SystemCoreClockUpdate+0x36>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2b04      	cmp	r3, #4
 800382a:	d004      	beq.n	8003836 <SystemCoreClockUpdate+0x3e>
 800382c:	e033      	b.n	8003896 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800382e:	4b27      	ldr	r3, [pc, #156]	@ (80038cc <SystemCoreClockUpdate+0xd4>)
 8003830:	4a27      	ldr	r2, [pc, #156]	@ (80038d0 <SystemCoreClockUpdate+0xd8>)
 8003832:	601a      	str	r2, [r3, #0]
      break;
 8003834:	e033      	b.n	800389e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003836:	4b25      	ldr	r3, [pc, #148]	@ (80038cc <SystemCoreClockUpdate+0xd4>)
 8003838:	4a25      	ldr	r2, [pc, #148]	@ (80038d0 <SystemCoreClockUpdate+0xd8>)
 800383a:	601a      	str	r2, [r3, #0]
      break;
 800383c:	e02f      	b.n	800389e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800383e:	4b22      	ldr	r3, [pc, #136]	@ (80038c8 <SystemCoreClockUpdate+0xd0>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003846:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003848:	4b1f      	ldr	r3, [pc, #124]	@ (80038c8 <SystemCoreClockUpdate+0xd0>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003850:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	0c9b      	lsrs	r3, r3, #18
 8003856:	3302      	adds	r3, #2
 8003858:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d106      	bne.n	800386e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	4a1c      	ldr	r2, [pc, #112]	@ (80038d4 <SystemCoreClockUpdate+0xdc>)
 8003864:	fb02 f303 	mul.w	r3, r2, r3
 8003868:	4a18      	ldr	r2, [pc, #96]	@ (80038cc <SystemCoreClockUpdate+0xd4>)
 800386a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 800386c:	e017      	b.n	800389e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800386e:	4b16      	ldr	r3, [pc, #88]	@ (80038c8 <SystemCoreClockUpdate+0xd0>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d006      	beq.n	8003888 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	4a15      	ldr	r2, [pc, #84]	@ (80038d4 <SystemCoreClockUpdate+0xdc>)
 800387e:	fb02 f303 	mul.w	r3, r2, r3
 8003882:	4a12      	ldr	r2, [pc, #72]	@ (80038cc <SystemCoreClockUpdate+0xd4>)
 8003884:	6013      	str	r3, [r2, #0]
      break;
 8003886:	e00a      	b.n	800389e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	4a11      	ldr	r2, [pc, #68]	@ (80038d0 <SystemCoreClockUpdate+0xd8>)
 800388c:	fb02 f303 	mul.w	r3, r2, r3
 8003890:	4a0e      	ldr	r2, [pc, #56]	@ (80038cc <SystemCoreClockUpdate+0xd4>)
 8003892:	6013      	str	r3, [r2, #0]
      break;
 8003894:	e003      	b.n	800389e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <SystemCoreClockUpdate+0xd4>)
 8003898:	4a0d      	ldr	r2, [pc, #52]	@ (80038d0 <SystemCoreClockUpdate+0xd8>)
 800389a:	601a      	str	r2, [r3, #0]
      break;
 800389c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800389e:	4b0a      	ldr	r3, [pc, #40]	@ (80038c8 <SystemCoreClockUpdate+0xd0>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	091b      	lsrs	r3, r3, #4
 80038a4:	f003 030f 	and.w	r3, r3, #15
 80038a8:	4a0b      	ldr	r2, [pc, #44]	@ (80038d8 <SystemCoreClockUpdate+0xe0>)
 80038aa:	5cd3      	ldrb	r3, [r2, r3]
 80038ac:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80038ae:	4b07      	ldr	r3, [pc, #28]	@ (80038cc <SystemCoreClockUpdate+0xd4>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	fa22 f303 	lsr.w	r3, r2, r3
 80038b8:	4a04      	ldr	r2, [pc, #16]	@ (80038cc <SystemCoreClockUpdate+0xd4>)
 80038ba:	6013      	str	r3, [r2, #0]
}
 80038bc:	bf00      	nop
 80038be:	3714      	adds	r7, #20
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bc80      	pop	{r7}
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	40021000 	.word	0x40021000
 80038cc:	20000020 	.word	0x20000020
 80038d0:	007a1200 	.word	0x007a1200
 80038d4:	003d0900 	.word	0x003d0900
 80038d8:	0800dd78 	.word	0x0800dd78

080038dc <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80038e2:	2300      	movs	r3, #0
 80038e4:	71fb      	strb	r3, [r7, #7]
 80038e6:	e007      	b.n	80038f8 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80038e8:	79fb      	ldrb	r3, [r7, #7]
 80038ea:	4a0b      	ldr	r2, [pc, #44]	@ (8003918 <Systick_init+0x3c>)
 80038ec:	2100      	movs	r1, #0
 80038ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80038f2:	79fb      	ldrb	r3, [r7, #7]
 80038f4:	3301      	adds	r3, #1
 80038f6:	71fb      	strb	r3, [r7, #7]
 80038f8:	79fb      	ldrb	r3, [r7, #7]
 80038fa:	2b0f      	cmp	r3, #15
 80038fc:	d9f4      	bls.n	80038e8 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80038fe:	2200      	movs	r2, #0
 8003900:	2100      	movs	r1, #0
 8003902:	f04f 30ff 	mov.w	r0, #4294967295
 8003906:	f000 fd34 	bl	8004372 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800390a:	4b04      	ldr	r3, [pc, #16]	@ (800391c <Systick_init+0x40>)
 800390c:	2201      	movs	r2, #1
 800390e:	601a      	str	r2, [r3, #0]
}
 8003910:	bf00      	nop
 8003912:	3708      	adds	r7, #8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	20000c64 	.word	0x20000c64
 800391c:	20000ca4 	.word	0x20000ca4

08003920 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8003926:	f000 f86b 	bl	8003a00 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800392a:	f000 fd58 	bl	80043de <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800392e:	4b0f      	ldr	r3, [pc, #60]	@ (800396c <SysTick_Handler+0x4c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <SysTick_Handler+0x1a>
		Systick_init();
 8003936:	f7ff ffd1 	bl	80038dc <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800393a:	2300      	movs	r3, #0
 800393c:	71fb      	strb	r3, [r7, #7]
 800393e:	e00d      	b.n	800395c <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003940:	79fb      	ldrb	r3, [r7, #7]
 8003942:	4a0b      	ldr	r2, [pc, #44]	@ (8003970 <SysTick_Handler+0x50>)
 8003944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d004      	beq.n	8003956 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 800394c:	79fb      	ldrb	r3, [r7, #7]
 800394e:	4a08      	ldr	r2, [pc, #32]	@ (8003970 <SysTick_Handler+0x50>)
 8003950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003954:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	3301      	adds	r3, #1
 800395a:	71fb      	strb	r3, [r7, #7]
 800395c:	79fb      	ldrb	r3, [r7, #7]
 800395e:	2b0f      	cmp	r3, #15
 8003960:	d9ee      	bls.n	8003940 <SysTick_Handler+0x20>
	}
}
 8003962:	bf00      	nop
 8003964:	bf00      	nop
 8003966:	3708      	adds	r7, #8
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}
 800396c:	20000ca4 	.word	0x20000ca4
 8003970:	20000c64 	.word	0x20000c64

08003974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003978:	4b08      	ldr	r3, [pc, #32]	@ (800399c <HAL_Init+0x28>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a07      	ldr	r2, [pc, #28]	@ (800399c <HAL_Init+0x28>)
 800397e:	f043 0310 	orr.w	r3, r3, #16
 8003982:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003984:	2003      	movs	r0, #3
 8003986:	f000 fce9 	bl	800435c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800398a:	200f      	movs	r0, #15
 800398c:	f000 f808 	bl	80039a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003990:	f7fe f9d0 	bl	8001d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40022000 	.word	0x40022000

080039a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039a8:	4b12      	ldr	r3, [pc, #72]	@ (80039f4 <HAL_InitTick+0x54>)
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	4b12      	ldr	r3, [pc, #72]	@ (80039f8 <HAL_InitTick+0x58>)
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	4619      	mov	r1, r3
 80039b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80039b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80039ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 fd01 	bl	80043c6 <HAL_SYSTICK_Config>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e00e      	b.n	80039ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b0f      	cmp	r3, #15
 80039d2:	d80a      	bhi.n	80039ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039d4:	2200      	movs	r2, #0
 80039d6:	6879      	ldr	r1, [r7, #4]
 80039d8:	f04f 30ff 	mov.w	r0, #4294967295
 80039dc:	f000 fcc9 	bl	8004372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039e0:	4a06      	ldr	r2, [pc, #24]	@ (80039fc <HAL_InitTick+0x5c>)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
 80039e8:	e000      	b.n	80039ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3708      	adds	r7, #8
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	20000020 	.word	0x20000020
 80039f8:	20000028 	.word	0x20000028
 80039fc:	20000024 	.word	0x20000024

08003a00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a00:	b480      	push	{r7}
 8003a02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a04:	4b05      	ldr	r3, [pc, #20]	@ (8003a1c <HAL_IncTick+0x1c>)
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	4b05      	ldr	r3, [pc, #20]	@ (8003a20 <HAL_IncTick+0x20>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4413      	add	r3, r2
 8003a10:	4a03      	ldr	r2, [pc, #12]	@ (8003a20 <HAL_IncTick+0x20>)
 8003a12:	6013      	str	r3, [r2, #0]
}
 8003a14:	bf00      	nop
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc80      	pop	{r7}
 8003a1a:	4770      	bx	lr
 8003a1c:	20000028 	.word	0x20000028
 8003a20:	20000ca8 	.word	0x20000ca8

08003a24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  return uwTick;
 8003a28:	4b02      	ldr	r3, [pc, #8]	@ (8003a34 <HAL_GetTick+0x10>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr
 8003a34:	20000ca8 	.word	0x20000ca8

08003a38 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a40:	2300      	movs	r3, #0
 8003a42:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e0be      	b.n	8003bd8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d109      	bne.n	8003a7c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f8b6 	bl	8003be8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 fb01 	bl	8004084 <ADC_ConversionStop_Disable>
 8003a82:	4603      	mov	r3, r0
 8003a84:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8a:	f003 0310 	and.w	r3, r3, #16
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	f040 8099 	bne.w	8003bc6 <HAL_ADC_Init+0x18e>
 8003a94:	7dfb      	ldrb	r3, [r7, #23]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f040 8095 	bne.w	8003bc6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003aa4:	f023 0302 	bic.w	r3, r3, #2
 8003aa8:	f043 0202 	orr.w	r2, r3, #2
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003ab8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003ac0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ad0:	d003      	beq.n	8003ada <HAL_ADC_Init+0xa2>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d102      	bne.n	8003ae0 <HAL_ADC_Init+0xa8>
 8003ada:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ade:	e000      	b.n	8003ae2 <HAL_ADC_Init+0xaa>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d119      	bne.n	8003b24 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d109      	bne.n	8003b0c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	3b01      	subs	r3, #1
 8003afe:	035a      	lsls	r2, r3, #13
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003b08:	613b      	str	r3, [r7, #16]
 8003b0a:	e00b      	b.n	8003b24 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b10:	f043 0220 	orr.w	r2, r3, #32
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1c:	f043 0201 	orr.w	r2, r3, #1
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	430a      	orrs	r2, r1
 8003b36:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	4b28      	ldr	r3, [pc, #160]	@ (8003be0 <HAL_ADC_Init+0x1a8>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6812      	ldr	r2, [r2, #0]
 8003b46:	68b9      	ldr	r1, [r7, #8]
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b54:	d003      	beq.n	8003b5e <HAL_ADC_Init+0x126>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d104      	bne.n	8003b68 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	3b01      	subs	r3, #1
 8003b64:	051b      	lsls	r3, r3, #20
 8003b66:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	4b18      	ldr	r3, [pc, #96]	@ (8003be4 <HAL_ADC_Init+0x1ac>)
 8003b84:	4013      	ands	r3, r2
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d10b      	bne.n	8003ba4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b96:	f023 0303 	bic.w	r3, r3, #3
 8003b9a:	f043 0201 	orr.w	r2, r3, #1
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003ba2:	e018      	b.n	8003bd6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba8:	f023 0312 	bic.w	r3, r3, #18
 8003bac:	f043 0210 	orr.w	r2, r3, #16
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb8:	f043 0201 	orr.w	r2, r3, #1
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003bc4:	e007      	b.n	8003bd6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bca:	f043 0210 	orr.w	r2, r3, #16
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003bd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3718      	adds	r7, #24
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	ffe1f7fd 	.word	0xffe1f7fd
 8003be4:	ff1f0efe 	.word	0xff1f0efe

08003be8 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bc80      	pop	{r7}
 8003bf8:	4770      	bx	lr
	...

08003bfc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a64      	ldr	r2, [pc, #400]	@ (8003da4 <HAL_ADC_Start_DMA+0x1a8>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d004      	beq.n	8003c20 <HAL_ADC_Start_DMA+0x24>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a63      	ldr	r2, [pc, #396]	@ (8003da8 <HAL_ADC_Start_DMA+0x1ac>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d106      	bne.n	8003c2e <HAL_ADC_Start_DMA+0x32>
 8003c20:	4b60      	ldr	r3, [pc, #384]	@ (8003da4 <HAL_ADC_Start_DMA+0x1a8>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f040 80b3 	bne.w	8003d94 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d101      	bne.n	8003c3c <HAL_ADC_Start_DMA+0x40>
 8003c38:	2302      	movs	r3, #2
 8003c3a:	e0ae      	b.n	8003d9a <HAL_ADC_Start_DMA+0x19e>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f000 f9cb 	bl	8003fe0 <ADC_Enable>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003c4e:	7dfb      	ldrb	r3, [r7, #23]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f040 809a 	bne.w	8003d8a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c5e:	f023 0301 	bic.w	r3, r3, #1
 8003c62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a4e      	ldr	r2, [pc, #312]	@ (8003da8 <HAL_ADC_Start_DMA+0x1ac>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d105      	bne.n	8003c80 <HAL_ADC_Start_DMA+0x84>
 8003c74:	4b4b      	ldr	r3, [pc, #300]	@ (8003da4 <HAL_ADC_Start_DMA+0x1a8>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d115      	bne.n	8003cac <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d026      	beq.n	8003ce8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ca2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003caa:	e01d      	b.n	8003ce8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a39      	ldr	r2, [pc, #228]	@ (8003da4 <HAL_ADC_Start_DMA+0x1a8>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d004      	beq.n	8003ccc <HAL_ADC_Start_DMA+0xd0>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a38      	ldr	r2, [pc, #224]	@ (8003da8 <HAL_ADC_Start_DMA+0x1ac>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d10d      	bne.n	8003ce8 <HAL_ADC_Start_DMA+0xec>
 8003ccc:	4b35      	ldr	r3, [pc, #212]	@ (8003da4 <HAL_ADC_Start_DMA+0x1a8>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d007      	beq.n	8003ce8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ce0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d006      	beq.n	8003d02 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf8:	f023 0206 	bic.w	r2, r3, #6
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d00:	e002      	b.n	8003d08 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	4a25      	ldr	r2, [pc, #148]	@ (8003dac <HAL_ADC_Start_DMA+0x1b0>)
 8003d16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	4a24      	ldr	r2, [pc, #144]	@ (8003db0 <HAL_ADC_Start_DMA+0x1b4>)
 8003d1e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	4a23      	ldr	r2, [pc, #140]	@ (8003db4 <HAL_ADC_Start_DMA+0x1b8>)
 8003d26:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f06f 0202 	mvn.w	r2, #2
 8003d30:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689a      	ldr	r2, [r3, #8]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d40:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6a18      	ldr	r0, [r3, #32]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	334c      	adds	r3, #76	@ 0x4c
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f000 fbab 	bl	80044ac <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003d60:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003d64:	d108      	bne.n	8003d78 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003d74:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003d76:	e00f      	b.n	8003d98 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003d86:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003d88:	e006      	b.n	8003d98 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8003d92:	e001      	b.n	8003d98 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3718      	adds	r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40012400 	.word	0x40012400
 8003da8:	40012800 	.word	0x40012800
 8003dac:	080040f9 	.word	0x080040f9
 8003db0:	08004175 	.word	0x08004175
 8003db4:	08004191 	.word	0x08004191

08003db8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003dc0:	bf00      	nop
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bc80      	pop	{r7}
 8003dc8:	4770      	bx	lr

08003dca <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b083      	sub	sp, #12
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003dd2:	bf00      	nop
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bc80      	pop	{r7}
 8003dda:	4770      	bx	lr

08003ddc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bc80      	pop	{r7}
 8003dec:	4770      	bx	lr
	...

08003df0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_ADC_ConfigChannel+0x20>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e0dc      	b.n	8003fca <HAL_ADC_ConfigChannel+0x1da>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b06      	cmp	r3, #6
 8003e1e:	d81c      	bhi.n	8003e5a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	4413      	add	r3, r2
 8003e30:	3b05      	subs	r3, #5
 8003e32:	221f      	movs	r2, #31
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	4019      	ands	r1, r3
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	4613      	mov	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	4413      	add	r3, r2
 8003e4a:	3b05      	subs	r3, #5
 8003e4c:	fa00 f203 	lsl.w	r2, r0, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	430a      	orrs	r2, r1
 8003e56:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e58:	e03c      	b.n	8003ed4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b0c      	cmp	r3, #12
 8003e60:	d81c      	bhi.n	8003e9c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4413      	add	r3, r2
 8003e72:	3b23      	subs	r3, #35	@ 0x23
 8003e74:	221f      	movs	r2, #31
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	4019      	ands	r1, r3
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	6818      	ldr	r0, [r3, #0]
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	4413      	add	r3, r2
 8003e8c:	3b23      	subs	r3, #35	@ 0x23
 8003e8e:	fa00 f203 	lsl.w	r2, r0, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	430a      	orrs	r2, r1
 8003e98:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e9a:	e01b      	b.n	8003ed4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	685a      	ldr	r2, [r3, #4]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	3b41      	subs	r3, #65	@ 0x41
 8003eae:	221f      	movs	r2, #31
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	43db      	mvns	r3, r3
 8003eb6:	4019      	ands	r1, r3
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	6818      	ldr	r0, [r3, #0]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	3b41      	subs	r3, #65	@ 0x41
 8003ec8:	fa00 f203 	lsl.w	r2, r0, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2b09      	cmp	r3, #9
 8003eda:	d91c      	bls.n	8003f16 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68d9      	ldr	r1, [r3, #12]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	005b      	lsls	r3, r3, #1
 8003eea:	4413      	add	r3, r2
 8003eec:	3b1e      	subs	r3, #30
 8003eee:	2207      	movs	r2, #7
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	43db      	mvns	r3, r3
 8003ef6:	4019      	ands	r1, r3
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	6898      	ldr	r0, [r3, #8]
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	4613      	mov	r3, r2
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	4413      	add	r3, r2
 8003f06:	3b1e      	subs	r3, #30
 8003f08:	fa00 f203 	lsl.w	r2, r0, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	60da      	str	r2, [r3, #12]
 8003f14:	e019      	b.n	8003f4a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	6919      	ldr	r1, [r3, #16]
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	4613      	mov	r3, r2
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	4413      	add	r3, r2
 8003f26:	2207      	movs	r2, #7
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	43db      	mvns	r3, r3
 8003f2e:	4019      	ands	r1, r3
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	6898      	ldr	r0, [r3, #8]
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	4413      	add	r3, r2
 8003f3e:	fa00 f203 	lsl.w	r2, r0, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	430a      	orrs	r2, r1
 8003f48:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b10      	cmp	r3, #16
 8003f50:	d003      	beq.n	8003f5a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f56:	2b11      	cmp	r3, #17
 8003f58:	d132      	bne.n	8003fc0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd4 <HAL_ADC_ConfigChannel+0x1e4>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d125      	bne.n	8003fb0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d126      	bne.n	8003fc0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689a      	ldr	r2, [r3, #8]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003f80:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2b10      	cmp	r3, #16
 8003f88:	d11a      	bne.n	8003fc0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f8a:	4b13      	ldr	r3, [pc, #76]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x1e8>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a13      	ldr	r2, [pc, #76]	@ (8003fdc <HAL_ADC_ConfigChannel+0x1ec>)
 8003f90:	fba2 2303 	umull	r2, r3, r2, r3
 8003f94:	0c9a      	lsrs	r2, r3, #18
 8003f96:	4613      	mov	r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4413      	add	r3, r2
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003fa0:	e002      	b.n	8003fa8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f9      	bne.n	8003fa2 <HAL_ADC_ConfigChannel+0x1b2>
 8003fae:	e007      	b.n	8003fc0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb4:	f043 0220 	orr.w	r2, r3, #32
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3714      	adds	r7, #20
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bc80      	pop	{r7}
 8003fd2:	4770      	bx	lr
 8003fd4:	40012400 	.word	0x40012400
 8003fd8:	20000020 	.word	0x20000020
 8003fdc:	431bde83 	.word	0x431bde83

08003fe0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d039      	beq.n	8004072 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0201 	orr.w	r2, r2, #1
 800400c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800400e:	4b1b      	ldr	r3, [pc, #108]	@ (800407c <ADC_Enable+0x9c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a1b      	ldr	r2, [pc, #108]	@ (8004080 <ADC_Enable+0xa0>)
 8004014:	fba2 2303 	umull	r2, r3, r2, r3
 8004018:	0c9b      	lsrs	r3, r3, #18
 800401a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800401c:	e002      	b.n	8004024 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	3b01      	subs	r3, #1
 8004022:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1f9      	bne.n	800401e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800402a:	f7ff fcfb 	bl	8003a24 <HAL_GetTick>
 800402e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004030:	e018      	b.n	8004064 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004032:	f7ff fcf7 	bl	8003a24 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	2b02      	cmp	r3, #2
 800403e:	d911      	bls.n	8004064 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004044:	f043 0210 	orr.w	r2, r3, #16
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	629a      	str	r2, [r3, #40]	@ 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004050:	f043 0201 	orr.w	r2, r3, #1
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e007      	b.n	8004074 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b01      	cmp	r3, #1
 8004070:	d1df      	bne.n	8004032 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	20000020 	.word	0x20000020
 8004080:	431bde83 	.word	0x431bde83

08004084 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b01      	cmp	r3, #1
 800409c:	d127      	bne.n	80040ee <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0201 	bic.w	r2, r2, #1
 80040ac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040ae:	f7ff fcb9 	bl	8003a24 <HAL_GetTick>
 80040b2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80040b4:	e014      	b.n	80040e0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80040b6:	f7ff fcb5 	bl	8003a24 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d90d      	bls.n	80040e0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c8:	f043 0210 	orr.w	r2, r3, #16
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d4:	f043 0201 	orr.w	r2, r3, #1
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e007      	b.n	80040f0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d0e3      	beq.n	80040b6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004104:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800410e:	2b00      	cmp	r3, #0
 8004110:	d127      	bne.n	8004162 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004116:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8004128:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800412c:	d115      	bne.n	800415a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004132:	2b00      	cmp	r3, #0
 8004134:	d111      	bne.n	800415a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004146:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d105      	bne.n	800415a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004152:	f043 0201 	orr.w	r2, r3, #1
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f7ff fe2c 	bl	8003db8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004160:	e004      	b.n	800416c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	4798      	blx	r3
}
 800416c:	bf00      	nop
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004180:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f7ff fe21 	bl	8003dca <HAL_ADC_ConvHalfCpltCallback>
}
 8004188:	bf00      	nop
 800418a:	3710      	adds	r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ae:	f043 0204 	orr.w	r2, r3, #4
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f7ff fe10 	bl	8003ddc <HAL_ADC_ErrorCallback>
}
 80041bc:	bf00      	nop
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <__NVIC_SetPriorityGrouping>:
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004208 <__NVIC_SetPriorityGrouping+0x44>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041da:	68ba      	ldr	r2, [r7, #8]
 80041dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80041e0:	4013      	ands	r3, r2
 80041e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80041f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041f6:	4a04      	ldr	r2, [pc, #16]	@ (8004208 <__NVIC_SetPriorityGrouping+0x44>)
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	60d3      	str	r3, [r2, #12]
}
 80041fc:	bf00      	nop
 80041fe:	3714      	adds	r7, #20
 8004200:	46bd      	mov	sp, r7
 8004202:	bc80      	pop	{r7}
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	e000ed00 	.word	0xe000ed00

0800420c <__NVIC_GetPriorityGrouping>:
{
 800420c:	b480      	push	{r7}
 800420e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004210:	4b04      	ldr	r3, [pc, #16]	@ (8004224 <__NVIC_GetPriorityGrouping+0x18>)
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	0a1b      	lsrs	r3, r3, #8
 8004216:	f003 0307 	and.w	r3, r3, #7
}
 800421a:	4618      	mov	r0, r3
 800421c:	46bd      	mov	sp, r7
 800421e:	bc80      	pop	{r7}
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	e000ed00 	.word	0xe000ed00

08004228 <__NVIC_EnableIRQ>:
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	4603      	mov	r3, r0
 8004230:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004236:	2b00      	cmp	r3, #0
 8004238:	db0b      	blt.n	8004252 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800423a:	79fb      	ldrb	r3, [r7, #7]
 800423c:	f003 021f 	and.w	r2, r3, #31
 8004240:	4906      	ldr	r1, [pc, #24]	@ (800425c <__NVIC_EnableIRQ+0x34>)
 8004242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004246:	095b      	lsrs	r3, r3, #5
 8004248:	2001      	movs	r0, #1
 800424a:	fa00 f202 	lsl.w	r2, r0, r2
 800424e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	bc80      	pop	{r7}
 800425a:	4770      	bx	lr
 800425c:	e000e100 	.word	0xe000e100

08004260 <__NVIC_SetPriority>:
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	6039      	str	r1, [r7, #0]
 800426a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800426c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004270:	2b00      	cmp	r3, #0
 8004272:	db0a      	blt.n	800428a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	b2da      	uxtb	r2, r3
 8004278:	490c      	ldr	r1, [pc, #48]	@ (80042ac <__NVIC_SetPriority+0x4c>)
 800427a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427e:	0112      	lsls	r2, r2, #4
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	440b      	add	r3, r1
 8004284:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004288:	e00a      	b.n	80042a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	b2da      	uxtb	r2, r3
 800428e:	4908      	ldr	r1, [pc, #32]	@ (80042b0 <__NVIC_SetPriority+0x50>)
 8004290:	79fb      	ldrb	r3, [r7, #7]
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	3b04      	subs	r3, #4
 8004298:	0112      	lsls	r2, r2, #4
 800429a:	b2d2      	uxtb	r2, r2
 800429c:	440b      	add	r3, r1
 800429e:	761a      	strb	r2, [r3, #24]
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bc80      	pop	{r7}
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	e000e100 	.word	0xe000e100
 80042b0:	e000ed00 	.word	0xe000ed00

080042b4 <NVIC_EncodePriority>:
{
 80042b4:	b480      	push	{r7}
 80042b6:	b089      	sub	sp, #36	@ 0x24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	f1c3 0307 	rsb	r3, r3, #7
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	bf28      	it	cs
 80042d2:	2304      	movcs	r3, #4
 80042d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	3304      	adds	r3, #4
 80042da:	2b06      	cmp	r3, #6
 80042dc:	d902      	bls.n	80042e4 <NVIC_EncodePriority+0x30>
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	3b03      	subs	r3, #3
 80042e2:	e000      	b.n	80042e6 <NVIC_EncodePriority+0x32>
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042e8:	f04f 32ff 	mov.w	r2, #4294967295
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	fa02 f303 	lsl.w	r3, r2, r3
 80042f2:	43da      	mvns	r2, r3
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	401a      	ands	r2, r3
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	fa01 f303 	lsl.w	r3, r1, r3
 8004306:	43d9      	mvns	r1, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800430c:	4313      	orrs	r3, r2
}
 800430e:	4618      	mov	r0, r3
 8004310:	3724      	adds	r7, #36	@ 0x24
 8004312:	46bd      	mov	sp, r7
 8004314:	bc80      	pop	{r7}
 8004316:	4770      	bx	lr

08004318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3b01      	subs	r3, #1
 8004324:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004328:	d301      	bcc.n	800432e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800432a:	2301      	movs	r3, #1
 800432c:	e00f      	b.n	800434e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800432e:	4a0a      	ldr	r2, [pc, #40]	@ (8004358 <SysTick_Config+0x40>)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3b01      	subs	r3, #1
 8004334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004336:	210f      	movs	r1, #15
 8004338:	f04f 30ff 	mov.w	r0, #4294967295
 800433c:	f7ff ff90 	bl	8004260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004340:	4b05      	ldr	r3, [pc, #20]	@ (8004358 <SysTick_Config+0x40>)
 8004342:	2200      	movs	r2, #0
 8004344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004346:	4b04      	ldr	r3, [pc, #16]	@ (8004358 <SysTick_Config+0x40>)
 8004348:	2207      	movs	r2, #7
 800434a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	e000e010 	.word	0xe000e010

0800435c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f7ff ff2d 	bl	80041c4 <__NVIC_SetPriorityGrouping>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004372:	b580      	push	{r7, lr}
 8004374:	b086      	sub	sp, #24
 8004376:	af00      	add	r7, sp, #0
 8004378:	4603      	mov	r3, r0
 800437a:	60b9      	str	r1, [r7, #8]
 800437c:	607a      	str	r2, [r7, #4]
 800437e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004380:	2300      	movs	r3, #0
 8004382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004384:	f7ff ff42 	bl	800420c <__NVIC_GetPriorityGrouping>
 8004388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	68b9      	ldr	r1, [r7, #8]
 800438e:	6978      	ldr	r0, [r7, #20]
 8004390:	f7ff ff90 	bl	80042b4 <NVIC_EncodePriority>
 8004394:	4602      	mov	r2, r0
 8004396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800439a:	4611      	mov	r1, r2
 800439c:	4618      	mov	r0, r3
 800439e:	f7ff ff5f 	bl	8004260 <__NVIC_SetPriority>
}
 80043a2:	bf00      	nop
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b082      	sub	sp, #8
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	4603      	mov	r3, r0
 80043b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff35 	bl	8004228 <__NVIC_EnableIRQ>
}
 80043be:	bf00      	nop
 80043c0:	3708      	adds	r7, #8
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f7ff ffa2 	bl	8004318 <SysTick_Config>
 80043d4:	4603      	mov	r3, r0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80043e2:	f000 f802 	bl	80043ea <HAL_SYSTICK_Callback>
}
 80043e6:	bf00      	nop
 80043e8:	bd80      	pop	{r7, pc}

080043ea <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80043ea:	b480      	push	{r7}
 80043ec:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80043ee:	bf00      	nop
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bc80      	pop	{r7}
 80043f4:	4770      	bx	lr
	...

080043f8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004400:	2300      	movs	r3, #0
 8004402:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e043      	b.n	8004496 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	4b22      	ldr	r3, [pc, #136]	@ (80044a0 <HAL_DMA_Init+0xa8>)
 8004416:	4413      	add	r3, r2
 8004418:	4a22      	ldr	r2, [pc, #136]	@ (80044a4 <HAL_DMA_Init+0xac>)
 800441a:	fba2 2303 	umull	r2, r3, r2, r3
 800441e:	091b      	lsrs	r3, r3, #4
 8004420:	009a      	lsls	r2, r3, #2
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a1f      	ldr	r2, [pc, #124]	@ (80044a8 <HAL_DMA_Init+0xb0>)
 800442a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2202      	movs	r2, #2
 8004430:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004442:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004446:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004450:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800445c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004468:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	4313      	orrs	r3, r2
 8004474:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr
 80044a0:	bffdfff8 	.word	0xbffdfff8
 80044a4:	cccccccd 	.word	0xcccccccd
 80044a8:	40020000 	.word	0x40020000

080044ac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b086      	sub	sp, #24
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
 80044b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ba:	2300      	movs	r3, #0
 80044bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d101      	bne.n	80044cc <HAL_DMA_Start_IT+0x20>
 80044c8:	2302      	movs	r3, #2
 80044ca:	e04a      	b.n	8004562 <HAL_DMA_Start_IT+0xb6>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d13a      	bne.n	8004554 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2202      	movs	r2, #2
 80044e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 0201 	bic.w	r2, r2, #1
 80044fa:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	68b9      	ldr	r1, [r7, #8]
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f000 f9ae 	bl	8004864 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 020e 	orr.w	r2, r2, #14
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e00f      	b.n	8004542 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0204 	bic.w	r2, r2, #4
 8004530:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f042 020a 	orr.w	r2, r2, #10
 8004540:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0201 	orr.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	e005      	b.n	8004560 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800455c:	2302      	movs	r3, #2
 800455e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004560:	7dfb      	ldrb	r3, [r7, #23]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004574:	2300      	movs	r3, #0
 8004576:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800457e:	2b02      	cmp	r3, #2
 8004580:	d005      	beq.n	800458e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2204      	movs	r2, #4
 8004586:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	73fb      	strb	r3, [r7, #15]
 800458c:	e051      	b.n	8004632 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 020e 	bic.w	r2, r2, #14
 800459c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0201 	bic.w	r2, r2, #1
 80045ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a22      	ldr	r2, [pc, #136]	@ (800463c <HAL_DMA_Abort_IT+0xd0>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d029      	beq.n	800460c <HAL_DMA_Abort_IT+0xa0>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a20      	ldr	r2, [pc, #128]	@ (8004640 <HAL_DMA_Abort_IT+0xd4>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d022      	beq.n	8004608 <HAL_DMA_Abort_IT+0x9c>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004644 <HAL_DMA_Abort_IT+0xd8>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d01a      	beq.n	8004602 <HAL_DMA_Abort_IT+0x96>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004648 <HAL_DMA_Abort_IT+0xdc>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d012      	beq.n	80045fc <HAL_DMA_Abort_IT+0x90>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a1c      	ldr	r2, [pc, #112]	@ (800464c <HAL_DMA_Abort_IT+0xe0>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d00a      	beq.n	80045f6 <HAL_DMA_Abort_IT+0x8a>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a1a      	ldr	r2, [pc, #104]	@ (8004650 <HAL_DMA_Abort_IT+0xe4>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d102      	bne.n	80045f0 <HAL_DMA_Abort_IT+0x84>
 80045ea:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80045ee:	e00e      	b.n	800460e <HAL_DMA_Abort_IT+0xa2>
 80045f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045f4:	e00b      	b.n	800460e <HAL_DMA_Abort_IT+0xa2>
 80045f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80045fa:	e008      	b.n	800460e <HAL_DMA_Abort_IT+0xa2>
 80045fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004600:	e005      	b.n	800460e <HAL_DMA_Abort_IT+0xa2>
 8004602:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004606:	e002      	b.n	800460e <HAL_DMA_Abort_IT+0xa2>
 8004608:	2310      	movs	r3, #16
 800460a:	e000      	b.n	800460e <HAL_DMA_Abort_IT+0xa2>
 800460c:	2301      	movs	r3, #1
 800460e:	4a11      	ldr	r2, [pc, #68]	@ (8004654 <HAL_DMA_Abort_IT+0xe8>)
 8004610:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2201      	movs	r2, #1
 8004616:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	4798      	blx	r3
    } 
  }
  return status;
 8004632:	7bfb      	ldrb	r3, [r7, #15]
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	40020008 	.word	0x40020008
 8004640:	4002001c 	.word	0x4002001c
 8004644:	40020030 	.word	0x40020030
 8004648:	40020044 	.word	0x40020044
 800464c:	40020058 	.word	0x40020058
 8004650:	4002006c 	.word	0x4002006c
 8004654:	40020000 	.word	0x40020000

08004658 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004674:	2204      	movs	r2, #4
 8004676:	409a      	lsls	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	4013      	ands	r3, r2
 800467c:	2b00      	cmp	r3, #0
 800467e:	d04f      	beq.n	8004720 <HAL_DMA_IRQHandler+0xc8>
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	f003 0304 	and.w	r3, r3, #4
 8004686:	2b00      	cmp	r3, #0
 8004688:	d04a      	beq.n	8004720 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0320 	and.w	r3, r3, #32
 8004694:	2b00      	cmp	r3, #0
 8004696:	d107      	bne.n	80046a8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0204 	bic.w	r2, r2, #4
 80046a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a66      	ldr	r2, [pc, #408]	@ (8004848 <HAL_DMA_IRQHandler+0x1f0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d029      	beq.n	8004706 <HAL_DMA_IRQHandler+0xae>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a65      	ldr	r2, [pc, #404]	@ (800484c <HAL_DMA_IRQHandler+0x1f4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d022      	beq.n	8004702 <HAL_DMA_IRQHandler+0xaa>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a63      	ldr	r2, [pc, #396]	@ (8004850 <HAL_DMA_IRQHandler+0x1f8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d01a      	beq.n	80046fc <HAL_DMA_IRQHandler+0xa4>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a62      	ldr	r2, [pc, #392]	@ (8004854 <HAL_DMA_IRQHandler+0x1fc>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d012      	beq.n	80046f6 <HAL_DMA_IRQHandler+0x9e>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a60      	ldr	r2, [pc, #384]	@ (8004858 <HAL_DMA_IRQHandler+0x200>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00a      	beq.n	80046f0 <HAL_DMA_IRQHandler+0x98>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a5f      	ldr	r2, [pc, #380]	@ (800485c <HAL_DMA_IRQHandler+0x204>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d102      	bne.n	80046ea <HAL_DMA_IRQHandler+0x92>
 80046e4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80046e8:	e00e      	b.n	8004708 <HAL_DMA_IRQHandler+0xb0>
 80046ea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80046ee:	e00b      	b.n	8004708 <HAL_DMA_IRQHandler+0xb0>
 80046f0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80046f4:	e008      	b.n	8004708 <HAL_DMA_IRQHandler+0xb0>
 80046f6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80046fa:	e005      	b.n	8004708 <HAL_DMA_IRQHandler+0xb0>
 80046fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004700:	e002      	b.n	8004708 <HAL_DMA_IRQHandler+0xb0>
 8004702:	2340      	movs	r3, #64	@ 0x40
 8004704:	e000      	b.n	8004708 <HAL_DMA_IRQHandler+0xb0>
 8004706:	2304      	movs	r3, #4
 8004708:	4a55      	ldr	r2, [pc, #340]	@ (8004860 <HAL_DMA_IRQHandler+0x208>)
 800470a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004710:	2b00      	cmp	r3, #0
 8004712:	f000 8094 	beq.w	800483e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800471e:	e08e      	b.n	800483e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004724:	2202      	movs	r2, #2
 8004726:	409a      	lsls	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	4013      	ands	r3, r2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d056      	beq.n	80047de <HAL_DMA_IRQHandler+0x186>
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d051      	beq.n	80047de <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0320 	and.w	r3, r3, #32
 8004744:	2b00      	cmp	r3, #0
 8004746:	d10b      	bne.n	8004760 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 020a 	bic.w	r2, r2, #10
 8004756:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a38      	ldr	r2, [pc, #224]	@ (8004848 <HAL_DMA_IRQHandler+0x1f0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d029      	beq.n	80047be <HAL_DMA_IRQHandler+0x166>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a37      	ldr	r2, [pc, #220]	@ (800484c <HAL_DMA_IRQHandler+0x1f4>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d022      	beq.n	80047ba <HAL_DMA_IRQHandler+0x162>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a35      	ldr	r2, [pc, #212]	@ (8004850 <HAL_DMA_IRQHandler+0x1f8>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d01a      	beq.n	80047b4 <HAL_DMA_IRQHandler+0x15c>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a34      	ldr	r2, [pc, #208]	@ (8004854 <HAL_DMA_IRQHandler+0x1fc>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d012      	beq.n	80047ae <HAL_DMA_IRQHandler+0x156>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a32      	ldr	r2, [pc, #200]	@ (8004858 <HAL_DMA_IRQHandler+0x200>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00a      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x150>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a31      	ldr	r2, [pc, #196]	@ (800485c <HAL_DMA_IRQHandler+0x204>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d102      	bne.n	80047a2 <HAL_DMA_IRQHandler+0x14a>
 800479c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80047a0:	e00e      	b.n	80047c0 <HAL_DMA_IRQHandler+0x168>
 80047a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047a6:	e00b      	b.n	80047c0 <HAL_DMA_IRQHandler+0x168>
 80047a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80047ac:	e008      	b.n	80047c0 <HAL_DMA_IRQHandler+0x168>
 80047ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80047b2:	e005      	b.n	80047c0 <HAL_DMA_IRQHandler+0x168>
 80047b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80047b8:	e002      	b.n	80047c0 <HAL_DMA_IRQHandler+0x168>
 80047ba:	2320      	movs	r3, #32
 80047bc:	e000      	b.n	80047c0 <HAL_DMA_IRQHandler+0x168>
 80047be:	2302      	movs	r3, #2
 80047c0:	4a27      	ldr	r2, [pc, #156]	@ (8004860 <HAL_DMA_IRQHandler+0x208>)
 80047c2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d034      	beq.n	800483e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80047dc:	e02f      	b.n	800483e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e2:	2208      	movs	r2, #8
 80047e4:	409a      	lsls	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	4013      	ands	r3, r2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d028      	beq.n	8004840 <HAL_DMA_IRQHandler+0x1e8>
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	f003 0308 	and.w	r3, r3, #8
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d023      	beq.n	8004840 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 020e 	bic.w	r2, r2, #14
 8004806:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004810:	2101      	movs	r1, #1
 8004812:	fa01 f202 	lsl.w	r2, r1, r2
 8004816:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004832:	2b00      	cmp	r3, #0
 8004834:	d004      	beq.n	8004840 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	4798      	blx	r3
    }
  }
  return;
 800483e:	bf00      	nop
 8004840:	bf00      	nop
}
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40020008 	.word	0x40020008
 800484c:	4002001c 	.word	0x4002001c
 8004850:	40020030 	.word	0x40020030
 8004854:	40020044 	.word	0x40020044
 8004858:	40020058 	.word	0x40020058
 800485c:	4002006c 	.word	0x4002006c
 8004860:	40020000 	.word	0x40020000

08004864 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
 8004870:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800487a:	2101      	movs	r1, #1
 800487c:	fa01 f202 	lsl.w	r2, r1, r2
 8004880:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	683a      	ldr	r2, [r7, #0]
 8004888:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b10      	cmp	r3, #16
 8004890:	d108      	bne.n	80048a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80048a2:	e007      	b.n	80048b4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68ba      	ldr	r2, [r7, #8]
 80048aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	60da      	str	r2, [r3, #12]
}
 80048b4:	bf00      	nop
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bc80      	pop	{r7}
 80048bc:	4770      	bx	lr
	...

080048c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b08b      	sub	sp, #44	@ 0x2c
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048ca:	2300      	movs	r3, #0
 80048cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80048ce:	2300      	movs	r3, #0
 80048d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048d2:	e169      	b.n	8004ba8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80048d4:	2201      	movs	r2, #1
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	69fa      	ldr	r2, [r7, #28]
 80048e4:	4013      	ands	r3, r2
 80048e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	f040 8158 	bne.w	8004ba2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	4a9a      	ldr	r2, [pc, #616]	@ (8004b60 <HAL_GPIO_Init+0x2a0>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d05e      	beq.n	80049ba <HAL_GPIO_Init+0xfa>
 80048fc:	4a98      	ldr	r2, [pc, #608]	@ (8004b60 <HAL_GPIO_Init+0x2a0>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d875      	bhi.n	80049ee <HAL_GPIO_Init+0x12e>
 8004902:	4a98      	ldr	r2, [pc, #608]	@ (8004b64 <HAL_GPIO_Init+0x2a4>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d058      	beq.n	80049ba <HAL_GPIO_Init+0xfa>
 8004908:	4a96      	ldr	r2, [pc, #600]	@ (8004b64 <HAL_GPIO_Init+0x2a4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d86f      	bhi.n	80049ee <HAL_GPIO_Init+0x12e>
 800490e:	4a96      	ldr	r2, [pc, #600]	@ (8004b68 <HAL_GPIO_Init+0x2a8>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d052      	beq.n	80049ba <HAL_GPIO_Init+0xfa>
 8004914:	4a94      	ldr	r2, [pc, #592]	@ (8004b68 <HAL_GPIO_Init+0x2a8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d869      	bhi.n	80049ee <HAL_GPIO_Init+0x12e>
 800491a:	4a94      	ldr	r2, [pc, #592]	@ (8004b6c <HAL_GPIO_Init+0x2ac>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d04c      	beq.n	80049ba <HAL_GPIO_Init+0xfa>
 8004920:	4a92      	ldr	r2, [pc, #584]	@ (8004b6c <HAL_GPIO_Init+0x2ac>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d863      	bhi.n	80049ee <HAL_GPIO_Init+0x12e>
 8004926:	4a92      	ldr	r2, [pc, #584]	@ (8004b70 <HAL_GPIO_Init+0x2b0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d046      	beq.n	80049ba <HAL_GPIO_Init+0xfa>
 800492c:	4a90      	ldr	r2, [pc, #576]	@ (8004b70 <HAL_GPIO_Init+0x2b0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d85d      	bhi.n	80049ee <HAL_GPIO_Init+0x12e>
 8004932:	2b12      	cmp	r3, #18
 8004934:	d82a      	bhi.n	800498c <HAL_GPIO_Init+0xcc>
 8004936:	2b12      	cmp	r3, #18
 8004938:	d859      	bhi.n	80049ee <HAL_GPIO_Init+0x12e>
 800493a:	a201      	add	r2, pc, #4	@ (adr r2, 8004940 <HAL_GPIO_Init+0x80>)
 800493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004940:	080049bb 	.word	0x080049bb
 8004944:	08004995 	.word	0x08004995
 8004948:	080049a7 	.word	0x080049a7
 800494c:	080049e9 	.word	0x080049e9
 8004950:	080049ef 	.word	0x080049ef
 8004954:	080049ef 	.word	0x080049ef
 8004958:	080049ef 	.word	0x080049ef
 800495c:	080049ef 	.word	0x080049ef
 8004960:	080049ef 	.word	0x080049ef
 8004964:	080049ef 	.word	0x080049ef
 8004968:	080049ef 	.word	0x080049ef
 800496c:	080049ef 	.word	0x080049ef
 8004970:	080049ef 	.word	0x080049ef
 8004974:	080049ef 	.word	0x080049ef
 8004978:	080049ef 	.word	0x080049ef
 800497c:	080049ef 	.word	0x080049ef
 8004980:	080049ef 	.word	0x080049ef
 8004984:	0800499d 	.word	0x0800499d
 8004988:	080049b1 	.word	0x080049b1
 800498c:	4a79      	ldr	r2, [pc, #484]	@ (8004b74 <HAL_GPIO_Init+0x2b4>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d013      	beq.n	80049ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004992:	e02c      	b.n	80049ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	623b      	str	r3, [r7, #32]
          break;
 800499a:	e029      	b.n	80049f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	3304      	adds	r3, #4
 80049a2:	623b      	str	r3, [r7, #32]
          break;
 80049a4:	e024      	b.n	80049f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	3308      	adds	r3, #8
 80049ac:	623b      	str	r3, [r7, #32]
          break;
 80049ae:	e01f      	b.n	80049f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	330c      	adds	r3, #12
 80049b6:	623b      	str	r3, [r7, #32]
          break;
 80049b8:	e01a      	b.n	80049f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d102      	bne.n	80049c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80049c2:	2304      	movs	r3, #4
 80049c4:	623b      	str	r3, [r7, #32]
          break;
 80049c6:	e013      	b.n	80049f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d105      	bne.n	80049dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049d0:	2308      	movs	r3, #8
 80049d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	69fa      	ldr	r2, [r7, #28]
 80049d8:	611a      	str	r2, [r3, #16]
          break;
 80049da:	e009      	b.n	80049f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049dc:	2308      	movs	r3, #8
 80049de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	69fa      	ldr	r2, [r7, #28]
 80049e4:	615a      	str	r2, [r3, #20]
          break;
 80049e6:	e003      	b.n	80049f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80049e8:	2300      	movs	r3, #0
 80049ea:	623b      	str	r3, [r7, #32]
          break;
 80049ec:	e000      	b.n	80049f0 <HAL_GPIO_Init+0x130>
          break;
 80049ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	2bff      	cmp	r3, #255	@ 0xff
 80049f4:	d801      	bhi.n	80049fa <HAL_GPIO_Init+0x13a>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	e001      	b.n	80049fe <HAL_GPIO_Init+0x13e>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	3304      	adds	r3, #4
 80049fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	2bff      	cmp	r3, #255	@ 0xff
 8004a04:	d802      	bhi.n	8004a0c <HAL_GPIO_Init+0x14c>
 8004a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	e002      	b.n	8004a12 <HAL_GPIO_Init+0x152>
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	3b08      	subs	r3, #8
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	210f      	movs	r1, #15
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a20:	43db      	mvns	r3, r3
 8004a22:	401a      	ands	r2, r3
 8004a24:	6a39      	ldr	r1, [r7, #32]
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	fa01 f303 	lsl.w	r3, r1, r3
 8004a2c:	431a      	orrs	r2, r3
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 80b1 	beq.w	8004ba2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a40:	4b4d      	ldr	r3, [pc, #308]	@ (8004b78 <HAL_GPIO_Init+0x2b8>)
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	4a4c      	ldr	r2, [pc, #304]	@ (8004b78 <HAL_GPIO_Init+0x2b8>)
 8004a46:	f043 0301 	orr.w	r3, r3, #1
 8004a4a:	6193      	str	r3, [r2, #24]
 8004a4c:	4b4a      	ldr	r3, [pc, #296]	@ (8004b78 <HAL_GPIO_Init+0x2b8>)
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	f003 0301 	and.w	r3, r3, #1
 8004a54:	60bb      	str	r3, [r7, #8]
 8004a56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004a58:	4a48      	ldr	r2, [pc, #288]	@ (8004b7c <HAL_GPIO_Init+0x2bc>)
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5c:	089b      	lsrs	r3, r3, #2
 8004a5e:	3302      	adds	r3, #2
 8004a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a68:	f003 0303 	and.w	r3, r3, #3
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	220f      	movs	r2, #15
 8004a70:	fa02 f303 	lsl.w	r3, r2, r3
 8004a74:	43db      	mvns	r3, r3
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a40      	ldr	r2, [pc, #256]	@ (8004b80 <HAL_GPIO_Init+0x2c0>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d013      	beq.n	8004aac <HAL_GPIO_Init+0x1ec>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a3f      	ldr	r2, [pc, #252]	@ (8004b84 <HAL_GPIO_Init+0x2c4>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d00d      	beq.n	8004aa8 <HAL_GPIO_Init+0x1e8>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a3e      	ldr	r2, [pc, #248]	@ (8004b88 <HAL_GPIO_Init+0x2c8>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d007      	beq.n	8004aa4 <HAL_GPIO_Init+0x1e4>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4a3d      	ldr	r2, [pc, #244]	@ (8004b8c <HAL_GPIO_Init+0x2cc>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d101      	bne.n	8004aa0 <HAL_GPIO_Init+0x1e0>
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e006      	b.n	8004aae <HAL_GPIO_Init+0x1ee>
 8004aa0:	2304      	movs	r3, #4
 8004aa2:	e004      	b.n	8004aae <HAL_GPIO_Init+0x1ee>
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	e002      	b.n	8004aae <HAL_GPIO_Init+0x1ee>
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e000      	b.n	8004aae <HAL_GPIO_Init+0x1ee>
 8004aac:	2300      	movs	r3, #0
 8004aae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ab0:	f002 0203 	and.w	r2, r2, #3
 8004ab4:	0092      	lsls	r2, r2, #2
 8004ab6:	4093      	lsls	r3, r2
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004abe:	492f      	ldr	r1, [pc, #188]	@ (8004b7c <HAL_GPIO_Init+0x2bc>)
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac2:	089b      	lsrs	r3, r3, #2
 8004ac4:	3302      	adds	r3, #2
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d006      	beq.n	8004ae6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004ad8:	4b2d      	ldr	r3, [pc, #180]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	492c      	ldr	r1, [pc, #176]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	600b      	str	r3, [r1, #0]
 8004ae4:	e006      	b.n	8004af4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004ae6:	4b2a      	ldr	r3, [pc, #168]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	43db      	mvns	r3, r3
 8004aee:	4928      	ldr	r1, [pc, #160]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004af0:	4013      	ands	r3, r2
 8004af2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d006      	beq.n	8004b0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004b00:	4b23      	ldr	r3, [pc, #140]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	4922      	ldr	r1, [pc, #136]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	604b      	str	r3, [r1, #4]
 8004b0c:	e006      	b.n	8004b1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004b0e:	4b20      	ldr	r3, [pc, #128]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	43db      	mvns	r3, r3
 8004b16:	491e      	ldr	r1, [pc, #120]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b18:	4013      	ands	r3, r2
 8004b1a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d006      	beq.n	8004b36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004b28:	4b19      	ldr	r3, [pc, #100]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b2a:	689a      	ldr	r2, [r3, #8]
 8004b2c:	4918      	ldr	r1, [pc, #96]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	608b      	str	r3, [r1, #8]
 8004b34:	e006      	b.n	8004b44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004b36:	4b16      	ldr	r3, [pc, #88]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	43db      	mvns	r3, r3
 8004b3e:	4914      	ldr	r1, [pc, #80]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b40:	4013      	ands	r3, r2
 8004b42:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d021      	beq.n	8004b94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004b50:	4b0f      	ldr	r3, [pc, #60]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b52:	68da      	ldr	r2, [r3, #12]
 8004b54:	490e      	ldr	r1, [pc, #56]	@ (8004b90 <HAL_GPIO_Init+0x2d0>)
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60cb      	str	r3, [r1, #12]
 8004b5c:	e021      	b.n	8004ba2 <HAL_GPIO_Init+0x2e2>
 8004b5e:	bf00      	nop
 8004b60:	10320000 	.word	0x10320000
 8004b64:	10310000 	.word	0x10310000
 8004b68:	10220000 	.word	0x10220000
 8004b6c:	10210000 	.word	0x10210000
 8004b70:	10120000 	.word	0x10120000
 8004b74:	10110000 	.word	0x10110000
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	40010000 	.word	0x40010000
 8004b80:	40010800 	.word	0x40010800
 8004b84:	40010c00 	.word	0x40010c00
 8004b88:	40011000 	.word	0x40011000
 8004b8c:	40011400 	.word	0x40011400
 8004b90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004b94:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <HAL_GPIO_Init+0x304>)
 8004b96:	68da      	ldr	r2, [r3, #12]
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	43db      	mvns	r3, r3
 8004b9c:	4909      	ldr	r1, [pc, #36]	@ (8004bc4 <HAL_GPIO_Init+0x304>)
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bae:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f47f ae8e 	bne.w	80048d4 <HAL_GPIO_Init+0x14>
  }
}
 8004bb8:	bf00      	nop
 8004bba:	bf00      	nop
 8004bbc:	372c      	adds	r7, #44	@ 0x2c
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bc80      	pop	{r7}
 8004bc2:	4770      	bx	lr
 8004bc4:	40010400 	.word	0x40010400

08004bc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	887b      	ldrh	r3, [r7, #2]
 8004bda:	4013      	ands	r3, r2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004be0:	2301      	movs	r3, #1
 8004be2:	73fb      	strb	r3, [r7, #15]
 8004be4:	e001      	b.n	8004bea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004be6:	2300      	movs	r3, #0
 8004be8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bc80      	pop	{r7}
 8004bf4:	4770      	bx	lr

08004bf6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b083      	sub	sp, #12
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
 8004bfe:	460b      	mov	r3, r1
 8004c00:	807b      	strh	r3, [r7, #2]
 8004c02:	4613      	mov	r3, r2
 8004c04:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c06:	787b      	ldrb	r3, [r7, #1]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c0c:	887a      	ldrh	r2, [r7, #2]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004c12:	e003      	b.n	8004c1c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004c14:	887b      	ldrh	r3, [r7, #2]
 8004c16:	041a      	lsls	r2, r3, #16
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	611a      	str	r2, [r3, #16]
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bc80      	pop	{r7}
 8004c24:	4770      	bx	lr
	...

08004c28 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004c2c:	4b03      	ldr	r3, [pc, #12]	@ (8004c3c <HAL_PWR_EnableBkUpAccess+0x14>)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	601a      	str	r2, [r3, #0]
}
 8004c32:	bf00      	nop
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bc80      	pop	{r7}
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	420e0020 	.word	0x420e0020

08004c40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e272      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0301 	and.w	r3, r3, #1
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	f000 8087 	beq.w	8004d6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c60:	4b92      	ldr	r3, [pc, #584]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f003 030c 	and.w	r3, r3, #12
 8004c68:	2b04      	cmp	r3, #4
 8004c6a:	d00c      	beq.n	8004c86 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c6c:	4b8f      	ldr	r3, [pc, #572]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f003 030c 	and.w	r3, r3, #12
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d112      	bne.n	8004c9e <HAL_RCC_OscConfig+0x5e>
 8004c78:	4b8c      	ldr	r3, [pc, #560]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c84:	d10b      	bne.n	8004c9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c86:	4b89      	ldr	r3, [pc, #548]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d06c      	beq.n	8004d6c <HAL_RCC_OscConfig+0x12c>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d168      	bne.n	8004d6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e24c      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ca6:	d106      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x76>
 8004ca8:	4b80      	ldr	r3, [pc, #512]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a7f      	ldr	r2, [pc, #508]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb2:	6013      	str	r3, [r2, #0]
 8004cb4:	e02e      	b.n	8004d14 <HAL_RCC_OscConfig+0xd4>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10c      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x98>
 8004cbe:	4b7b      	ldr	r3, [pc, #492]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a7a      	ldr	r2, [pc, #488]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cc8:	6013      	str	r3, [r2, #0]
 8004cca:	4b78      	ldr	r3, [pc, #480]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a77      	ldr	r2, [pc, #476]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004cd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cd4:	6013      	str	r3, [r2, #0]
 8004cd6:	e01d      	b.n	8004d14 <HAL_RCC_OscConfig+0xd4>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ce0:	d10c      	bne.n	8004cfc <HAL_RCC_OscConfig+0xbc>
 8004ce2:	4b72      	ldr	r3, [pc, #456]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a71      	ldr	r2, [pc, #452]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004ce8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cec:	6013      	str	r3, [r2, #0]
 8004cee:	4b6f      	ldr	r3, [pc, #444]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a6e      	ldr	r2, [pc, #440]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cf8:	6013      	str	r3, [r2, #0]
 8004cfa:	e00b      	b.n	8004d14 <HAL_RCC_OscConfig+0xd4>
 8004cfc:	4b6b      	ldr	r3, [pc, #428]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a6a      	ldr	r2, [pc, #424]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004d02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d06:	6013      	str	r3, [r2, #0]
 8004d08:	4b68      	ldr	r3, [pc, #416]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a67      	ldr	r2, [pc, #412]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004d0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d013      	beq.n	8004d44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1c:	f7fe fe82 	bl	8003a24 <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d22:	e008      	b.n	8004d36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d24:	f7fe fe7e 	bl	8003a24 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	2b64      	cmp	r3, #100	@ 0x64
 8004d30:	d901      	bls.n	8004d36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e200      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d36:	4b5d      	ldr	r3, [pc, #372]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0f0      	beq.n	8004d24 <HAL_RCC_OscConfig+0xe4>
 8004d42:	e014      	b.n	8004d6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d44:	f7fe fe6e 	bl	8003a24 <HAL_GetTick>
 8004d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d4a:	e008      	b.n	8004d5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d4c:	f7fe fe6a 	bl	8003a24 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	2b64      	cmp	r3, #100	@ 0x64
 8004d58:	d901      	bls.n	8004d5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e1ec      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d5e:	4b53      	ldr	r3, [pc, #332]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1f0      	bne.n	8004d4c <HAL_RCC_OscConfig+0x10c>
 8004d6a:	e000      	b.n	8004d6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d063      	beq.n	8004e42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d7a:	4b4c      	ldr	r3, [pc, #304]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f003 030c 	and.w	r3, r3, #12
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00b      	beq.n	8004d9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d86:	4b49      	ldr	r3, [pc, #292]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f003 030c 	and.w	r3, r3, #12
 8004d8e:	2b08      	cmp	r3, #8
 8004d90:	d11c      	bne.n	8004dcc <HAL_RCC_OscConfig+0x18c>
 8004d92:	4b46      	ldr	r3, [pc, #280]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d116      	bne.n	8004dcc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d9e:	4b43      	ldr	r3, [pc, #268]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d005      	beq.n	8004db6 <HAL_RCC_OscConfig+0x176>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d001      	beq.n	8004db6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e1c0      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004db6:	4b3d      	ldr	r3, [pc, #244]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	00db      	lsls	r3, r3, #3
 8004dc4:	4939      	ldr	r1, [pc, #228]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dca:	e03a      	b.n	8004e42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d020      	beq.n	8004e16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dd4:	4b36      	ldr	r3, [pc, #216]	@ (8004eb0 <HAL_RCC_OscConfig+0x270>)
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dda:	f7fe fe23 	bl	8003a24 <HAL_GetTick>
 8004dde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004de0:	e008      	b.n	8004df4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004de2:	f7fe fe1f 	bl	8003a24 <HAL_GetTick>
 8004de6:	4602      	mov	r2, r0
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	d901      	bls.n	8004df4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e1a1      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004df4:	4b2d      	ldr	r3, [pc, #180]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d0f0      	beq.n	8004de2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e00:	4b2a      	ldr	r3, [pc, #168]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	695b      	ldr	r3, [r3, #20]
 8004e0c:	00db      	lsls	r3, r3, #3
 8004e0e:	4927      	ldr	r1, [pc, #156]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	600b      	str	r3, [r1, #0]
 8004e14:	e015      	b.n	8004e42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e16:	4b26      	ldr	r3, [pc, #152]	@ (8004eb0 <HAL_RCC_OscConfig+0x270>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1c:	f7fe fe02 	bl	8003a24 <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e24:	f7fe fdfe 	bl	8003a24 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e180      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e36:	4b1d      	ldr	r3, [pc, #116]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1f0      	bne.n	8004e24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d03a      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d019      	beq.n	8004e8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e56:	4b17      	ldr	r3, [pc, #92]	@ (8004eb4 <HAL_RCC_OscConfig+0x274>)
 8004e58:	2201      	movs	r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e5c:	f7fe fde2 	bl	8003a24 <HAL_GetTick>
 8004e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e62:	e008      	b.n	8004e76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e64:	f7fe fdde 	bl	8003a24 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d901      	bls.n	8004e76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e160      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e76:	4b0d      	ldr	r3, [pc, #52]	@ (8004eac <HAL_RCC_OscConfig+0x26c>)
 8004e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d0f0      	beq.n	8004e64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004e82:	2001      	movs	r0, #1
 8004e84:	f000 fad8 	bl	8005438 <RCC_Delay>
 8004e88:	e01c      	b.n	8004ec4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb4 <HAL_RCC_OscConfig+0x274>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e90:	f7fe fdc8 	bl	8003a24 <HAL_GetTick>
 8004e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e96:	e00f      	b.n	8004eb8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e98:	f7fe fdc4 	bl	8003a24 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d908      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e146      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
 8004eaa:	bf00      	nop
 8004eac:	40021000 	.word	0x40021000
 8004eb0:	42420000 	.word	0x42420000
 8004eb4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eb8:	4b92      	ldr	r3, [pc, #584]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d1e9      	bne.n	8004e98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0304 	and.w	r3, r3, #4
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f000 80a6 	beq.w	800501e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ed6:	4b8b      	ldr	r3, [pc, #556]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d10d      	bne.n	8004efe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ee2:	4b88      	ldr	r3, [pc, #544]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	4a87      	ldr	r2, [pc, #540]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eec:	61d3      	str	r3, [r2, #28]
 8004eee:	4b85      	ldr	r3, [pc, #532]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ef6:	60bb      	str	r3, [r7, #8]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004efa:	2301      	movs	r3, #1
 8004efc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004efe:	4b82      	ldr	r3, [pc, #520]	@ (8005108 <HAL_RCC_OscConfig+0x4c8>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d118      	bne.n	8004f3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f0a:	4b7f      	ldr	r3, [pc, #508]	@ (8005108 <HAL_RCC_OscConfig+0x4c8>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a7e      	ldr	r2, [pc, #504]	@ (8005108 <HAL_RCC_OscConfig+0x4c8>)
 8004f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f16:	f7fe fd85 	bl	8003a24 <HAL_GetTick>
 8004f1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f1c:	e008      	b.n	8004f30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f1e:	f7fe fd81 	bl	8003a24 <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b64      	cmp	r3, #100	@ 0x64
 8004f2a:	d901      	bls.n	8004f30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e103      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f30:	4b75      	ldr	r3, [pc, #468]	@ (8005108 <HAL_RCC_OscConfig+0x4c8>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d0f0      	beq.n	8004f1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d106      	bne.n	8004f52 <HAL_RCC_OscConfig+0x312>
 8004f44:	4b6f      	ldr	r3, [pc, #444]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	4a6e      	ldr	r2, [pc, #440]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f4a:	f043 0301 	orr.w	r3, r3, #1
 8004f4e:	6213      	str	r3, [r2, #32]
 8004f50:	e02d      	b.n	8004fae <HAL_RCC_OscConfig+0x36e>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10c      	bne.n	8004f74 <HAL_RCC_OscConfig+0x334>
 8004f5a:	4b6a      	ldr	r3, [pc, #424]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	4a69      	ldr	r2, [pc, #420]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f60:	f023 0301 	bic.w	r3, r3, #1
 8004f64:	6213      	str	r3, [r2, #32]
 8004f66:	4b67      	ldr	r3, [pc, #412]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	4a66      	ldr	r2, [pc, #408]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f6c:	f023 0304 	bic.w	r3, r3, #4
 8004f70:	6213      	str	r3, [r2, #32]
 8004f72:	e01c      	b.n	8004fae <HAL_RCC_OscConfig+0x36e>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	2b05      	cmp	r3, #5
 8004f7a:	d10c      	bne.n	8004f96 <HAL_RCC_OscConfig+0x356>
 8004f7c:	4b61      	ldr	r3, [pc, #388]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	4a60      	ldr	r2, [pc, #384]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f82:	f043 0304 	orr.w	r3, r3, #4
 8004f86:	6213      	str	r3, [r2, #32]
 8004f88:	4b5e      	ldr	r3, [pc, #376]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	4a5d      	ldr	r2, [pc, #372]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	6213      	str	r3, [r2, #32]
 8004f94:	e00b      	b.n	8004fae <HAL_RCC_OscConfig+0x36e>
 8004f96:	4b5b      	ldr	r3, [pc, #364]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	4a5a      	ldr	r2, [pc, #360]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004f9c:	f023 0301 	bic.w	r3, r3, #1
 8004fa0:	6213      	str	r3, [r2, #32]
 8004fa2:	4b58      	ldr	r3, [pc, #352]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	4a57      	ldr	r2, [pc, #348]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004fa8:	f023 0304 	bic.w	r3, r3, #4
 8004fac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d015      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fb6:	f7fe fd35 	bl	8003a24 <HAL_GetTick>
 8004fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fbc:	e00a      	b.n	8004fd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fbe:	f7fe fd31 	bl	8003a24 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d901      	bls.n	8004fd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e0b1      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fd4:	4b4b      	ldr	r3, [pc, #300]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8004fd6:	6a1b      	ldr	r3, [r3, #32]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0ee      	beq.n	8004fbe <HAL_RCC_OscConfig+0x37e>
 8004fe0:	e014      	b.n	800500c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fe2:	f7fe fd1f 	bl	8003a24 <HAL_GetTick>
 8004fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fe8:	e00a      	b.n	8005000 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fea:	f7fe fd1b 	bl	8003a24 <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e09b      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005000:	4b40      	ldr	r3, [pc, #256]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1ee      	bne.n	8004fea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800500c:	7dfb      	ldrb	r3, [r7, #23]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d105      	bne.n	800501e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005012:	4b3c      	ldr	r3, [pc, #240]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8005014:	69db      	ldr	r3, [r3, #28]
 8005016:	4a3b      	ldr	r2, [pc, #236]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8005018:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800501c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 8087 	beq.w	8005136 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005028:	4b36      	ldr	r3, [pc, #216]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 030c 	and.w	r3, r3, #12
 8005030:	2b08      	cmp	r3, #8
 8005032:	d061      	beq.n	80050f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	69db      	ldr	r3, [r3, #28]
 8005038:	2b02      	cmp	r3, #2
 800503a:	d146      	bne.n	80050ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800503c:	4b33      	ldr	r3, [pc, #204]	@ (800510c <HAL_RCC_OscConfig+0x4cc>)
 800503e:	2200      	movs	r2, #0
 8005040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005042:	f7fe fcef 	bl	8003a24 <HAL_GetTick>
 8005046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005048:	e008      	b.n	800505c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800504a:	f7fe fceb 	bl	8003a24 <HAL_GetTick>
 800504e:	4602      	mov	r2, r0
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	2b02      	cmp	r3, #2
 8005056:	d901      	bls.n	800505c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e06d      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800505c:	4b29      	ldr	r3, [pc, #164]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1f0      	bne.n	800504a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6a1b      	ldr	r3, [r3, #32]
 800506c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005070:	d108      	bne.n	8005084 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005072:	4b24      	ldr	r3, [pc, #144]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	4921      	ldr	r1, [pc, #132]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8005080:	4313      	orrs	r3, r2
 8005082:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005084:	4b1f      	ldr	r3, [pc, #124]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a19      	ldr	r1, [r3, #32]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	430b      	orrs	r3, r1
 8005096:	491b      	ldr	r1, [pc, #108]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 8005098:	4313      	orrs	r3, r2
 800509a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800509c:	4b1b      	ldr	r3, [pc, #108]	@ (800510c <HAL_RCC_OscConfig+0x4cc>)
 800509e:	2201      	movs	r2, #1
 80050a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050a2:	f7fe fcbf 	bl	8003a24 <HAL_GetTick>
 80050a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050a8:	e008      	b.n	80050bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050aa:	f7fe fcbb 	bl	8003a24 <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d901      	bls.n	80050bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e03d      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050bc:	4b11      	ldr	r3, [pc, #68]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d0f0      	beq.n	80050aa <HAL_RCC_OscConfig+0x46a>
 80050c8:	e035      	b.n	8005136 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ca:	4b10      	ldr	r3, [pc, #64]	@ (800510c <HAL_RCC_OscConfig+0x4cc>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d0:	f7fe fca8 	bl	8003a24 <HAL_GetTick>
 80050d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050d6:	e008      	b.n	80050ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d8:	f7fe fca4 	bl	8003a24 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e026      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050ea:	4b06      	ldr	r3, [pc, #24]	@ (8005104 <HAL_RCC_OscConfig+0x4c4>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1f0      	bne.n	80050d8 <HAL_RCC_OscConfig+0x498>
 80050f6:	e01e      	b.n	8005136 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d107      	bne.n	8005110 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e019      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
 8005104:	40021000 	.word	0x40021000
 8005108:	40007000 	.word	0x40007000
 800510c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005110:	4b0b      	ldr	r3, [pc, #44]	@ (8005140 <HAL_RCC_OscConfig+0x500>)
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	429a      	cmp	r2, r3
 8005122:	d106      	bne.n	8005132 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800512e:	429a      	cmp	r2, r3
 8005130:	d001      	beq.n	8005136 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e000      	b.n	8005138 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3718      	adds	r7, #24
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	40021000 	.word	0x40021000

08005144 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e0d0      	b.n	80052fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005158:	4b6a      	ldr	r3, [pc, #424]	@ (8005304 <HAL_RCC_ClockConfig+0x1c0>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0307 	and.w	r3, r3, #7
 8005160:	683a      	ldr	r2, [r7, #0]
 8005162:	429a      	cmp	r2, r3
 8005164:	d910      	bls.n	8005188 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005166:	4b67      	ldr	r3, [pc, #412]	@ (8005304 <HAL_RCC_ClockConfig+0x1c0>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f023 0207 	bic.w	r2, r3, #7
 800516e:	4965      	ldr	r1, [pc, #404]	@ (8005304 <HAL_RCC_ClockConfig+0x1c0>)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	4313      	orrs	r3, r2
 8005174:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005176:	4b63      	ldr	r3, [pc, #396]	@ (8005304 <HAL_RCC_ClockConfig+0x1c0>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0307 	and.w	r3, r3, #7
 800517e:	683a      	ldr	r2, [r7, #0]
 8005180:	429a      	cmp	r2, r3
 8005182:	d001      	beq.n	8005188 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e0b8      	b.n	80052fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d020      	beq.n	80051d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0304 	and.w	r3, r3, #4
 800519c:	2b00      	cmp	r3, #0
 800519e:	d005      	beq.n	80051ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051a0:	4b59      	ldr	r3, [pc, #356]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	4a58      	ldr	r2, [pc, #352]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80051a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80051aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0308 	and.w	r3, r3, #8
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d005      	beq.n	80051c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051b8:	4b53      	ldr	r3, [pc, #332]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	4a52      	ldr	r2, [pc, #328]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80051be:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80051c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051c4:	4b50      	ldr	r3, [pc, #320]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	494d      	ldr	r1, [pc, #308]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80051d2:	4313      	orrs	r3, r2
 80051d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d040      	beq.n	8005264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d107      	bne.n	80051fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ea:	4b47      	ldr	r3, [pc, #284]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d115      	bne.n	8005222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e07f      	b.n	80052fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d107      	bne.n	8005212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005202:	4b41      	ldr	r3, [pc, #260]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d109      	bne.n	8005222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e073      	b.n	80052fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005212:	4b3d      	ldr	r3, [pc, #244]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e06b      	b.n	80052fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005222:	4b39      	ldr	r3, [pc, #228]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f023 0203 	bic.w	r2, r3, #3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	4936      	ldr	r1, [pc, #216]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 8005230:	4313      	orrs	r3, r2
 8005232:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005234:	f7fe fbf6 	bl	8003a24 <HAL_GetTick>
 8005238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800523a:	e00a      	b.n	8005252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800523c:	f7fe fbf2 	bl	8003a24 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800524a:	4293      	cmp	r3, r2
 800524c:	d901      	bls.n	8005252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e053      	b.n	80052fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005252:	4b2d      	ldr	r3, [pc, #180]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f003 020c 	and.w	r2, r3, #12
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	429a      	cmp	r2, r3
 8005262:	d1eb      	bne.n	800523c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005264:	4b27      	ldr	r3, [pc, #156]	@ (8005304 <HAL_RCC_ClockConfig+0x1c0>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	683a      	ldr	r2, [r7, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d210      	bcs.n	8005294 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005272:	4b24      	ldr	r3, [pc, #144]	@ (8005304 <HAL_RCC_ClockConfig+0x1c0>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f023 0207 	bic.w	r2, r3, #7
 800527a:	4922      	ldr	r1, [pc, #136]	@ (8005304 <HAL_RCC_ClockConfig+0x1c0>)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	4313      	orrs	r3, r2
 8005280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005282:	4b20      	ldr	r3, [pc, #128]	@ (8005304 <HAL_RCC_ClockConfig+0x1c0>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0307 	and.w	r3, r3, #7
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	429a      	cmp	r2, r3
 800528e:	d001      	beq.n	8005294 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e032      	b.n	80052fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0304 	and.w	r3, r3, #4
 800529c:	2b00      	cmp	r3, #0
 800529e:	d008      	beq.n	80052b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052a0:	4b19      	ldr	r3, [pc, #100]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	4916      	ldr	r1, [pc, #88]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0308 	and.w	r3, r3, #8
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d009      	beq.n	80052d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80052be:	4b12      	ldr	r3, [pc, #72]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	00db      	lsls	r3, r3, #3
 80052cc:	490e      	ldr	r1, [pc, #56]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80052ce:	4313      	orrs	r3, r2
 80052d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80052d2:	f000 f821 	bl	8005318 <HAL_RCC_GetSysClockFreq>
 80052d6:	4602      	mov	r2, r0
 80052d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005308 <HAL_RCC_ClockConfig+0x1c4>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	091b      	lsrs	r3, r3, #4
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	490a      	ldr	r1, [pc, #40]	@ (800530c <HAL_RCC_ClockConfig+0x1c8>)
 80052e4:	5ccb      	ldrb	r3, [r1, r3]
 80052e6:	fa22 f303 	lsr.w	r3, r2, r3
 80052ea:	4a09      	ldr	r2, [pc, #36]	@ (8005310 <HAL_RCC_ClockConfig+0x1cc>)
 80052ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80052ee:	4b09      	ldr	r3, [pc, #36]	@ (8005314 <HAL_RCC_ClockConfig+0x1d0>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7fe fb54 	bl	80039a0 <HAL_InitTick>

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	40022000 	.word	0x40022000
 8005308:	40021000 	.word	0x40021000
 800530c:	0800dd78 	.word	0x0800dd78
 8005310:	20000020 	.word	0x20000020
 8005314:	20000024 	.word	0x20000024

08005318 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005318:	b490      	push	{r4, r7}
 800531a:	b08a      	sub	sp, #40	@ 0x28
 800531c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800531e:	4b29      	ldr	r3, [pc, #164]	@ (80053c4 <HAL_RCC_GetSysClockFreq+0xac>)
 8005320:	1d3c      	adds	r4, r7, #4
 8005322:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005324:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005328:	f240 2301 	movw	r3, #513	@ 0x201
 800532c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	61fb      	str	r3, [r7, #28]
 8005332:	2300      	movs	r3, #0
 8005334:	61bb      	str	r3, [r7, #24]
 8005336:	2300      	movs	r3, #0
 8005338:	627b      	str	r3, [r7, #36]	@ 0x24
 800533a:	2300      	movs	r3, #0
 800533c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800533e:	2300      	movs	r3, #0
 8005340:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005342:	4b21      	ldr	r3, [pc, #132]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	f003 030c 	and.w	r3, r3, #12
 800534e:	2b04      	cmp	r3, #4
 8005350:	d002      	beq.n	8005358 <HAL_RCC_GetSysClockFreq+0x40>
 8005352:	2b08      	cmp	r3, #8
 8005354:	d003      	beq.n	800535e <HAL_RCC_GetSysClockFreq+0x46>
 8005356:	e02b      	b.n	80053b0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005358:	4b1c      	ldr	r3, [pc, #112]	@ (80053cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800535a:	623b      	str	r3, [r7, #32]
      break;
 800535c:	e02b      	b.n	80053b6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	0c9b      	lsrs	r3, r3, #18
 8005362:	f003 030f 	and.w	r3, r3, #15
 8005366:	3328      	adds	r3, #40	@ 0x28
 8005368:	443b      	add	r3, r7
 800536a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800536e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d012      	beq.n	80053a0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800537a:	4b13      	ldr	r3, [pc, #76]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	0c5b      	lsrs	r3, r3, #17
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	3328      	adds	r3, #40	@ 0x28
 8005386:	443b      	add	r3, r7
 8005388:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800538c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	4a0e      	ldr	r2, [pc, #56]	@ (80053cc <HAL_RCC_GetSysClockFreq+0xb4>)
 8005392:	fb03 f202 	mul.w	r2, r3, r2
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	fbb2 f3f3 	udiv	r3, r2, r3
 800539c:	627b      	str	r3, [r7, #36]	@ 0x24
 800539e:	e004      	b.n	80053aa <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	4a0b      	ldr	r2, [pc, #44]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053a4:	fb02 f303 	mul.w	r3, r2, r3
 80053a8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 80053aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ac:	623b      	str	r3, [r7, #32]
      break;
 80053ae:	e002      	b.n	80053b6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053b0:	4b06      	ldr	r3, [pc, #24]	@ (80053cc <HAL_RCC_GetSysClockFreq+0xb4>)
 80053b2:	623b      	str	r3, [r7, #32]
      break;
 80053b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053b6:	6a3b      	ldr	r3, [r7, #32]
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3728      	adds	r7, #40	@ 0x28
 80053bc:	46bd      	mov	sp, r7
 80053be:	bc90      	pop	{r4, r7}
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	0800dcb8 	.word	0x0800dcb8
 80053c8:	40021000 	.word	0x40021000
 80053cc:	007a1200 	.word	0x007a1200
 80053d0:	003d0900 	.word	0x003d0900

080053d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053d4:	b480      	push	{r7}
 80053d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053d8:	4b02      	ldr	r3, [pc, #8]	@ (80053e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80053da:	681b      	ldr	r3, [r3, #0]
}
 80053dc:	4618      	mov	r0, r3
 80053de:	46bd      	mov	sp, r7
 80053e0:	bc80      	pop	{r7}
 80053e2:	4770      	bx	lr
 80053e4:	20000020 	.word	0x20000020

080053e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053ec:	f7ff fff2 	bl	80053d4 <HAL_RCC_GetHCLKFreq>
 80053f0:	4602      	mov	r2, r0
 80053f2:	4b05      	ldr	r3, [pc, #20]	@ (8005408 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	0a1b      	lsrs	r3, r3, #8
 80053f8:	f003 0307 	and.w	r3, r3, #7
 80053fc:	4903      	ldr	r1, [pc, #12]	@ (800540c <HAL_RCC_GetPCLK1Freq+0x24>)
 80053fe:	5ccb      	ldrb	r3, [r1, r3]
 8005400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005404:	4618      	mov	r0, r3
 8005406:	bd80      	pop	{r7, pc}
 8005408:	40021000 	.word	0x40021000
 800540c:	0800dd88 	.word	0x0800dd88

08005410 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005414:	f7ff ffde 	bl	80053d4 <HAL_RCC_GetHCLKFreq>
 8005418:	4602      	mov	r2, r0
 800541a:	4b05      	ldr	r3, [pc, #20]	@ (8005430 <HAL_RCC_GetPCLK2Freq+0x20>)
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	0adb      	lsrs	r3, r3, #11
 8005420:	f003 0307 	and.w	r3, r3, #7
 8005424:	4903      	ldr	r1, [pc, #12]	@ (8005434 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005426:	5ccb      	ldrb	r3, [r1, r3]
 8005428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800542c:	4618      	mov	r0, r3
 800542e:	bd80      	pop	{r7, pc}
 8005430:	40021000 	.word	0x40021000
 8005434:	0800dd88 	.word	0x0800dd88

08005438 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005440:	4b0a      	ldr	r3, [pc, #40]	@ (800546c <RCC_Delay+0x34>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a0a      	ldr	r2, [pc, #40]	@ (8005470 <RCC_Delay+0x38>)
 8005446:	fba2 2303 	umull	r2, r3, r2, r3
 800544a:	0a5b      	lsrs	r3, r3, #9
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	fb02 f303 	mul.w	r3, r2, r3
 8005452:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005454:	bf00      	nop
  }
  while (Delay --);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	1e5a      	subs	r2, r3, #1
 800545a:	60fa      	str	r2, [r7, #12]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1f9      	bne.n	8005454 <RCC_Delay+0x1c>
}
 8005460:	bf00      	nop
 8005462:	bf00      	nop
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	bc80      	pop	{r7}
 800546a:	4770      	bx	lr
 800546c:	20000020 	.word	0x20000020
 8005470:	10624dd3 	.word	0x10624dd3

08005474 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005474:	b590      	push	{r4, r7, lr}
 8005476:	b08d      	sub	sp, #52	@ 0x34
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800547c:	4b58      	ldr	r3, [pc, #352]	@ (80055e0 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800547e:	f107 040c 	add.w	r4, r7, #12
 8005482:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005484:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005488:	f240 2301 	movw	r3, #513	@ 0x201
 800548c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800548e:	2300      	movs	r3, #0
 8005490:	627b      	str	r3, [r7, #36]	@ 0x24
 8005492:	2300      	movs	r3, #0
 8005494:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005496:	2300      	movs	r3, #0
 8005498:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800549a:	2300      	movs	r3, #0
 800549c:	61fb      	str	r3, [r7, #28]
 800549e:	2300      	movs	r3, #0
 80054a0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b10      	cmp	r3, #16
 80054a6:	d00a      	beq.n	80054be <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2b10      	cmp	r3, #16
 80054ac:	f200 808e 	bhi.w	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d049      	beq.n	800554a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d079      	beq.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80054bc:	e086      	b.n	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 80054be:	4b49      	ldr	r3, [pc, #292]	@ (80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80054c4:	4b47      	ldr	r3, [pc, #284]	@ (80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d07f      	beq.n	80055d0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	0c9b      	lsrs	r3, r3, #18
 80054d4:	f003 030f 	and.w	r3, r3, #15
 80054d8:	3330      	adds	r3, #48	@ 0x30
 80054da:	443b      	add	r3, r7
 80054dc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80054e0:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d017      	beq.n	800551c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80054ec:	4b3d      	ldr	r3, [pc, #244]	@ (80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	0c5b      	lsrs	r3, r3, #17
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	3330      	adds	r3, #48	@ 0x30
 80054f8:	443b      	add	r3, r7
 80054fa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80054fe:	627b      	str	r3, [r7, #36]	@ 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00d      	beq.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800550a:	4a37      	ldr	r2, [pc, #220]	@ (80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800550c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	fb02 f303 	mul.w	r3, r2, r3
 8005518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800551a:	e004      	b.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	4a33      	ldr	r2, [pc, #204]	@ (80055ec <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005520:	fb02 f303 	mul.w	r3, r2, r3
 8005524:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005526:	4b2f      	ldr	r3, [pc, #188]	@ (80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800552e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005532:	d102      	bne.n	800553a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8005534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005536:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8005538:	e04a      	b.n	80055d0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 800553a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800553c:	005b      	lsls	r3, r3, #1
 800553e:	4a2c      	ldr	r2, [pc, #176]	@ (80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8005540:	fba2 2303 	umull	r2, r3, r2, r3
 8005544:	085b      	lsrs	r3, r3, #1
 8005546:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8005548:	e042      	b.n	80055d0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800554a:	4b26      	ldr	r3, [pc, #152]	@ (80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005556:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800555a:	d108      	bne.n	800556e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f003 0302 	and.w	r3, r3, #2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8005566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800556a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800556c:	e01f      	b.n	80055ae <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005574:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005578:	d109      	bne.n	800558e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800557a:	4b1a      	ldr	r3, [pc, #104]	@ (80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800557c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557e:	f003 0302 	and.w	r3, r3, #2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d003      	beq.n	800558e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8005586:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800558a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800558c:	e00f      	b.n	80055ae <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005594:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005598:	d11c      	bne.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800559a:	4b12      	ldr	r3, [pc, #72]	@ (80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d016      	beq.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 80055a6:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80055aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80055ac:	e012      	b.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80055ae:	e011      	b.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80055b0:	f7ff ff2e 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 80055b4:	4602      	mov	r2, r0
 80055b6:	4b0b      	ldr	r3, [pc, #44]	@ (80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	0b9b      	lsrs	r3, r3, #14
 80055bc:	f003 0303 	and.w	r3, r3, #3
 80055c0:	3301      	adds	r3, #1
 80055c2:	005b      	lsls	r3, r3, #1
 80055c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80055ca:	e004      	b.n	80055d6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80055cc:	bf00      	nop
 80055ce:	e002      	b.n	80055d6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80055d0:	bf00      	nop
 80055d2:	e000      	b.n	80055d6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80055d4:	bf00      	nop
    }
  }
  return (frequency);
 80055d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3734      	adds	r7, #52	@ 0x34
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd90      	pop	{r4, r7, pc}
 80055e0:	0800dcc8 	.word	0x0800dcc8
 80055e4:	40021000 	.word	0x40021000
 80055e8:	007a1200 	.word	0x007a1200
 80055ec:	003d0900 	.word	0x003d0900
 80055f0:	aaaaaaab 	.word	0xaaaaaaab

080055f4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e084      	b.n	8005714 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	7c5b      	ldrb	r3, [r3, #17]
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b00      	cmp	r3, #0
 8005612:	d105      	bne.n	8005620 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 f880 	bl	8005720 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2202      	movs	r2, #2
 8005624:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 fb24 	bl	8005c74 <HAL_RTC_WaitForSynchro>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d004      	beq.n	800563c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2204      	movs	r2, #4
 8005636:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e06b      	b.n	8005714 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fbdd 	bl	8005dfc <RTC_EnterInitMode>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d004      	beq.n	8005652 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2204      	movs	r2, #4
 800564c:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e060      	b.n	8005714 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f022 0207 	bic.w	r2, r2, #7
 8005660:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d005      	beq.n	8005676 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800566a:	4b2c      	ldr	r3, [pc, #176]	@ (800571c <HAL_RTC_Init+0x128>)
 800566c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800566e:	4a2b      	ldr	r2, [pc, #172]	@ (800571c <HAL_RTC_Init+0x128>)
 8005670:	f023 0301 	bic.w	r3, r3, #1
 8005674:	6313      	str	r3, [r2, #48]	@ 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8005676:	4b29      	ldr	r3, [pc, #164]	@ (800571c <HAL_RTC_Init+0x128>)
 8005678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800567a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	4926      	ldr	r1, [pc, #152]	@ (800571c <HAL_RTC_Init+0x128>)
 8005684:	4313      	orrs	r3, r2
 8005686:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005690:	d003      	beq.n	800569a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	60fb      	str	r3, [r7, #12]
 8005698:	e00e      	b.n	80056b8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800569a:	2001      	movs	r0, #1
 800569c:	f7ff feea 	bl	8005474 <HAL_RCCEx_GetPeriphCLKFreq>
 80056a0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d104      	bne.n	80056b2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2204      	movs	r2, #4
 80056ac:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e030      	b.n	8005714 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	3b01      	subs	r3, #1
 80056b6:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f023 010f 	bic.w	r1, r3, #15
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	0c1a      	lsrs	r2, r3, #16
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	0c1b      	lsrs	r3, r3, #16
 80056d6:	041b      	lsls	r3, r3, #16
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	b291      	uxth	r1, r2
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6812      	ldr	r2, [r2, #0]
 80056e0:	430b      	orrs	r3, r1
 80056e2:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 fbb1 	bl	8005e4c <RTC_ExitInitMode>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d004      	beq.n	80056fa <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2204      	movs	r2, #4
 80056f4:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e00c      	b.n	8005714 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 8005712:	2300      	movs	r3, #0
  }
}
 8005714:	4618      	mov	r0, r3
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40006c00 	.word	0x40006c00

08005720 <HAL_RTC_MspInit>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.  
  * @retval None
  */
__weak void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_MspInit could be implemented in the user file
   */ 
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	bc80      	pop	{r7}
 8005730:	4770      	bx	lr

08005732 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005732:	b590      	push	{r4, r7, lr}
 8005734:	b087      	sub	sp, #28
 8005736:	af00      	add	r7, sp, #0
 8005738:	60f8      	str	r0, [r7, #12]
 800573a:	60b9      	str	r1, [r7, #8]
 800573c:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800573e:	2300      	movs	r3, #0
 8005740:	617b      	str	r3, [r7, #20]
 8005742:	2300      	movs	r3, #0
 8005744:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d002      	beq.n	8005752 <HAL_RTC_SetTime+0x20>
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_RTC_SetTime+0x24>
  {
     return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e080      	b.n	8005858 <HAL_RTC_SetTime+0x126>
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	7c1b      	ldrb	r3, [r3, #16]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d101      	bne.n	8005762 <HAL_RTC_SetTime+0x30>
 800575e:	2302      	movs	r3, #2
 8005760:	e07a      	b.n	8005858 <HAL_RTC_SetTime+0x126>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2201      	movs	r2, #1
 8005766:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2202      	movs	r2, #2
 800576c:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d113      	bne.n	800579c <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	461a      	mov	r2, r3
 800577a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800577e:	fb03 f202 	mul.w	r2, r3, r2
                        ((uint32_t)sTime->Minutes * 60U) + \
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	785b      	ldrb	r3, [r3, #1]
 8005786:	4619      	mov	r1, r3
 8005788:	460b      	mov	r3, r1
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	1a5b      	subs	r3, r3, r1
 800578e:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005790:	4413      	add	r3, r2
                        ((uint32_t)sTime->Seconds));  
 8005792:	68ba      	ldr	r2, [r7, #8]
 8005794:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005796:	4413      	add	r3, r2
 8005798:	617b      	str	r3, [r7, #20]
 800579a:	e01e      	b.n	80057da <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f000 fb98 	bl	8005ed6 <RTC_Bcd2ToByte>
 80057a6:	4603      	mov	r3, r0
 80057a8:	461a      	mov	r2, r3
 80057aa:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80057ae:	fb03 f402 	mul.w	r4, r3, r2
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	785b      	ldrb	r3, [r3, #1]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f000 fb8d 	bl	8005ed6 <RTC_Bcd2ToByte>
 80057bc:	4603      	mov	r3, r0
 80057be:	461a      	mov	r2, r3
 80057c0:	4613      	mov	r3, r2
 80057c2:	011b      	lsls	r3, r3, #4
 80057c4:	1a9b      	subs	r3, r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80057c8:	441c      	add	r4, r3
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));   
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	789b      	ldrb	r3, [r3, #2]
 80057ce:	4618      	mov	r0, r3
 80057d0:	f000 fb81 	bl	8005ed6 <RTC_Bcd2ToByte>
 80057d4:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80057d6:	4423      	add	r3, r4
 80057d8:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80057da:	6979      	ldr	r1, [r7, #20]
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f000 faa6 	bl	8005d2e <RTC_WriteTimeCounter>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d007      	beq.n	80057f8 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2204      	movs	r2, #4
 80057ec:	745a      	strb	r2, [r3, #17]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	741a      	strb	r2, [r3, #16]
    
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e02f      	b.n	8005858 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 0205 	bic.w	r2, r2, #5
 8005806:	605a      	str	r2, [r3, #4]
    
    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 fab7 	bl	8005d7c <RTC_ReadAlarmCounter>
 800580e:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005816:	d018      	beq.n	800584a <HAL_RTC_SetTime+0x118>
    {
      if(counter_alarm < counter_time)
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	429a      	cmp	r2, r3
 800581e:	d214      	bcs.n	800584a <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005826:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800582a:	613b      	str	r3, [r7, #16]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800582c:	6939      	ldr	r1, [r7, #16]
 800582e:	68f8      	ldr	r0, [r7, #12]
 8005830:	f000 fabd 	bl	8005dae <RTC_WriteAlarmCounter>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d007      	beq.n	800584a <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2204      	movs	r2, #4
 800583e:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e006      	b.n	8005858 <HAL_RTC_SetTime+0x126>
        }
      }
    }
    
    hrtc->State = HAL_RTC_STATE_READY;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2201      	movs	r2, #1
 800584e:	745a      	strb	r2, [r3, #17]
  
   __HAL_UNLOCK(hrtc); 
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	741a      	strb	r2, [r3, #16]
     
   return HAL_OK;
 8005856:	2300      	movs	r3, #0
  }
}
 8005858:	4618      	mov	r0, r3
 800585a:	371c      	adds	r7, #28
 800585c:	46bd      	mov	sp, r7
 800585e:	bd90      	pop	{r4, r7, pc}

08005860 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b088      	sub	sp, #32
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800586c:	2300      	movs	r3, #0
 800586e:	61bb      	str	r3, [r7, #24]
 8005870:	2300      	movs	r3, #0
 8005872:	61fb      	str	r3, [r7, #28]
 8005874:	2300      	movs	r3, #0
 8005876:	617b      	str	r3, [r7, #20]
 8005878:	2300      	movs	r3, #0
 800587a:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d002      	beq.n	8005888 <HAL_RTC_GetTime+0x28>
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d101      	bne.n	800588c <HAL_RTC_GetTime+0x2c>
  {
     return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e0b5      	b.n	80059f8 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f003 0304 	and.w	r3, r3, #4
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <HAL_RTC_GetTime+0x3e>
  {
      return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e0ac      	b.n	80059f8 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f000 fa15 	bl	8005cce <RTC_ReadTimeCounter>
 80058a4:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	4a55      	ldr	r2, [pc, #340]	@ (8005a00 <HAL_RTC_GetTime+0x1a0>)
 80058aa:	fba2 2303 	umull	r2, r3, r2, r3
 80058ae:	0adb      	lsrs	r3, r3, #11
 80058b0:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80058b2:	69ba      	ldr	r2, [r7, #24]
 80058b4:	4b52      	ldr	r3, [pc, #328]	@ (8005a00 <HAL_RTC_GetTime+0x1a0>)
 80058b6:	fba3 1302 	umull	r1, r3, r3, r2
 80058ba:	0adb      	lsrs	r3, r3, #11
 80058bc:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80058c0:	fb01 f303 	mul.w	r3, r1, r3
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	4a4f      	ldr	r2, [pc, #316]	@ (8005a04 <HAL_RTC_GetTime+0x1a4>)
 80058c8:	fba2 2303 	umull	r2, r3, r2, r3
 80058cc:	095b      	lsrs	r3, r3, #5
 80058ce:	b2da      	uxtb	r2, r3
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	4a4a      	ldr	r2, [pc, #296]	@ (8005a00 <HAL_RTC_GetTime+0x1a0>)
 80058d8:	fba2 1203 	umull	r1, r2, r2, r3
 80058dc:	0ad2      	lsrs	r2, r2, #11
 80058de:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80058e2:	fb01 f202 	mul.w	r2, r1, r2
 80058e6:	1a9a      	subs	r2, r3, r2
 80058e8:	4b46      	ldr	r3, [pc, #280]	@ (8005a04 <HAL_RTC_GetTime+0x1a4>)
 80058ea:	fba3 1302 	umull	r1, r3, r3, r2
 80058ee:	0959      	lsrs	r1, r3, #5
 80058f0:	460b      	mov	r3, r1
 80058f2:	011b      	lsls	r3, r3, #4
 80058f4:	1a5b      	subs	r3, r3, r1
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	1ad1      	subs	r1, r2, r3
 80058fa:	b2ca      	uxtb	r2, r1
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	2b17      	cmp	r3, #23
 8005904:	d955      	bls.n	80059b2 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	4a3f      	ldr	r2, [pc, #252]	@ (8005a08 <HAL_RTC_GetTime+0x1a8>)
 800590a:	fba2 2303 	umull	r2, r3, r2, r3
 800590e:	091b      	lsrs	r3, r3, #4
 8005910:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);    
 8005912:	6939      	ldr	r1, [r7, #16]
 8005914:	4b3c      	ldr	r3, [pc, #240]	@ (8005a08 <HAL_RTC_GetTime+0x1a8>)
 8005916:	fba3 2301 	umull	r2, r3, r3, r1
 800591a:	091a      	lsrs	r2, r3, #4
 800591c:	4613      	mov	r3, r2
 800591e:	005b      	lsls	r3, r3, #1
 8005920:	4413      	add	r3, r2
 8005922:	00db      	lsls	r3, r3, #3
 8005924:	1aca      	subs	r2, r1, r3
 8005926:	b2d2      	uxtb	r2, r2
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f000 fa25 	bl	8005d7c <RTC_ReadAlarmCounter>
 8005932:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593a:	d008      	beq.n	800594e <HAL_RTC_GetTime+0xee>
 800593c:	69fa      	ldr	r2, [r7, #28]
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	429a      	cmp	r2, r3
 8005942:	d904      	bls.n	800594e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8005944:	69fa      	ldr	r2, [r7, #28]
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	61fb      	str	r3, [r7, #28]
 800594c:	e002      	b.n	8005954 <HAL_RTC_GetTime+0xf4>
    }
    else 
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800594e:	f04f 33ff 	mov.w	r3, #4294967295
 8005952:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	4a2d      	ldr	r2, [pc, #180]	@ (8005a0c <HAL_RTC_GetTime+0x1ac>)
 8005958:	fb02 f303 	mul.w	r3, r2, r3
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	61bb      	str	r3, [r7, #24]
    
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005962:	69b9      	ldr	r1, [r7, #24]
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f000 f9e2 	bl	8005d2e <RTC_WriteTimeCounter>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e041      	b.n	80059f8 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800597a:	d00c      	beq.n	8005996 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800597c:	69fa      	ldr	r2, [r7, #28]
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	4413      	add	r3, r2
 8005982:	61fb      	str	r3, [r7, #28]
      
      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005984:	69f9      	ldr	r1, [r7, #28]
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f000 fa11 	bl	8005dae <RTC_WriteAlarmCounter>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00a      	beq.n	80059a8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e030      	b.n	80059f8 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005996:	69f9      	ldr	r1, [r7, #28]
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f000 fa08 	bl	8005dae <RTC_WriteAlarmCounter>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d001      	beq.n	80059a8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e027      	b.n	80059f8 <HAL_RTC_GetTime+0x198>
      }
    }
    
    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80059a8:	6979      	ldr	r1, [r7, #20]
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 fab0 	bl	8005f10 <RTC_DateUpdate>
 80059b0:	e003      	b.n	80059ba <HAL_RTC_GetTime+0x15a>
  }
  else 
  {
    sTime->Hours = hours;    
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d01a      	beq.n	80059f6 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fa69 	bl	8005e9c <RTC_ByteToBcd2>
 80059ca:	4603      	mov	r3, r0
 80059cc:	461a      	mov	r2, r3
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	785b      	ldrb	r3, [r3, #1]
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 fa60 	bl	8005e9c <RTC_ByteToBcd2>
 80059dc:	4603      	mov	r3, r0
 80059de:	461a      	mov	r2, r3
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);  
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	789b      	ldrb	r3, [r3, #2]
 80059e8:	4618      	mov	r0, r3
 80059ea:	f000 fa57 	bl	8005e9c <RTC_ByteToBcd2>
 80059ee:	4603      	mov	r3, r0
 80059f0:	461a      	mov	r2, r3
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	709a      	strb	r2, [r3, #2]
  }
  
  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3720      	adds	r7, #32
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	91a2b3c5 	.word	0x91a2b3c5
 8005a04:	88888889 	.word	0x88888889
 8005a08:	aaaaaaab 	.word	0xaaaaaaab
 8005a0c:	00015180 	.word	0x00015180

08005a10 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b088      	sub	sp, #32
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	61fb      	str	r3, [r7, #28]
 8005a20:	2300      	movs	r3, #0
 8005a22:	61bb      	str	r3, [r7, #24]
 8005a24:	2300      	movs	r3, #0
 8005a26:	617b      	str	r3, [r7, #20]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d002      	beq.n	8005a34 <HAL_RTC_SetDate+0x24>
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <HAL_RTC_SetDate+0x28>
  {
     return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e097      	b.n	8005b68 <HAL_RTC_SetDate+0x158>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	7c1b      	ldrb	r3, [r3, #16]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d101      	bne.n	8005a44 <HAL_RTC_SetDate+0x34>
 8005a40:	2302      	movs	r3, #2
 8005a42:	e091      	b.n	8005b68 <HAL_RTC_SetDate+0x158>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2201      	movs	r2, #1
 8005a48:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10c      	bne.n	8005a70 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	78da      	ldrb	r2, [r3, #3]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	785a      	ldrb	r2, [r3, #1]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	789a      	ldrb	r2, [r3, #2]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	739a      	strb	r2, [r3, #14]
 8005a6e:	e01a      	b.n	8005aa6 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
    
    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	78db      	ldrb	r3, [r3, #3]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f000 fa2e 	bl	8005ed6 <RTC_Bcd2ToByte>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	785b      	ldrb	r3, [r3, #1]
 8005a86:	4618      	mov	r0, r3
 8005a88:	f000 fa25 	bl	8005ed6 <RTC_Bcd2ToByte>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	461a      	mov	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	789b      	ldrb	r3, [r3, #2]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f000 fa1c 	bl	8005ed6 <RTC_Bcd2ToByte>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	7bdb      	ldrb	r3, [r3, #15]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	7b59      	ldrb	r1, [r3, #13]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	7b9b      	ldrb	r3, [r3, #14]
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	f000 fb07 	bl	80060c8 <RTC_WeekDayNum>
 8005aba:	4603      	mov	r3, r0
 8005abc:	461a      	mov	r2, r3
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	7b1a      	ldrb	r2, [r3, #12]
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f000 f8ff 	bl	8005cce <RTC_ReadTimeCounter>
 8005ad0:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	4a26      	ldr	r2, [pc, #152]	@ (8005b70 <HAL_RTC_SetDate+0x160>)
 8005ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8005ada:	0adb      	lsrs	r3, r3, #11
 8005adc:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	2b18      	cmp	r3, #24
 8005ae2:	d93a      	bls.n	8005b5a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	4a23      	ldr	r2, [pc, #140]	@ (8005b74 <HAL_RTC_SetDate+0x164>)
 8005ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8005aec:	091b      	lsrs	r3, r3, #4
 8005aee:	4a22      	ldr	r2, [pc, #136]	@ (8005b78 <HAL_RTC_SetDate+0x168>)
 8005af0:	fb02 f303 	mul.w	r3, r2, r3
 8005af4:	69fa      	ldr	r2, [r7, #28]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005afa:	69f9      	ldr	r1, [r7, #28]
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 f916 	bl	8005d2e <RTC_WriteTimeCounter>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d007      	beq.n	8005b18 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2204      	movs	r2, #4
 8005b0c:	745a      	strb	r2, [r3, #17]
      
      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	741a      	strb	r2, [r3, #16]
      
      return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e027      	b.n	8005b68 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f000 f92f 	bl	8005d7c <RTC_ReadAlarmCounter>
 8005b1e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b26:	d018      	beq.n	8005b5a <HAL_RTC_SetDate+0x14a>
    {
      if(counter_alarm < counter_time)
 8005b28:	69ba      	ldr	r2, [r7, #24]
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d214      	bcs.n	8005b5a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005b36:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005b3a:	61bb      	str	r3, [r7, #24]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005b3c:	69b9      	ldr	r1, [r7, #24]
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f935 	bl	8005dae <RTC_WriteAlarmCounter>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d007      	beq.n	8005b5a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2204      	movs	r2, #4
 8005b4e:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e006      	b.n	8005b68 <HAL_RTC_SetDate+0x158>
    }
    

  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	745a      	strb	r2, [r3, #17]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;    
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3720      	adds	r7, #32
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	91a2b3c5 	.word	0x91a2b3c5
 8005b74:	aaaaaaab 	.word	0xaaaaaaab
 8005b78:	00015180 	.word	0x00015180

08005b7c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format 
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b086      	sub	sp, #24
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8005b88:	f107 0314 	add.w	r3, r7, #20
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	460a      	mov	r2, r1
 8005b90:	801a      	strh	r2, [r3, #0]
 8005b92:	460a      	mov	r2, r1
 8005b94:	709a      	strb	r2, [r3, #2]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d002      	beq.n	8005ba2 <HAL_RTC_GetDate+0x26>
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d101      	bne.n	8005ba6 <HAL_RTC_GetDate+0x2a>
  {
     return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e03a      	b.n	8005c1c <HAL_RTC_GetDate+0xa0>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8005ba6:	f107 0314 	add.w	r3, r7, #20
 8005baa:	2200      	movs	r2, #0
 8005bac:	4619      	mov	r1, r3
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f7ff fe56 	bl	8005860 <HAL_RTC_GetTime>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e02e      	b.n	8005c1c <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	7b1a      	ldrb	r2, [r3, #12]
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	7bda      	ldrb	r2, [r3, #15]
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	7b5a      	ldrb	r2, [r3, #13]
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	7b9a      	ldrb	r2, [r3, #14]
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d01a      	beq.n	8005c1a <HAL_RTC_GetDate+0x9e>
  {    
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	78db      	ldrb	r3, [r3, #3]
 8005be8:	4618      	mov	r0, r3
 8005bea:	f000 f957 	bl	8005e9c <RTC_ByteToBcd2>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	785b      	ldrb	r3, [r3, #1]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 f94e 	bl	8005e9c <RTC_ByteToBcd2>
 8005c00:	4603      	mov	r3, r0
 8005c02:	461a      	mov	r2, r3
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);  
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	789b      	ldrb	r3, [r3, #2]
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f000 f945 	bl	8005e9c <RTC_ByteToBcd2>
 8005c12:	4603      	mov	r3, r0
 8005c14:	461a      	mov	r2, r3
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3718      	adds	r7, #24
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0302 	and.w	r3, r3, #2
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00e      	beq.n	8005c58 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d007      	beq.n	8005c58 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */ 
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7fc f849 	bl	8001ce0 <HAL_RTC_AlarmAEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f06f 0202 	mvn.w	r2, #2
 8005c56:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005c58:	4b05      	ldr	r3, [pc, #20]	@ (8005c70 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8005c5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005c5e:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	745a      	strb	r2, [r3, #17]
}
 8005c66:	bf00      	nop
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	40010400 	.word	0x40010400

08005c74 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d101      	bne.n	8005c8a <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e01d      	b.n	8005cc6 <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	685a      	ldr	r2, [r3, #4]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f022 0208 	bic.w	r2, r2, #8
 8005c98:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8005c9a:	f7fd fec3 	bl	8003a24 <HAL_GetTick>
 8005c9e:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005ca0:	e009      	b.n	8005cb6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8005ca2:	f7fd febf 	bl	8003a24 <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e007      	b.n	8005cc6 <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f003 0308 	and.w	r3, r3, #8
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d0ee      	beq.n	8005ca2 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef* hrtc)
{
 8005cce:	b480      	push	{r7}
 8005cd0:	b087      	sub	sp, #28
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	827b      	strh	r3, [r7, #18]
 8005cda:	2300      	movs	r3, #0
 8005cdc:	823b      	strh	r3, [r7, #16]
 8005cde:	2300      	movs	r3, #0
 8005ce0:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	699b      	ldr	r3, [r3, #24]
 8005cec:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	69db      	ldr	r3, [r3, #28]
 8005cf4:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005cfe:	8a7a      	ldrh	r2, [r7, #18]
 8005d00:	8a3b      	ldrh	r3, [r7, #16]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d008      	beq.n	8005d18 <RTC_ReadTimeCounter+0x4a>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8005d06:	8a3b      	ldrh	r3, [r7, #16]
 8005d08:	041a      	lsls	r2, r3, #16
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	4313      	orrs	r3, r2
 8005d14:	617b      	str	r3, [r7, #20]
 8005d16:	e004      	b.n	8005d22 <RTC_ReadTimeCounter+0x54>
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005d18:	8a7b      	ldrh	r3, [r7, #18]
 8005d1a:	041a      	lsls	r2, r3, #16
 8005d1c:	89fb      	ldrh	r3, [r7, #14]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005d22:	697b      	ldr	r3, [r7, #20]
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	371c      	adds	r7, #28
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bc80      	pop	{r7}
 8005d2c:	4770      	bx	lr

08005d2e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef* hrtc, uint32_t TimeCounter)
{
 8005d2e:	b580      	push	{r7, lr}
 8005d30:	b084      	sub	sp, #16
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	6078      	str	r0, [r7, #4]
 8005d36:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 f85d 	bl	8005dfc <RTC_EnterInitMode>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d002      	beq.n	8005d4e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	73fb      	strb	r3, [r7, #15]
 8005d4c:	e011      	b.n	8005d72 <RTC_WriteTimeCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	683a      	ldr	r2, [r7, #0]
 8005d54:	0c12      	lsrs	r2, r2, #16
 8005d56:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	683a      	ldr	r2, [r7, #0]
 8005d5e:	b292      	uxth	r2, r2
 8005d60:	61da      	str	r2, [r3, #28]
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f872 	bl	8005e4c <RTC_ExitInitMode>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <RTC_WriteTimeCounter+0x44>
    {       
      status = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef* hrtc)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8005d84:	2300      	movs	r3, #0
 8005d86:	81fb      	strh	r3, [r7, #14]
 8005d88:	2300      	movs	r3, #0
 8005d8a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8005d9c:	89fb      	ldrh	r3, [r7, #14]
 8005d9e:	041a      	lsls	r2, r3, #16
 8005da0:	89bb      	ldrh	r3, [r7, #12]
 8005da2:	4313      	orrs	r3, r2
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3714      	adds	r7, #20
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bc80      	pop	{r7}
 8005dac:	4770      	bx	lr

08005dae <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef* hrtc, uint32_t AlarmCounter)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b084      	sub	sp, #16
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005db8:	2300      	movs	r3, #0
 8005dba:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 f81d 	bl	8005dfc <RTC_EnterInitMode>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d002      	beq.n	8005dce <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	73fb      	strb	r3, [r7, #15]
 8005dcc:	e011      	b.n	8005df2 <RTC_WriteAlarmCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	0c12      	lsrs	r2, r2, #16
 8005dd6:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	b292      	uxth	r2, r2
 8005de0:	625a      	str	r2, [r3, #36]	@ 0x24
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 f832 	bl	8005e4c <RTC_ExitInitMode>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d001      	beq.n	8005df2 <RTC_WriteAlarmCounter+0x44>
    {       
      status = HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3710      	adds	r7, #16
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8005e08:	f7fd fe0c 	bl	8003a24 <HAL_GetTick>
 8005e0c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005e0e:	e009      	b.n	8005e24 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005e10:	f7fd fe08 	bl	8003a24 <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e1e:	d901      	bls.n	8005e24 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e00f      	b.n	8005e44 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	f003 0320 	and.w	r3, r3, #32
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d0ee      	beq.n	8005e10 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f042 0210 	orr.w	r2, r2, #16
 8005e40:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3710      	adds	r7, #16
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e54:	2300      	movs	r3, #0
 8005e56:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f022 0210 	bic.w	r2, r2, #16
 8005e66:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8005e68:	f7fd fddc 	bl	8003a24 <HAL_GetTick>
 8005e6c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005e6e:	e009      	b.n	8005e84 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005e70:	f7fd fdd8 	bl	8003a24 <HAL_GetTick>
 8005e74:	4602      	mov	r2, r0
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e7e:	d901      	bls.n	8005e84 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e007      	b.n	8005e94 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	f003 0320 	and.w	r3, r3, #32
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d0ee      	beq.n	8005e70 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b085      	sub	sp, #20
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 8005eaa:	e005      	b.n	8005eb8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005eb2:	79fb      	ldrb	r3, [r7, #7]
 8005eb4:	3b0a      	subs	r3, #10
 8005eb6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005eb8:	79fb      	ldrb	r3, [r7, #7]
 8005eba:	2b09      	cmp	r3, #9
 8005ebc:	d8f6      	bhi.n	8005eac <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	011b      	lsls	r3, r3, #4
 8005ec4:	b2da      	uxtb	r2, r3
 8005ec6:	79fb      	ldrb	r3, [r7, #7]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	b2db      	uxtb	r3, r3
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bc80      	pop	{r7}
 8005ed4:	4770      	bx	lr

08005ed6 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005ed6:	b480      	push	{r7}
 8005ed8:	b085      	sub	sp, #20
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	4603      	mov	r3, r0
 8005ede:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005ee4:	79fb      	ldrb	r3, [r7, #7]
 8005ee6:	091b      	lsrs	r3, r3, #4
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	461a      	mov	r2, r3
 8005eec:	4613      	mov	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005ef6:	79fb      	ldrb	r3, [r7, #7]
 8005ef8:	f003 030f 	and.w	r3, r3, #15
 8005efc:	b2da      	uxtb	r2, r3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	4413      	add	r3, r2
 8005f04:	b2db      	uxtb	r3, r3
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3714      	adds	r7, #20
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bc80      	pop	{r7}
 8005f0e:	4770      	bx	lr

08005f10 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef* hrtc, uint32_t DayElapsed)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	617b      	str	r3, [r7, #20]
 8005f1e:	2300      	movs	r3, #0
 8005f20:	613b      	str	r3, [r7, #16]
 8005f22:	2300      	movs	r3, #0
 8005f24:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8005f26:	2300      	movs	r3, #0
 8005f28:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	7bdb      	ldrb	r3, [r3, #15]
 8005f2e:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	7b5b      	ldrb	r3, [r3, #13]
 8005f34:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	7b9b      	ldrb	r3, [r3, #14]
 8005f3a:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	60bb      	str	r3, [r7, #8]
 8005f40:	e06f      	b.n	8006022 <RTC_DateUpdate+0x112>
  {
    if((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d011      	beq.n	8005f6c <RTC_DateUpdate+0x5c>
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	2b03      	cmp	r3, #3
 8005f4c:	d00e      	beq.n	8005f6c <RTC_DateUpdate+0x5c>
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	2b05      	cmp	r3, #5
 8005f52:	d00b      	beq.n	8005f6c <RTC_DateUpdate+0x5c>
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	2b07      	cmp	r3, #7
 8005f58:	d008      	beq.n	8005f6c <RTC_DateUpdate+0x5c>
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	2b08      	cmp	r3, #8
 8005f5e:	d005      	beq.n	8005f6c <RTC_DateUpdate+0x5c>
       (month == 8U) || (month == 10U) || (month == 12U))
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	2b0a      	cmp	r3, #10
 8005f64:	d002      	beq.n	8005f6c <RTC_DateUpdate+0x5c>
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	2b0c      	cmp	r3, #12
 8005f6a:	d117      	bne.n	8005f9c <RTC_DateUpdate+0x8c>
    {
      if(day < 31U)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2b1e      	cmp	r3, #30
 8005f70:	d803      	bhi.n	8005f7a <RTC_DateUpdate+0x6a>
      {
        day++;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	3301      	adds	r3, #1
 8005f76:	60fb      	str	r3, [r7, #12]
      if(day < 31U)
 8005f78:	e050      	b.n	800601c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if(month != 12U)
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	2b0c      	cmp	r3, #12
 8005f7e:	d005      	beq.n	8005f8c <RTC_DateUpdate+0x7c>
        {
          month++;
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	3301      	adds	r3, #1
 8005f84:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005f86:	2301      	movs	r3, #1
 8005f88:	60fb      	str	r3, [r7, #12]
      if(day < 31U)
 8005f8a:	e047      	b.n	800601c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005f90:	2301      	movs	r3, #1
 8005f92:	60fb      	str	r3, [r7, #12]
          year++;
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	3301      	adds	r3, #1
 8005f98:	617b      	str	r3, [r7, #20]
      if(day < 31U)
 8005f9a:	e03f      	b.n	800601c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d008      	beq.n	8005fb4 <RTC_DateUpdate+0xa4>
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	2b06      	cmp	r3, #6
 8005fa6:	d005      	beq.n	8005fb4 <RTC_DateUpdate+0xa4>
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	2b09      	cmp	r3, #9
 8005fac:	d002      	beq.n	8005fb4 <RTC_DateUpdate+0xa4>
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	2b0b      	cmp	r3, #11
 8005fb2:	d10c      	bne.n	8005fce <RTC_DateUpdate+0xbe>
    {
      if(day < 30U)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2b1d      	cmp	r3, #29
 8005fb8:	d803      	bhi.n	8005fc2 <RTC_DateUpdate+0xb2>
      {
        day++;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	60fb      	str	r3, [r7, #12]
      if(day < 30U)
 8005fc0:	e02c      	b.n	800601c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	60fb      	str	r3, [r7, #12]
      if(day < 30U)
 8005fcc:	e026      	b.n	800601c <RTC_DateUpdate+0x10c>
      }
    }
    else if(month == 2U)
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d123      	bne.n	800601c <RTC_DateUpdate+0x10c>
    {
      if(day < 28U)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2b1b      	cmp	r3, #27
 8005fd8:	d803      	bhi.n	8005fe2 <RTC_DateUpdate+0xd2>
      {
        day++;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	3301      	adds	r3, #1
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	e01c      	b.n	800601c <RTC_DateUpdate+0x10c>
      }
      else if(day == 28U)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2b1c      	cmp	r3, #28
 8005fe6:	d111      	bne.n	800600c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if(RTC_IsLeapYear(year))
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	4618      	mov	r0, r3
 8005fee:	f000 f839 	bl	8006064 <RTC_IsLeapYear>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d003      	beq.n	8006000 <RTC_DateUpdate+0xf0>
        {
          day++;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]
 8005ffe:	e00d      	b.n	800601c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	3301      	adds	r3, #1
 8006004:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006006:	2301      	movs	r3, #1
 8006008:	60fb      	str	r3, [r7, #12]
 800600a:	e007      	b.n	800601c <RTC_DateUpdate+0x10c>
        }
      }
      else if(day == 29U)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2b1d      	cmp	r3, #29
 8006010:	d104      	bne.n	800601c <RTC_DateUpdate+0x10c>
      {
        month++;
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	3301      	adds	r3, #1
 8006016:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006018:	2301      	movs	r3, #1
 800601a:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	3301      	adds	r3, #1
 8006020:	60bb      	str	r3, [r7, #8]
 8006022:	68ba      	ldr	r2, [r7, #8]
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	429a      	cmp	r2, r3
 8006028:	d38b      	bcc.n	8005f42 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	b2da      	uxtb	r2, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	b2da      	uxtb	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	b2da      	uxtb	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	b2db      	uxtb	r3, r3
 8006046:	68fa      	ldr	r2, [r7, #12]
 8006048:	b2d2      	uxtb	r2, r2
 800604a:	4619      	mov	r1, r3
 800604c:	6978      	ldr	r0, [r7, #20]
 800604e:	f000 f83b 	bl	80060c8 <RTC_WeekDayNum>
 8006052:	4603      	mov	r3, r0
 8006054:	461a      	mov	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	731a      	strb	r2, [r3, #12]
}
 800605a:	bf00      	nop
 800605c:	3718      	adds	r7, #24
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
	...

08006064 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	4603      	mov	r3, r0
 800606c:	80fb      	strh	r3, [r7, #6]
  if((nYear % 4U) != 0U) 
 800606e:	88fb      	ldrh	r3, [r7, #6]
 8006070:	f003 0303 	and.w	r3, r3, #3
 8006074:	b29b      	uxth	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	e01d      	b.n	80060ba <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 100U) != 0U) 
 800607e:	88fb      	ldrh	r3, [r7, #6]
 8006080:	4a10      	ldr	r2, [pc, #64]	@ (80060c4 <RTC_IsLeapYear+0x60>)
 8006082:	fba2 1203 	umull	r1, r2, r2, r3
 8006086:	0952      	lsrs	r2, r2, #5
 8006088:	2164      	movs	r1, #100	@ 0x64
 800608a:	fb01 f202 	mul.w	r2, r1, r2
 800608e:	1a9b      	subs	r3, r3, r2
 8006090:	b29b      	uxth	r3, r3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8006096:	2301      	movs	r3, #1
 8006098:	e00f      	b.n	80060ba <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 400U) == 0U)
 800609a:	88fb      	ldrh	r3, [r7, #6]
 800609c:	4a09      	ldr	r2, [pc, #36]	@ (80060c4 <RTC_IsLeapYear+0x60>)
 800609e:	fba2 1203 	umull	r1, r2, r2, r3
 80060a2:	09d2      	lsrs	r2, r2, #7
 80060a4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80060a8:	fb01 f202 	mul.w	r2, r1, r2
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d101      	bne.n	80060b8 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e000      	b.n	80060ba <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80060b8:	2300      	movs	r3, #0
  }
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	bc80      	pop	{r7}
 80060c2:	4770      	bx	lr
 80060c4:	51eb851f 	.word	0x51eb851f

080060c8 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	460b      	mov	r3, r1
 80060d2:	70fb      	strb	r3, [r7, #3]
 80060d4:	4613      	mov	r3, r2
 80060d6:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80060d8:	2300      	movs	r3, #0
 80060da:	60bb      	str	r3, [r7, #8]
 80060dc:	2300      	movs	r3, #0
 80060de:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80060e6:	60bb      	str	r3, [r7, #8]
  
  if(nMonth < 3U)
 80060e8:	78fb      	ldrb	r3, [r7, #3]
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d82d      	bhi.n	800614a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + ((year-1U)/4U) - ((year-1U)/100U) + ((year-1U)/400U)) % 7U;
 80060ee:	78fa      	ldrb	r2, [r7, #3]
 80060f0:	4613      	mov	r3, r2
 80060f2:	005b      	lsls	r3, r3, #1
 80060f4:	4413      	add	r3, r2
 80060f6:	00db      	lsls	r3, r3, #3
 80060f8:	1a9b      	subs	r3, r3, r2
 80060fa:	4a2c      	ldr	r2, [pc, #176]	@ (80061ac <RTC_WeekDayNum+0xe4>)
 80060fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006100:	085a      	lsrs	r2, r3, #1
 8006102:	78bb      	ldrb	r3, [r7, #2]
 8006104:	441a      	add	r2, r3
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	441a      	add	r2, r3
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	3b01      	subs	r3, #1
 800610e:	089b      	lsrs	r3, r3, #2
 8006110:	441a      	add	r2, r3
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	3b01      	subs	r3, #1
 8006116:	4926      	ldr	r1, [pc, #152]	@ (80061b0 <RTC_WeekDayNum+0xe8>)
 8006118:	fba1 1303 	umull	r1, r3, r1, r3
 800611c:	095b      	lsrs	r3, r3, #5
 800611e:	1ad2      	subs	r2, r2, r3
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	3b01      	subs	r3, #1
 8006124:	4922      	ldr	r1, [pc, #136]	@ (80061b0 <RTC_WeekDayNum+0xe8>)
 8006126:	fba1 1303 	umull	r1, r3, r1, r3
 800612a:	09db      	lsrs	r3, r3, #7
 800612c:	4413      	add	r3, r2
 800612e:	1d1a      	adds	r2, r3, #4
 8006130:	4b20      	ldr	r3, [pc, #128]	@ (80061b4 <RTC_WeekDayNum+0xec>)
 8006132:	fba3 1302 	umull	r1, r3, r3, r2
 8006136:	1ad1      	subs	r1, r2, r3
 8006138:	0849      	lsrs	r1, r1, #1
 800613a:	440b      	add	r3, r1
 800613c:	0899      	lsrs	r1, r3, #2
 800613e:	460b      	mov	r3, r1
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	1a5b      	subs	r3, r3, r1
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	60fb      	str	r3, [r7, #12]
 8006148:	e029      	b.n	800619e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + (year/4U) - (year/100U) + (year/400U) - 2U ) % 7U; 
 800614a:	78fa      	ldrb	r2, [r7, #3]
 800614c:	4613      	mov	r3, r2
 800614e:	005b      	lsls	r3, r3, #1
 8006150:	4413      	add	r3, r2
 8006152:	00db      	lsls	r3, r3, #3
 8006154:	1a9b      	subs	r3, r3, r2
 8006156:	4a15      	ldr	r2, [pc, #84]	@ (80061ac <RTC_WeekDayNum+0xe4>)
 8006158:	fba2 2303 	umull	r2, r3, r2, r3
 800615c:	085a      	lsrs	r2, r3, #1
 800615e:	78bb      	ldrb	r3, [r7, #2]
 8006160:	441a      	add	r2, r3
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	441a      	add	r2, r3
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	089b      	lsrs	r3, r3, #2
 800616a:	441a      	add	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	4910      	ldr	r1, [pc, #64]	@ (80061b0 <RTC_WeekDayNum+0xe8>)
 8006170:	fba1 1303 	umull	r1, r3, r1, r3
 8006174:	095b      	lsrs	r3, r3, #5
 8006176:	1ad2      	subs	r2, r2, r3
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	490d      	ldr	r1, [pc, #52]	@ (80061b0 <RTC_WeekDayNum+0xe8>)
 800617c:	fba1 1303 	umull	r1, r3, r1, r3
 8006180:	09db      	lsrs	r3, r3, #7
 8006182:	4413      	add	r3, r2
 8006184:	1c9a      	adds	r2, r3, #2
 8006186:	4b0b      	ldr	r3, [pc, #44]	@ (80061b4 <RTC_WeekDayNum+0xec>)
 8006188:	fba3 1302 	umull	r1, r3, r3, r2
 800618c:	1ad1      	subs	r1, r2, r3
 800618e:	0849      	lsrs	r1, r1, #1
 8006190:	440b      	add	r3, r1
 8006192:	0899      	lsrs	r1, r3, #2
 8006194:	460b      	mov	r3, r1
 8006196:	00db      	lsls	r3, r3, #3
 8006198:	1a5b      	subs	r3, r3, r1
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	b2db      	uxtb	r3, r3
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3714      	adds	r7, #20
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bc80      	pop	{r7}
 80061aa:	4770      	bx	lr
 80061ac:	38e38e39 	.word	0x38e38e39
 80061b0:	51eb851f 	.word	0x51eb851f
 80061b4:	24924925 	.word	0x24924925

080061b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e01d      	b.n	8006206 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d106      	bne.n	80061e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 f815 	bl	800620e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2202      	movs	r2, #2
 80061e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	3304      	adds	r3, #4
 80061f4:	4619      	mov	r1, r3
 80061f6:	4610      	mov	r0, r2
 80061f8:	f000 f922 	bl	8006440 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006204:	2300      	movs	r3, #0
}
 8006206:	4618      	mov	r0, r3
 8006208:	3708      	adds	r7, #8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800620e:	b480      	push	{r7}
 8006210:	b083      	sub	sp, #12
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006216:	bf00      	nop
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	bc80      	pop	{r7}
 800621e:	4770      	bx	lr

08006220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68da      	ldr	r2, [r3, #12]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f042 0201 	orr.w	r2, r2, #1
 8006236:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f003 0307 	and.w	r3, r3, #7
 8006242:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2b06      	cmp	r3, #6
 8006248:	d007      	beq.n	800625a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f042 0201 	orr.w	r2, r2, #1
 8006258:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800625a:	2300      	movs	r3, #0
}
 800625c:	4618      	mov	r0, r3
 800625e:	3714      	adds	r7, #20
 8006260:	46bd      	mov	sp, r7
 8006262:	bc80      	pop	{r7}
 8006264:	4770      	bx	lr

08006266 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b082      	sub	sp, #8
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d101      	bne.n	8006278 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e01d      	b.n	80062b4 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	d106      	bne.n	8006292 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f815 	bl	80062bc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2202      	movs	r2, #2
 8006296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	3304      	adds	r3, #4
 80062a2:	4619      	mov	r1, r3
 80062a4:	4610      	mov	r0, r2
 80062a6:	f000 f8cb 	bl	8006440 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2201      	movs	r2, #1
 80062ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3708      	adds	r7, #8
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bc80      	pop	{r7}
 80062cc:	4770      	bx	lr
	...

080062d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2201      	movs	r2, #1
 80062e0:	6839      	ldr	r1, [r7, #0]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 fa96 	bl	8006814 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a10      	ldr	r2, [pc, #64]	@ (8006330 <HAL_TIM_PWM_Start+0x60>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d107      	bne.n	8006302 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006300:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	f003 0307 	and.w	r3, r3, #7
 800630c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2b06      	cmp	r3, #6
 8006312:	d007      	beq.n	8006324 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f042 0201 	orr.w	r2, r2, #1
 8006322:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40012c00 	.word	0x40012c00

08006334 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006346:	2b01      	cmp	r3, #1
 8006348:	d101      	bne.n	800634e <HAL_TIM_OC_ConfigChannel+0x1a>
 800634a:	2302      	movs	r3, #2
 800634c:	e04e      	b.n	80063ec <HAL_TIM_OC_ConfigChannel+0xb8>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2202      	movs	r2, #2
 800635a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (Channel)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2b0c      	cmp	r3, #12
 8006362:	d839      	bhi.n	80063d8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8006364:	a201      	add	r2, pc, #4	@ (adr r2, 800636c <HAL_TIM_OC_ConfigChannel+0x38>)
 8006366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800636a:	bf00      	nop
 800636c:	080063a1 	.word	0x080063a1
 8006370:	080063d9 	.word	0x080063d9
 8006374:	080063d9 	.word	0x080063d9
 8006378:	080063d9 	.word	0x080063d9
 800637c:	080063af 	.word	0x080063af
 8006380:	080063d9 	.word	0x080063d9
 8006384:	080063d9 	.word	0x080063d9
 8006388:	080063d9 	.word	0x080063d9
 800638c:	080063bd 	.word	0x080063bd
 8006390:	080063d9 	.word	0x080063d9
 8006394:	080063d9 	.word	0x080063d9
 8006398:	080063d9 	.word	0x080063d9
 800639c:	080063cb 	.word	0x080063cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68b9      	ldr	r1, [r7, #8]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 f8ac 	bl	8006504 <TIM_OC1_SetConfig>
      break;
 80063ac:	e015      	b.n	80063da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68b9      	ldr	r1, [r7, #8]
 80063b4:	4618      	mov	r0, r3
 80063b6:	f000 f90b 	bl	80065d0 <TIM_OC2_SetConfig>
      break;
 80063ba:	e00e      	b.n	80063da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68b9      	ldr	r1, [r7, #8]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 f96e 	bl	80066a4 <TIM_OC3_SetConfig>
      break;
 80063c8:	e007      	b.n	80063da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68b9      	ldr	r1, [r7, #8]
 80063d0:	4618      	mov	r0, r3
 80063d2:	f000 f9d1 	bl	8006778 <TIM_OC4_SetConfig>
      break;
 80063d6:	e000      	b.n	80063da <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80063d8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2201      	movs	r2, #1
 80063de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3710      	adds	r7, #16
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006404:	2b01      	cmp	r3, #1
 8006406:	d101      	bne.n	800640c <HAL_TIM_GenerateEvent+0x18>
 8006408:	2302      	movs	r3, #2
 800640a:	e014      	b.n	8006436 <HAL_TIM_GenerateEvent+0x42>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2202      	movs	r2, #2
 8006418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	683a      	ldr	r2, [r7, #0]
 8006422:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	bc80      	pop	{r7}
 800643e:	4770      	bx	lr

08006440 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006440:	b480      	push	{r7}
 8006442:	b085      	sub	sp, #20
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a29      	ldr	r2, [pc, #164]	@ (80064f8 <TIM_Base_SetConfig+0xb8>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d00b      	beq.n	8006470 <TIM_Base_SetConfig+0x30>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800645e:	d007      	beq.n	8006470 <TIM_Base_SetConfig+0x30>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a26      	ldr	r2, [pc, #152]	@ (80064fc <TIM_Base_SetConfig+0xbc>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d003      	beq.n	8006470 <TIM_Base_SetConfig+0x30>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a25      	ldr	r2, [pc, #148]	@ (8006500 <TIM_Base_SetConfig+0xc0>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d108      	bne.n	8006482 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006476:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a1c      	ldr	r2, [pc, #112]	@ (80064f8 <TIM_Base_SetConfig+0xb8>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d00b      	beq.n	80064a2 <TIM_Base_SetConfig+0x62>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006490:	d007      	beq.n	80064a2 <TIM_Base_SetConfig+0x62>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a19      	ldr	r2, [pc, #100]	@ (80064fc <TIM_Base_SetConfig+0xbc>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d003      	beq.n	80064a2 <TIM_Base_SetConfig+0x62>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a18      	ldr	r2, [pc, #96]	@ (8006500 <TIM_Base_SetConfig+0xc0>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d108      	bne.n	80064b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	695b      	ldr	r3, [r3, #20]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	689a      	ldr	r2, [r3, #8]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a07      	ldr	r2, [pc, #28]	@ (80064f8 <TIM_Base_SetConfig+0xb8>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d103      	bne.n	80064e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	691a      	ldr	r2, [r3, #16]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	615a      	str	r2, [r3, #20]
}
 80064ee:	bf00      	nop
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bc80      	pop	{r7}
 80064f6:	4770      	bx	lr
 80064f8:	40012c00 	.word	0x40012c00
 80064fc:	40000400 	.word	0x40000400
 8006500:	40000800 	.word	0x40000800

08006504 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006504:	b480      	push	{r7}
 8006506:	b087      	sub	sp, #28
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	f023 0201 	bic.w	r2, r3, #1
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0303 	bic.w	r3, r3, #3
 800653a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	f023 0302 	bic.w	r3, r3, #2
 800654c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	4313      	orrs	r3, r2
 8006556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a1c      	ldr	r2, [pc, #112]	@ (80065cc <TIM_OC1_SetConfig+0xc8>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d10c      	bne.n	800657a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	f023 0308 	bic.w	r3, r3, #8
 8006566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f023 0304 	bic.w	r3, r3, #4
 8006578:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a13      	ldr	r2, [pc, #76]	@ (80065cc <TIM_OC1_SetConfig+0xc8>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d111      	bne.n	80065a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006588:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006590:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	4313      	orrs	r3, r2
 800659a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	693a      	ldr	r2, [r7, #16]
 80065aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	685a      	ldr	r2, [r3, #4]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	697a      	ldr	r2, [r7, #20]
 80065be:	621a      	str	r2, [r3, #32]
}
 80065c0:	bf00      	nop
 80065c2:	371c      	adds	r7, #28
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bc80      	pop	{r7}
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	40012c00 	.word	0x40012c00

080065d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b087      	sub	sp, #28
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a1b      	ldr	r3, [r3, #32]
 80065de:	f023 0210 	bic.w	r2, r3, #16
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006606:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	021b      	lsls	r3, r3, #8
 800660e:	68fa      	ldr	r2, [r7, #12]
 8006610:	4313      	orrs	r3, r2
 8006612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	f023 0320 	bic.w	r3, r3, #32
 800661a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	011b      	lsls	r3, r3, #4
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	4313      	orrs	r3, r2
 8006626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a1d      	ldr	r2, [pc, #116]	@ (80066a0 <TIM_OC2_SetConfig+0xd0>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d10d      	bne.n	800664c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006636:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	011b      	lsls	r3, r3, #4
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	4313      	orrs	r3, r2
 8006642:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800664a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a14      	ldr	r2, [pc, #80]	@ (80066a0 <TIM_OC2_SetConfig+0xd0>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d113      	bne.n	800667c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800665a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006662:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	693a      	ldr	r2, [r7, #16]
 800666c:	4313      	orrs	r3, r2
 800666e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	693a      	ldr	r2, [r7, #16]
 8006678:	4313      	orrs	r3, r2
 800667a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	697a      	ldr	r2, [r7, #20]
 8006694:	621a      	str	r2, [r3, #32]
}
 8006696:	bf00      	nop
 8006698:	371c      	adds	r7, #28
 800669a:	46bd      	mov	sp, r7
 800669c:	bc80      	pop	{r7}
 800669e:	4770      	bx	lr
 80066a0:	40012c00 	.word	0x40012c00

080066a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 0303 	bic.w	r3, r3, #3
 80066da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80066ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	021b      	lsls	r3, r3, #8
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a1d      	ldr	r2, [pc, #116]	@ (8006774 <TIM_OC3_SetConfig+0xd0>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d10d      	bne.n	800671e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	021b      	lsls	r3, r3, #8
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	4313      	orrs	r3, r2
 8006714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800671c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a14      	ldr	r2, [pc, #80]	@ (8006774 <TIM_OC3_SetConfig+0xd0>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d113      	bne.n	800674e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800672c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006734:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	011b      	lsls	r3, r3, #4
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	4313      	orrs	r3, r2
 8006740:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	699b      	ldr	r3, [r3, #24]
 8006746:	011b      	lsls	r3, r3, #4
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	4313      	orrs	r3, r2
 800674c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685a      	ldr	r2, [r3, #4]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	621a      	str	r2, [r3, #32]
}
 8006768:	bf00      	nop
 800676a:	371c      	adds	r7, #28
 800676c:	46bd      	mov	sp, r7
 800676e:	bc80      	pop	{r7}
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	40012c00 	.word	0x40012c00

08006778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006778:	b480      	push	{r7}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80067c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	031b      	lsls	r3, r3, #12
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a0f      	ldr	r2, [pc, #60]	@ (8006810 <TIM_OC4_SetConfig+0x98>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d109      	bne.n	80067ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	019b      	lsls	r3, r3, #6
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685a      	ldr	r2, [r3, #4]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	693a      	ldr	r2, [r7, #16]
 8006804:	621a      	str	r2, [r3, #32]
}
 8006806:	bf00      	nop
 8006808:	371c      	adds	r7, #28
 800680a:	46bd      	mov	sp, r7
 800680c:	bc80      	pop	{r7}
 800680e:	4770      	bx	lr
 8006810:	40012c00 	.word	0x40012c00

08006814 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006814:	b480      	push	{r7}
 8006816:	b087      	sub	sp, #28
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	f003 031f 	and.w	r3, r3, #31
 8006826:	2201      	movs	r2, #1
 8006828:	fa02 f303 	lsl.w	r3, r2, r3
 800682c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	6a1a      	ldr	r2, [r3, #32]
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	43db      	mvns	r3, r3
 8006836:	401a      	ands	r2, r3
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6a1a      	ldr	r2, [r3, #32]
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	f003 031f 	and.w	r3, r3, #31
 8006846:	6879      	ldr	r1, [r7, #4]
 8006848:	fa01 f303 	lsl.w	r3, r1, r3
 800684c:	431a      	orrs	r2, r3
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	621a      	str	r2, [r3, #32]
}
 8006852:	bf00      	nop
 8006854:	371c      	adds	r7, #28
 8006856:	46bd      	mov	sp, r7
 8006858:	bc80      	pop	{r7}
 800685a:	4770      	bx	lr

0800685c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2204      	movs	r2, #4
 800686c:	6839      	ldr	r1, [r7, #0]
 800686e:	4618      	mov	r0, r3
 8006870:	f000 f862 	bl	8006938 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006882:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f003 0307 	and.w	r3, r3, #7
 800688e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2b06      	cmp	r3, #6
 8006894:	d007      	beq.n	80068a6 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f042 0201 	orr.w	r2, r2, #1
 80068a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d101      	bne.n	80068c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068c4:	2302      	movs	r3, #2
 80068c6:	e032      	b.n	800692e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2202      	movs	r2, #2
 80068d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006900:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	68ba      	ldr	r2, [r7, #8]
 8006908:	4313      	orrs	r3, r2
 800690a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	bc80      	pop	{r7}
 8006936:	4770      	bx	lr

08006938 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006938:	b480      	push	{r7}
 800693a:	b087      	sub	sp, #28
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f003 031f 	and.w	r3, r3, #31
 800694a:	2204      	movs	r2, #4
 800694c:	fa02 f303 	lsl.w	r3, r2, r3
 8006950:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6a1a      	ldr	r2, [r3, #32]
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	43db      	mvns	r3, r3
 800695a:	401a      	ands	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6a1a      	ldr	r2, [r3, #32]
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	f003 031f 	and.w	r3, r3, #31
 800696a:	6879      	ldr	r1, [r7, #4]
 800696c:	fa01 f303 	lsl.w	r3, r1, r3
 8006970:	431a      	orrs	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	621a      	str	r2, [r3, #32]
}
 8006976:	bf00      	nop
 8006978:	371c      	adds	r7, #28
 800697a:	46bd      	mov	sp, r7
 800697c:	bc80      	pop	{r7}
 800697e:	4770      	bx	lr

08006980 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b082      	sub	sp, #8
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d101      	bne.n	8006992 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e03f      	b.n	8006a12 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006998:	b2db      	uxtb	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	d106      	bne.n	80069ac <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f7fc fc8c 	bl	80032c4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2224      	movs	r2, #36	@ 0x24
 80069b0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68da      	ldr	r2, [r3, #12]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069c2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 fae3 	bl	8006f90 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	691a      	ldr	r2, [r3, #16]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	695a      	ldr	r2, [r3, #20]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069e8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68da      	ldr	r2, [r3, #12]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069f8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2220      	movs	r2, #32
 8006a04:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3708      	adds	r7, #8
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b085      	sub	sp, #20
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	60f8      	str	r0, [r7, #12]
 8006a22:	60b9      	str	r1, [r7, #8]
 8006a24:	4613      	mov	r3, r2
 8006a26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b20      	cmp	r3, #32
 8006a32:	d130      	bne.n	8006a96 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d002      	beq.n	8006a40 <HAL_UART_Transmit_IT+0x26>
 8006a3a:	88fb      	ldrh	r3, [r7, #6]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d101      	bne.n	8006a44 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e029      	b.n	8006a98 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d101      	bne.n	8006a52 <HAL_UART_Transmit_IT+0x38>
 8006a4e:	2302      	movs	r3, #2
 8006a50:	e022      	b.n	8006a98 <HAL_UART_Transmit_IT+0x7e>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2201      	movs	r2, #1
 8006a56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pTxBuffPtr = pData;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	68ba      	ldr	r2, [r7, #8]
 8006a5e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	88fa      	ldrh	r2, [r7, #6]
 8006a64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	88fa      	ldrh	r2, [r7, #6]
 8006a6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2221      	movs	r2, #33	@ 0x21
 8006a76:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	68da      	ldr	r2, [r3, #12]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006a90:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006a92:	2300      	movs	r3, #0
 8006a94:	e000      	b.n	8006a98 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006a96:	2302      	movs	r3, #2
  }
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bc80      	pop	{r7}
 8006aa0:	4770      	bx	lr

08006aa2 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006aa2:	b480      	push	{r7}
 8006aa4:	b085      	sub	sp, #20
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	60f8      	str	r0, [r7, #12]
 8006aaa:	60b9      	str	r1, [r7, #8]
 8006aac:	4613      	mov	r3, r2
 8006aae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	2b20      	cmp	r3, #32
 8006aba:	d140      	bne.n	8006b3e <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d002      	beq.n	8006ac8 <HAL_UART_Receive_IT+0x26>
 8006ac2:	88fb      	ldrh	r3, [r7, #6]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d101      	bne.n	8006acc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e039      	b.n	8006b40 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d101      	bne.n	8006ada <HAL_UART_Receive_IT+0x38>
 8006ad6:	2302      	movs	r3, #2
 8006ad8:	e032      	b.n	8006b40 <HAL_UART_Receive_IT+0x9e>
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	88fa      	ldrh	r2, [r7, #6]
 8006aec:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	88fa      	ldrh	r2, [r7, #6]
 8006af2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2200      	movs	r2, #0
 8006af8:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2222      	movs	r2, #34	@ 0x22
 8006afe:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68da      	ldr	r2, [r3, #12]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b18:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	695a      	ldr	r2, [r3, #20]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f042 0201 	orr.w	r2, r2, #1
 8006b28:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	68da      	ldr	r2, [r3, #12]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f042 0220 	orr.w	r2, r2, #32
 8006b38:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	e000      	b.n	8006b40 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006b3e:	2302      	movs	r3, #2
  }
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bc80      	pop	{r7}
 8006b48:	4770      	bx	lr
	...

08006b4c <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b088      	sub	sp, #32
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006b70:	2300      	movs	r3, #0
 8006b72:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	f003 030f 	and.w	r3, r3, #15
 8006b7a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10d      	bne.n	8006b9e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	f003 0320 	and.w	r3, r3, #32
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d008      	beq.n	8006b9e <HAL_UART_IRQHandler+0x52>
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	f003 0320 	and.w	r3, r3, #32
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d003      	beq.n	8006b9e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 f979 	bl	8006e8e <UART_Receive_IT>
      return;
 8006b9c:	e0cb      	b.n	8006d36 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f000 80ab 	beq.w	8006cfc <HAL_UART_IRQHandler+0x1b0>
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f003 0301 	and.w	r3, r3, #1
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d105      	bne.n	8006bbc <HAL_UART_IRQHandler+0x70>
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f000 80a0 	beq.w	8006cfc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00a      	beq.n	8006bdc <HAL_UART_IRQHandler+0x90>
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d005      	beq.n	8006bdc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bd4:	f043 0201 	orr.w	r2, r3, #1
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006bdc:	69fb      	ldr	r3, [r7, #28]
 8006bde:	f003 0304 	and.w	r3, r3, #4
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00a      	beq.n	8006bfc <HAL_UART_IRQHandler+0xb0>
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	f003 0301 	and.w	r3, r3, #1
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d005      	beq.n	8006bfc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf4:	f043 0202 	orr.w	r2, r3, #2
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	f003 0302 	and.w	r3, r3, #2
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00a      	beq.n	8006c1c <HAL_UART_IRQHandler+0xd0>
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f003 0301 	and.w	r3, r3, #1
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d005      	beq.n	8006c1c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c14:	f043 0204 	orr.w	r2, r3, #4
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	f003 0308 	and.w	r3, r3, #8
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d00a      	beq.n	8006c3c <HAL_UART_IRQHandler+0xf0>
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	f003 0301 	and.w	r3, r3, #1
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d005      	beq.n	8006c3c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c34:	f043 0208 	orr.w	r2, r3, #8
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d077      	beq.n	8006d34 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	f003 0320 	and.w	r3, r3, #32
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d007      	beq.n	8006c5e <HAL_UART_IRQHandler+0x112>
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	f003 0320 	and.w	r3, r3, #32
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d002      	beq.n	8006c5e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 f918 	bl	8006e8e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	bf14      	ite	ne
 8006c6c:	2301      	movne	r3, #1
 8006c6e:	2300      	moveq	r3, #0
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c78:	f003 0308 	and.w	r3, r3, #8
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d102      	bne.n	8006c86 <HAL_UART_IRQHandler+0x13a>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d031      	beq.n	8006cea <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 f863 	bl	8006d52 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d023      	beq.n	8006ce2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	695a      	ldr	r2, [r3, #20]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ca8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d013      	beq.n	8006cda <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cb6:	4a21      	ldr	r2, [pc, #132]	@ (8006d3c <HAL_UART_IRQHandler+0x1f0>)
 8006cb8:	635a      	str	r2, [r3, #52]	@ 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f7fd fc54 	bl	800456c <HAL_DMA_Abort_IT>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d016      	beq.n	8006cf8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006cd4:	4610      	mov	r0, r2
 8006cd6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cd8:	e00e      	b.n	8006cf8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7fc fbca 	bl	8003474 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ce0:	e00a      	b.n	8006cf8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7fc fbc6 	bl	8003474 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ce8:	e006      	b.n	8006cf8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f7fc fbc2 	bl	8003474 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 8006cf6:	e01d      	b.n	8006d34 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cf8:	bf00      	nop
    return;
 8006cfa:	e01b      	b.n	8006d34 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d008      	beq.n	8006d18 <HAL_UART_IRQHandler+0x1cc>
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d003      	beq.n	8006d18 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 f84f 	bl	8006db4 <UART_Transmit_IT>
    return;
 8006d16:	e00e      	b.n	8006d36 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d009      	beq.n	8006d36 <HAL_UART_IRQHandler+0x1ea>
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d004      	beq.n	8006d36 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 f896 	bl	8006e5e <UART_EndTransmit_IT>
    return;
 8006d32:	e000      	b.n	8006d36 <HAL_UART_IRQHandler+0x1ea>
    return;
 8006d34:	bf00      	nop
  }
}
 8006d36:	3720      	adds	r7, #32
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	08006d8d 	.word	0x08006d8d

08006d40 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bc80      	pop	{r7}
 8006d50:	4770      	bx	lr

08006d52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d52:	b480      	push	{r7}
 8006d54:	b083      	sub	sp, #12
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68da      	ldr	r2, [r3, #12]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8006d68:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	695a      	ldr	r2, [r3, #20]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f022 0201 	bic.w	r2, r2, #1
 8006d78:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8006d82:	bf00      	nop
 8006d84:	370c      	adds	r7, #12
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bc80      	pop	{r7}
 8006d8a:	4770      	bx	lr

08006d8c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	84da      	strh	r2, [r3, #38]	@ 0x26

  HAL_UART_ErrorCallback(huart);
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f7fc fb64 	bl	8003474 <HAL_UART_ErrorCallback>
}
 8006dac:	bf00      	nop
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	2b21      	cmp	r3, #33	@ 0x21
 8006dc6:	d144      	bne.n	8006e52 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dd0:	d11a      	bne.n	8006e08 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	881b      	ldrh	r3, [r3, #0]
 8006ddc:	461a      	mov	r2, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006de6:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d105      	bne.n	8006dfc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6a1b      	ldr	r3, [r3, #32]
 8006df4:	1c9a      	adds	r2, r3, #2
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	621a      	str	r2, [r3, #32]
 8006dfa:	e00e      	b.n	8006e1a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	1c5a      	adds	r2, r3, #1
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	621a      	str	r2, [r3, #32]
 8006e06:	e008      	b.n	8006e1a <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a1b      	ldr	r3, [r3, #32]
 8006e0c:	1c59      	adds	r1, r3, #1
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	6211      	str	r1, [r2, #32]
 8006e12:	781a      	ldrb	r2, [r3, #0]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	3b01      	subs	r3, #1
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	4619      	mov	r1, r3
 8006e28:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d10f      	bne.n	8006e4e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68da      	ldr	r2, [r3, #12]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e3c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68da      	ldr	r2, [r3, #12]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e4c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	e000      	b.n	8006e54 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006e52:	2302      	movs	r3, #2
  }
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3714      	adds	r7, #20
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bc80      	pop	{r7}
 8006e5c:	4770      	bx	lr

08006e5e <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b082      	sub	sp, #8
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	68da      	ldr	r2, [r3, #12]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e74:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2220      	movs	r2, #32
 8006e7a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  HAL_UART_TxCpltCallback(huart);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7ff ff5e 	bl	8006d40 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3708      	adds	r7, #8
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}

08006e8e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b084      	sub	sp, #16
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b22      	cmp	r3, #34	@ 0x22
 8006ea0:	d171      	bne.n	8006f86 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eaa:	d123      	bne.n	8006ef4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb0:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10e      	bne.n	8006ed8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ec6:	b29a      	uxth	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ed0:	1c9a      	adds	r2, r3, #2
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ed6:	e029      	b.n	8006f2c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eec:	1c5a      	adds	r2, r3, #1
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ef2:	e01b      	b.n	8006f2c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10a      	bne.n	8006f12 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	6858      	ldr	r0, [r3, #4]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f06:	1c59      	adds	r1, r3, #1
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	6291      	str	r1, [r2, #40]	@ 0x28
 8006f0c:	b2c2      	uxtb	r2, r0
 8006f0e:	701a      	strb	r2, [r3, #0]
 8006f10:	e00c      	b.n	8006f2c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	b2da      	uxtb	r2, r3
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f1e:	1c58      	adds	r0, r3, #1
 8006f20:	6879      	ldr	r1, [r7, #4]
 8006f22:	6288      	str	r0, [r1, #40]	@ 0x28
 8006f24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006f28:	b2d2      	uxtb	r2, r2
 8006f2a:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	3b01      	subs	r3, #1
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	4619      	mov	r1, r3
 8006f3a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d120      	bne.n	8006f82 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68da      	ldr	r2, [r3, #12]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f022 0220 	bic.w	r2, r2, #32
 8006f4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68da      	ldr	r2, [r3, #12]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f5e:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	695a      	ldr	r2, [r3, #20]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f022 0201 	bic.w	r2, r2, #1
 8006f6e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2220      	movs	r2, #32
 8006f74:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f7fc f943 	bl	8003204 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	e002      	b.n	8006f88 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006f82:	2300      	movs	r3, #0
 8006f84:	e000      	b.n	8006f88 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006f86:	2302      	movs	r3, #2
  }
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f90:	b5b0      	push	{r4, r5, r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	430a      	orrs	r2, r1
 8006fb0:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	689a      	ldr	r2, [r3, #8]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	431a      	orrs	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	695b      	ldr	r3, [r3, #20]
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006fd2:	f023 030c 	bic.w	r3, r3, #12
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	6812      	ldr	r2, [r2, #0]
 8006fda:	68f9      	ldr	r1, [r7, #12]
 8006fdc:	430b      	orrs	r3, r1
 8006fde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	695b      	ldr	r3, [r3, #20]
 8006fe6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	699a      	ldr	r2, [r3, #24]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a6f      	ldr	r2, [pc, #444]	@ (80071b8 <UART_SetConfig+0x228>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d16b      	bne.n	80070d8 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007000:	f7fe fa06 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 8007004:	4602      	mov	r2, r0
 8007006:	4613      	mov	r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	4413      	add	r3, r2
 800700c:	009a      	lsls	r2, r3, #2
 800700e:	441a      	add	r2, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	009b      	lsls	r3, r3, #2
 8007016:	fbb2 f3f3 	udiv	r3, r2, r3
 800701a:	4a68      	ldr	r2, [pc, #416]	@ (80071bc <UART_SetConfig+0x22c>)
 800701c:	fba2 2303 	umull	r2, r3, r2, r3
 8007020:	095b      	lsrs	r3, r3, #5
 8007022:	011c      	lsls	r4, r3, #4
 8007024:	f7fe f9f4 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 8007028:	4602      	mov	r2, r0
 800702a:	4613      	mov	r3, r2
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	4413      	add	r3, r2
 8007030:	009a      	lsls	r2, r3, #2
 8007032:	441a      	add	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	fbb2 f5f3 	udiv	r5, r2, r3
 800703e:	f7fe f9e7 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 8007042:	4602      	mov	r2, r0
 8007044:	4613      	mov	r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	009a      	lsls	r2, r3, #2
 800704c:	441a      	add	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	fbb2 f3f3 	udiv	r3, r2, r3
 8007058:	4a58      	ldr	r2, [pc, #352]	@ (80071bc <UART_SetConfig+0x22c>)
 800705a:	fba2 2303 	umull	r2, r3, r2, r3
 800705e:	095b      	lsrs	r3, r3, #5
 8007060:	2264      	movs	r2, #100	@ 0x64
 8007062:	fb02 f303 	mul.w	r3, r2, r3
 8007066:	1aeb      	subs	r3, r5, r3
 8007068:	011b      	lsls	r3, r3, #4
 800706a:	3332      	adds	r3, #50	@ 0x32
 800706c:	4a53      	ldr	r2, [pc, #332]	@ (80071bc <UART_SetConfig+0x22c>)
 800706e:	fba2 2303 	umull	r2, r3, r2, r3
 8007072:	095b      	lsrs	r3, r3, #5
 8007074:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007078:	441c      	add	r4, r3
 800707a:	f7fe f9c9 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 800707e:	4602      	mov	r2, r0
 8007080:	4613      	mov	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	009a      	lsls	r2, r3, #2
 8007088:	441a      	add	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	fbb2 f5f3 	udiv	r5, r2, r3
 8007094:	f7fe f9bc 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 8007098:	4602      	mov	r2, r0
 800709a:	4613      	mov	r3, r2
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	4413      	add	r3, r2
 80070a0:	009a      	lsls	r2, r3, #2
 80070a2:	441a      	add	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80070ae:	4a43      	ldr	r2, [pc, #268]	@ (80071bc <UART_SetConfig+0x22c>)
 80070b0:	fba2 2303 	umull	r2, r3, r2, r3
 80070b4:	095b      	lsrs	r3, r3, #5
 80070b6:	2264      	movs	r2, #100	@ 0x64
 80070b8:	fb02 f303 	mul.w	r3, r2, r3
 80070bc:	1aeb      	subs	r3, r5, r3
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	3332      	adds	r3, #50	@ 0x32
 80070c2:	4a3e      	ldr	r2, [pc, #248]	@ (80071bc <UART_SetConfig+0x22c>)
 80070c4:	fba2 2303 	umull	r2, r3, r2, r3
 80070c8:	095b      	lsrs	r3, r3, #5
 80070ca:	f003 020f 	and.w	r2, r3, #15
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4422      	add	r2, r4
 80070d4:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80070d6:	e06a      	b.n	80071ae <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80070d8:	f7fe f986 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 80070dc:	4602      	mov	r2, r0
 80070de:	4613      	mov	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4413      	add	r3, r2
 80070e4:	009a      	lsls	r2, r3, #2
 80070e6:	441a      	add	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f2:	4a32      	ldr	r2, [pc, #200]	@ (80071bc <UART_SetConfig+0x22c>)
 80070f4:	fba2 2303 	umull	r2, r3, r2, r3
 80070f8:	095b      	lsrs	r3, r3, #5
 80070fa:	011c      	lsls	r4, r3, #4
 80070fc:	f7fe f974 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 8007100:	4602      	mov	r2, r0
 8007102:	4613      	mov	r3, r2
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	4413      	add	r3, r2
 8007108:	009a      	lsls	r2, r3, #2
 800710a:	441a      	add	r2, r3
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	fbb2 f5f3 	udiv	r5, r2, r3
 8007116:	f7fe f967 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 800711a:	4602      	mov	r2, r0
 800711c:	4613      	mov	r3, r2
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	4413      	add	r3, r2
 8007122:	009a      	lsls	r2, r3, #2
 8007124:	441a      	add	r2, r3
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007130:	4a22      	ldr	r2, [pc, #136]	@ (80071bc <UART_SetConfig+0x22c>)
 8007132:	fba2 2303 	umull	r2, r3, r2, r3
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	2264      	movs	r2, #100	@ 0x64
 800713a:	fb02 f303 	mul.w	r3, r2, r3
 800713e:	1aeb      	subs	r3, r5, r3
 8007140:	011b      	lsls	r3, r3, #4
 8007142:	3332      	adds	r3, #50	@ 0x32
 8007144:	4a1d      	ldr	r2, [pc, #116]	@ (80071bc <UART_SetConfig+0x22c>)
 8007146:	fba2 2303 	umull	r2, r3, r2, r3
 800714a:	095b      	lsrs	r3, r3, #5
 800714c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007150:	441c      	add	r4, r3
 8007152:	f7fe f949 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 8007156:	4602      	mov	r2, r0
 8007158:	4613      	mov	r3, r2
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	009a      	lsls	r2, r3, #2
 8007160:	441a      	add	r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	fbb2 f5f3 	udiv	r5, r2, r3
 800716c:	f7fe f93c 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 8007170:	4602      	mov	r2, r0
 8007172:	4613      	mov	r3, r2
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	4413      	add	r3, r2
 8007178:	009a      	lsls	r2, r3, #2
 800717a:	441a      	add	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	fbb2 f3f3 	udiv	r3, r2, r3
 8007186:	4a0d      	ldr	r2, [pc, #52]	@ (80071bc <UART_SetConfig+0x22c>)
 8007188:	fba2 2303 	umull	r2, r3, r2, r3
 800718c:	095b      	lsrs	r3, r3, #5
 800718e:	2264      	movs	r2, #100	@ 0x64
 8007190:	fb02 f303 	mul.w	r3, r2, r3
 8007194:	1aeb      	subs	r3, r5, r3
 8007196:	011b      	lsls	r3, r3, #4
 8007198:	3332      	adds	r3, #50	@ 0x32
 800719a:	4a08      	ldr	r2, [pc, #32]	@ (80071bc <UART_SetConfig+0x22c>)
 800719c:	fba2 2303 	umull	r2, r3, r2, r3
 80071a0:	095b      	lsrs	r3, r3, #5
 80071a2:	f003 020f 	and.w	r2, r3, #15
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4422      	add	r2, r4
 80071ac:	609a      	str	r2, [r3, #8]
}
 80071ae:	bf00      	nop
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bdb0      	pop	{r4, r5, r7, pc}
 80071b6:	bf00      	nop
 80071b8:	40013800 	.word	0x40013800
 80071bc:	51eb851f 	.word	0x51eb851f

080071c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80071c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80071c2:	e003      	b.n	80071cc <LoopCopyDataInit>

080071c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80071c4:	4b12      	ldr	r3, [pc, #72]	@ (8007210 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80071c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80071c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80071ca:	3104      	adds	r1, #4

080071cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80071cc:	4811      	ldr	r0, [pc, #68]	@ (8007214 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80071ce:	4b12      	ldr	r3, [pc, #72]	@ (8007218 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80071d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80071d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80071d4:	d3f6      	bcc.n	80071c4 <CopyDataInit>
  ldr r2, =_sbss
 80071d6:	4a11      	ldr	r2, [pc, #68]	@ (800721c <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80071d8:	e002      	b.n	80071e0 <LoopFillZerobss>

080071da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80071da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80071dc:	f842 3b04 	str.w	r3, [r2], #4

080071e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80071e0:	4b0f      	ldr	r3, [pc, #60]	@ (8007220 <LoopPaintStack+0x30>)
  cmp r2, r3
 80071e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80071e4:	d3f9      	bcc.n	80071da <FillZerobss>

  ldr r3, =0x55555555
 80071e6:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
  sub ip, sp, #4
 80071ea:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80071ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007220 <LoopPaintStack+0x30>)

080071f0 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80071f0:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80071f4:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80071f6:	d1fb      	bne.n	80071f0 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80071f8:	f7fc faca 	bl	8003790 <SystemInit>
    bl  SystemCoreClockUpdate
 80071fc:	f7fc fafc 	bl	80037f8 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8007200:	f7fa fdf2 	bl	8001de8 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8007204:	f000 fe16 	bl	8007e34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007208:	f000 f81c 	bl	8007244 <main>
  b Infinite_Loop
 800720c:	f000 b80a 	b.w	8007224 <Default_Handler>
  ldr r3, =_sidata
 8007210:	0800e154 	.word	0x0800e154
  ldr r0, =_sdata
 8007214:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8007218:	200006e0 	.word	0x200006e0
  ldr r2, =_sbss
 800721c:	200006e0 	.word	0x200006e0
  ldr r3, = _ebss
 8007220:	20001060 	.word	0x20001060

08007224 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007224:	e7fe      	b.n	8007224 <Default_Handler>

08007226 <UART_full_init>:
#define Middle_US    50
#define Right_US    70
uint16_t Led_value;


void UART_full_init(void){
 8007226:	b580      	push	{r7, lr}
 8007228:	af00      	add	r7, sp, #0
	//Initialisation de l'UART2 � la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli�es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig�es vers la sonde de d�bogage, la liaison UART �tant ensuite encapsul�e sur l'USB vers le PC de d�veloppement.
	UART_init(UART2_ID,115200);
 800722a:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800722e:	2001      	movs	r0, #1
 8007230:	f7fb fdfc 	bl	8002e2c <UART_init>

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8007234:	2201      	movs	r2, #1
 8007236:	2101      	movs	r1, #1
 8007238:	2001      	movs	r0, #1
 800723a:	f7fa fe97 	bl	8001f6c <SYS_set_std_usart>
};
 800723e:	bf00      	nop
 8007240:	bd80      	pop	{r7, pc}
	...

08007244 <main>:

int main(void)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	af00      	add	r7, sp, #0

	// uint16_t distance;
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().
	HAL_Init();
 8007248:	f7fc fb94 	bl	8003974 <HAL_Init>

	//Initialisation du de l'interfaçage UART.
	UART_full_init();
 800724c:	f7ff ffeb 	bl	8007226 <UART_full_init>

	// Servo init
	SERVO_init();
 8007250:	f000 f820 	bl	8007294 <SERVO_init>
	Led_value = 0;
 8007254:	4b0c      	ldr	r3, [pc, #48]	@ (8007288 <main+0x44>)
 8007256:	2200      	movs	r2, #0
 8007258:	801a      	strh	r2, [r3, #0]
	ADC_init();
 800725a:	f7fa f8d3 	bl	8001404 <ADC_init>
//	RTC_init(FALSE);

	// Servo init
	SERVO_init();
 800725e:	f000 f819 	bl	8007294 <SERVO_init>
	Led_value = 0;
 8007262:	4b09      	ldr	r3, [pc, #36]	@ (8007288 <main+0x44>)
 8007264:	2200      	movs	r2, #0
 8007266:	801a      	strh	r2, [r3, #0]
	ADC_init();
 8007268:	f7fa f8cc 	bl	8001404 <ADC_init>

	// RTC Init
	RTC_init(FALSE);
 800726c:	2000      	movs	r0, #0
 800726e:	f7fa fc8b 	bl	8001b88 <RTC_init>
	while (1)
	{
//		HCSR04_process_main();
		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
 8007272:	2340      	movs	r3, #64	@ 0x40
 8007274:	4a05      	ldr	r2, [pc, #20]	@ (800728c <main+0x48>)
 8007276:	2180      	movs	r1, #128	@ 0x80
 8007278:	4805      	ldr	r0, [pc, #20]	@ (8007290 <main+0x4c>)
 800727a:	f000 f839 	bl	80072f0 <HCSRO4_mesures>
//		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
//		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
		DEMO_RTC_process_main(FALSE);
 800727e:	2000      	movs	r0, #0
 8007280:	f7fa fbc8 	bl	8001a14 <DEMO_RTC_process_main>
		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
 8007284:	bf00      	nop
 8007286:	e7f4      	b.n	8007272 <main+0x2e>
 8007288:	20000cac 	.word	0x20000cac
 800728c:	40010c00 	.word	0x40010c00
 8007290:	40011000 	.word	0x40011000

08007294 <SERVO_init>:
	}
	previous_button = current_button; //sauvegarde pour le prochain passage
	HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
	}

void SERVO_init(void){
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af02      	add	r7, sp, #8
//initialisation et lancement du timer1 à une période de 10 ms
TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 800729a:	2200      	movs	r2, #0
 800729c:	f242 7110 	movw	r1, #10000	@ 0x2710
 80072a0:	2000      	movs	r0, #0
 80072a2:	f7fb f835 	bl	8002310 <TIMER_run_us>
//activation du signal PWM sur le canal 1 du timer 1 (broche PA8)
TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, FALSE);
 80072a6:	2300      	movs	r3, #0
 80072a8:	9300      	str	r3, [sp, #0]
 80072aa:	2300      	movs	r3, #0
 80072ac:	2296      	movs	r2, #150	@ 0x96
 80072ae:	2100      	movs	r1, #0
 80072b0:	2000      	movs	r0, #0
 80072b2:	f7fb f9e7 	bl	8002684 <TIMER_enable_PWM>
//rapport cyclique reglé pour une position servo de 50%
SERVO_set_position(50);
 80072b6:	2032      	movs	r0, #50	@ 0x32
 80072b8:	f000 f803 	bl	80072c2 <SERVO_set_position>
}
 80072bc:	bf00      	nop
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <SERVO_set_position>:

void SERVO_set_position(uint16_t position){
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b082      	sub	sp, #8
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	4603      	mov	r3, r0
 80072ca:	80fb      	strh	r3, [r7, #6]
	if(position > 100){
 80072cc:	88fb      	ldrh	r3, [r7, #6]
 80072ce:	2b64      	cmp	r3, #100	@ 0x64
 80072d0:	d901      	bls.n	80072d6 <SERVO_set_position+0x14>
		position = 100;
 80072d2:	2364      	movs	r3, #100	@ 0x64
 80072d4:	80fb      	strh	r3, [r7, #6]
	}
	TIMER_set_duty(TIMER1_ID,TIM_CHANNEL_1,(position  + 100));
 80072d6:	88fb      	ldrh	r3, [r7, #6]
 80072d8:	3364      	adds	r3, #100	@ 0x64
 80072da:	b29b      	uxth	r3, r3
 80072dc:	461a      	mov	r2, r3
 80072de:	2100      	movs	r1, #0
 80072e0:	2000      	movs	r0, #0
 80072e2:	f7fb fc4b 	bl	8002b7c <TIMER_set_duty>


}
 80072e6:	bf00      	nop
 80072e8:	3708      	adds	r7, #8
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
	...

080072f0 <HCSRO4_mesures>:
#define PERIOD_MEASURE			100
#define NB_MEASURES				10


void HCSRO4_mesures(GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b088      	sub	sp, #32
 80072f4:	af02      	add	r7, sp, #8
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	607a      	str	r2, [r7, #4]
 80072fa:	461a      	mov	r2, r3
 80072fc:	460b      	mov	r3, r1
 80072fe:	817b      	strh	r3, [r7, #10]
 8007300:	4613      	mov	r3, r2
 8007302:	813b      	strh	r3, [r7, #8]
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en t�che de fond cette fonction.
	HCSR04_process_main();
 8007304:	f7f9 fefa 	bl	80010fc <HCSR04_process_main>


	switch(state)
 8007308:	4b44      	ldr	r3, [pc, #272]	@ (800741c <HCSRO4_mesures+0x12c>)
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	2b05      	cmp	r3, #5
 800730e:	d87b      	bhi.n	8007408 <HCSRO4_mesures+0x118>
 8007310:	a201      	add	r2, pc, #4	@ (adr r2, 8007318 <HCSRO4_mesures+0x28>)
 8007312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007316:	bf00      	nop
 8007318:	08007331 	.word	0x08007331
 800731c:	08007409 	.word	0x08007409
 8007320:	08007363 	.word	0x08007363
 8007324:	08007409 	.word	0x08007409
 8007328:	0800737f 	.word	0x0800737f
 800732c:	080073f1 	.word	0x080073f1
	{
		case INIT:
			if(HCSR04_add(&id_sensor, TRIG_GPIO, TRIG_PIN, ECHO_GPIO, ECHO_PIN) != HAL_OK)
 8007330:	897a      	ldrh	r2, [r7, #10]
 8007332:	893b      	ldrh	r3, [r7, #8]
 8007334:	9300      	str	r3, [sp, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68f9      	ldr	r1, [r7, #12]
 800733a:	4839      	ldr	r0, [pc, #228]	@ (8007420 <HCSRO4_mesures+0x130>)
 800733c:	f7f9 fd6a 	bl	8000e14 <HCSR04_add>
 8007340:	4603      	mov	r3, r0
 8007342:	2b00      	cmp	r3, #0
 8007344:	d006      	beq.n	8007354 <HCSRO4_mesures+0x64>
			{
				printf("HCSR04 non ajout� - erreur g�nante\n");
 8007346:	4837      	ldr	r0, [pc, #220]	@ (8007424 <HCSRO4_mesures+0x134>)
 8007348:	f000 fbe0 	bl	8007b0c <puts>
				state = FAIL;
 800734c:	4b33      	ldr	r3, [pc, #204]	@ (800741c <HCSRO4_mesures+0x12c>)
 800734e:	2201      	movs	r2, #1
 8007350:	701a      	strb	r2, [r3, #0]
			else
			{
				printf("HCSR04 ajout�\n");
				state = LAUNCH_MEASURE;
			}
			break;
 8007352:	e05e      	b.n	8007412 <HCSRO4_mesures+0x122>
				printf("HCSR04 ajout�\n");
 8007354:	4834      	ldr	r0, [pc, #208]	@ (8007428 <HCSRO4_mesures+0x138>)
 8007356:	f000 fbd9 	bl	8007b0c <puts>
				state = LAUNCH_MEASURE;
 800735a:	4b30      	ldr	r3, [pc, #192]	@ (800741c <HCSRO4_mesures+0x12c>)
 800735c:	2202      	movs	r2, #2
 800735e:	701a      	strb	r2, [r3, #0]
			break;
 8007360:	e057      	b.n	8007412 <HCSRO4_mesures+0x122>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8007362:	4b2f      	ldr	r3, [pc, #188]	@ (8007420 <HCSRO4_mesures+0x130>)
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	4618      	mov	r0, r3
 8007368:	f7f9 fdbc 	bl	8000ee4 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 800736c:	f7fc fb5a 	bl	8003a24 <HAL_GetTick>
 8007370:	4603      	mov	r3, r0
 8007372:	4a2e      	ldr	r2, [pc, #184]	@ (800742c <HCSRO4_mesures+0x13c>)
 8007374:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8007376:	4b29      	ldr	r3, [pc, #164]	@ (800741c <HCSRO4_mesures+0x12c>)
 8007378:	2204      	movs	r2, #4
 800737a:	701a      	strb	r2, [r3, #0]
			break;
 800737c:	e049      	b.n	8007412 <HCSRO4_mesures+0x122>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 800737e:	4b28      	ldr	r3, [pc, #160]	@ (8007420 <HCSRO4_mesures+0x130>)
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	f107 0216 	add.w	r2, r7, #22
 8007386:	4611      	mov	r1, r2
 8007388:	4618      	mov	r0, r3
 800738a:	f7f9 ffb7 	bl	80012fc <HCSR04_get_value>
 800738e:	4603      	mov	r3, r0
 8007390:	2b03      	cmp	r3, #3
 8007392:	d83b      	bhi.n	800740c <HCSRO4_mesures+0x11c>
 8007394:	a201      	add	r2, pc, #4	@ (adr r2, 800739c <HCSRO4_mesures+0xac>)
 8007396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800739a:	bf00      	nop
 800739c:	080073ad 	.word	0x080073ad
 80073a0:	080073c5 	.word	0x080073c5
 80073a4:	080073ed 	.word	0x080073ed
 80073a8:	080073d9 	.word	0x080073d9
			{
				case HAL_BUSY:
					//rien � faire... on attend...
					break;
				case HAL_OK:
					printf("sensor %d - distance : %d\n", id_sensor, distance);
 80073ac:	4b1c      	ldr	r3, [pc, #112]	@ (8007420 <HCSRO4_mesures+0x130>)
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	4619      	mov	r1, r3
 80073b2:	8afb      	ldrh	r3, [r7, #22]
 80073b4:	461a      	mov	r2, r3
 80073b6:	481e      	ldr	r0, [pc, #120]	@ (8007430 <HCSRO4_mesures+0x140>)
 80073b8:	f000 fb50 	bl	8007a5c <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80073bc:	4b17      	ldr	r3, [pc, #92]	@ (800741c <HCSRO4_mesures+0x12c>)
 80073be:	2205      	movs	r2, #5
 80073c0:	701a      	strb	r2, [r3, #0]
					break;
 80073c2:	e014      	b.n	80073ee <HCSRO4_mesures+0xfe>
				case HAL_ERROR:
					printf("sensor %d - erreur ou mesure non lanc�e\n", id_sensor);
 80073c4:	4b16      	ldr	r3, [pc, #88]	@ (8007420 <HCSRO4_mesures+0x130>)
 80073c6:	781b      	ldrb	r3, [r3, #0]
 80073c8:	4619      	mov	r1, r3
 80073ca:	481a      	ldr	r0, [pc, #104]	@ (8007434 <HCSRO4_mesures+0x144>)
 80073cc:	f000 fb46 	bl	8007a5c <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80073d0:	4b12      	ldr	r3, [pc, #72]	@ (800741c <HCSRO4_mesures+0x12c>)
 80073d2:	2205      	movs	r2, #5
 80073d4:	701a      	strb	r2, [r3, #0]
					break;
 80073d6:	e00a      	b.n	80073ee <HCSRO4_mesures+0xfe>

				case HAL_TIMEOUT:
					printf("sensor %d - timeout\n", id_sensor);
 80073d8:	4b11      	ldr	r3, [pc, #68]	@ (8007420 <HCSRO4_mesures+0x130>)
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	4619      	mov	r1, r3
 80073de:	4816      	ldr	r0, [pc, #88]	@ (8007438 <HCSRO4_mesures+0x148>)
 80073e0:	f000 fb3c 	bl	8007a5c <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80073e4:	4b0d      	ldr	r3, [pc, #52]	@ (800741c <HCSRO4_mesures+0x12c>)
 80073e6:	2205      	movs	r2, #5
 80073e8:	701a      	strb	r2, [r3, #0]
					break;
 80073ea:	e000      	b.n	80073ee <HCSRO4_mesures+0xfe>
					break;
 80073ec:	bf00      	nop
			}
			break;
 80073ee:	e00d      	b.n	800740c <HCSRO4_mesures+0x11c>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 80073f0:	f7fc fb18 	bl	8003a24 <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	4b0d      	ldr	r3, [pc, #52]	@ (800742c <HCSRO4_mesures+0x13c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	3364      	adds	r3, #100	@ 0x64
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d907      	bls.n	8007410 <HCSRO4_mesures+0x120>
				state = LAUNCH_MEASURE;
 8007400:	4b06      	ldr	r3, [pc, #24]	@ (800741c <HCSRO4_mesures+0x12c>)
 8007402:	2202      	movs	r2, #2
 8007404:	701a      	strb	r2, [r3, #0]
			break;
 8007406:	e003      	b.n	8007410 <HCSRO4_mesures+0x120>
		default:
			break;
 8007408:	bf00      	nop
 800740a:	e002      	b.n	8007412 <HCSRO4_mesures+0x122>
			break;
 800740c:	bf00      	nop
 800740e:	e000      	b.n	8007412 <HCSRO4_mesures+0x122>
			break;
 8007410:	bf00      	nop
	}
}
 8007412:	bf00      	nop
 8007414:	3718      	adds	r7, #24
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
 800741a:	bf00      	nop
 800741c:	20000cae 	.word	0x20000cae
 8007420:	20000caf 	.word	0x20000caf
 8007424:	0800dcd8 	.word	0x0800dcd8
 8007428:	0800dd00 	.word	0x0800dd00
 800742c:	20000cb0 	.word	0x20000cb0
 8007430:	0800dd10 	.word	0x0800dd10
 8007434:	0800dd2c 	.word	0x0800dd2c
 8007438:	0800dd58 	.word	0x0800dd58

0800743c <malloc>:
 800743c:	4b02      	ldr	r3, [pc, #8]	@ (8007448 <malloc+0xc>)
 800743e:	4601      	mov	r1, r0
 8007440:	6818      	ldr	r0, [r3, #0]
 8007442:	f000 b803 	b.w	800744c <_malloc_r>
 8007446:	bf00      	nop
 8007448:	20000448 	.word	0x20000448

0800744c <_malloc_r>:
 800744c:	f101 030b 	add.w	r3, r1, #11
 8007450:	2b16      	cmp	r3, #22
 8007452:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007456:	4605      	mov	r5, r0
 8007458:	d906      	bls.n	8007468 <_malloc_r+0x1c>
 800745a:	f033 0707 	bics.w	r7, r3, #7
 800745e:	d504      	bpl.n	800746a <_malloc_r+0x1e>
 8007460:	230c      	movs	r3, #12
 8007462:	602b      	str	r3, [r5, #0]
 8007464:	2400      	movs	r4, #0
 8007466:	e1a1      	b.n	80077ac <_malloc_r+0x360>
 8007468:	2710      	movs	r7, #16
 800746a:	42b9      	cmp	r1, r7
 800746c:	d8f8      	bhi.n	8007460 <_malloc_r+0x14>
 800746e:	4628      	mov	r0, r5
 8007470:	f000 fa26 	bl	80078c0 <__malloc_lock>
 8007474:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8007478:	4eae      	ldr	r6, [pc, #696]	@ (8007734 <_malloc_r+0x2e8>)
 800747a:	d237      	bcs.n	80074ec <_malloc_r+0xa0>
 800747c:	f107 0208 	add.w	r2, r7, #8
 8007480:	4432      	add	r2, r6
 8007482:	6854      	ldr	r4, [r2, #4]
 8007484:	f1a2 0108 	sub.w	r1, r2, #8
 8007488:	428c      	cmp	r4, r1
 800748a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800748e:	d102      	bne.n	8007496 <_malloc_r+0x4a>
 8007490:	68d4      	ldr	r4, [r2, #12]
 8007492:	42a2      	cmp	r2, r4
 8007494:	d010      	beq.n	80074b8 <_malloc_r+0x6c>
 8007496:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800749a:	6863      	ldr	r3, [r4, #4]
 800749c:	60ca      	str	r2, [r1, #12]
 800749e:	f023 0303 	bic.w	r3, r3, #3
 80074a2:	6091      	str	r1, [r2, #8]
 80074a4:	4423      	add	r3, r4
 80074a6:	685a      	ldr	r2, [r3, #4]
 80074a8:	f042 0201 	orr.w	r2, r2, #1
 80074ac:	605a      	str	r2, [r3, #4]
 80074ae:	4628      	mov	r0, r5
 80074b0:	f000 fa0c 	bl	80078cc <__malloc_unlock>
 80074b4:	3408      	adds	r4, #8
 80074b6:	e179      	b.n	80077ac <_malloc_r+0x360>
 80074b8:	3302      	adds	r3, #2
 80074ba:	6934      	ldr	r4, [r6, #16]
 80074bc:	499e      	ldr	r1, [pc, #632]	@ (8007738 <_malloc_r+0x2ec>)
 80074be:	428c      	cmp	r4, r1
 80074c0:	d077      	beq.n	80075b2 <_malloc_r+0x166>
 80074c2:	6862      	ldr	r2, [r4, #4]
 80074c4:	f022 0c03 	bic.w	ip, r2, #3
 80074c8:	ebac 0007 	sub.w	r0, ip, r7
 80074cc:	280f      	cmp	r0, #15
 80074ce:	dd48      	ble.n	8007562 <_malloc_r+0x116>
 80074d0:	19e2      	adds	r2, r4, r7
 80074d2:	f040 0301 	orr.w	r3, r0, #1
 80074d6:	f047 0701 	orr.w	r7, r7, #1
 80074da:	6067      	str	r7, [r4, #4]
 80074dc:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80074e0:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80074e4:	6053      	str	r3, [r2, #4]
 80074e6:	f844 000c 	str.w	r0, [r4, ip]
 80074ea:	e7e0      	b.n	80074ae <_malloc_r+0x62>
 80074ec:	0a7b      	lsrs	r3, r7, #9
 80074ee:	d02a      	beq.n	8007546 <_malloc_r+0xfa>
 80074f0:	2b04      	cmp	r3, #4
 80074f2:	d812      	bhi.n	800751a <_malloc_r+0xce>
 80074f4:	09bb      	lsrs	r3, r7, #6
 80074f6:	3338      	adds	r3, #56	@ 0x38
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80074fe:	6854      	ldr	r4, [r2, #4]
 8007500:	f1a2 0c08 	sub.w	ip, r2, #8
 8007504:	4564      	cmp	r4, ip
 8007506:	d006      	beq.n	8007516 <_malloc_r+0xca>
 8007508:	6862      	ldr	r2, [r4, #4]
 800750a:	f022 0203 	bic.w	r2, r2, #3
 800750e:	1bd0      	subs	r0, r2, r7
 8007510:	280f      	cmp	r0, #15
 8007512:	dd1c      	ble.n	800754e <_malloc_r+0x102>
 8007514:	3b01      	subs	r3, #1
 8007516:	3301      	adds	r3, #1
 8007518:	e7cf      	b.n	80074ba <_malloc_r+0x6e>
 800751a:	2b14      	cmp	r3, #20
 800751c:	d801      	bhi.n	8007522 <_malloc_r+0xd6>
 800751e:	335b      	adds	r3, #91	@ 0x5b
 8007520:	e7ea      	b.n	80074f8 <_malloc_r+0xac>
 8007522:	2b54      	cmp	r3, #84	@ 0x54
 8007524:	d802      	bhi.n	800752c <_malloc_r+0xe0>
 8007526:	0b3b      	lsrs	r3, r7, #12
 8007528:	336e      	adds	r3, #110	@ 0x6e
 800752a:	e7e5      	b.n	80074f8 <_malloc_r+0xac>
 800752c:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8007530:	d802      	bhi.n	8007538 <_malloc_r+0xec>
 8007532:	0bfb      	lsrs	r3, r7, #15
 8007534:	3377      	adds	r3, #119	@ 0x77
 8007536:	e7df      	b.n	80074f8 <_malloc_r+0xac>
 8007538:	f240 5254 	movw	r2, #1364	@ 0x554
 800753c:	4293      	cmp	r3, r2
 800753e:	d804      	bhi.n	800754a <_malloc_r+0xfe>
 8007540:	0cbb      	lsrs	r3, r7, #18
 8007542:	337c      	adds	r3, #124	@ 0x7c
 8007544:	e7d8      	b.n	80074f8 <_malloc_r+0xac>
 8007546:	233f      	movs	r3, #63	@ 0x3f
 8007548:	e7d6      	b.n	80074f8 <_malloc_r+0xac>
 800754a:	237e      	movs	r3, #126	@ 0x7e
 800754c:	e7d4      	b.n	80074f8 <_malloc_r+0xac>
 800754e:	2800      	cmp	r0, #0
 8007550:	68e1      	ldr	r1, [r4, #12]
 8007552:	db04      	blt.n	800755e <_malloc_r+0x112>
 8007554:	68a3      	ldr	r3, [r4, #8]
 8007556:	60d9      	str	r1, [r3, #12]
 8007558:	608b      	str	r3, [r1, #8]
 800755a:	18a3      	adds	r3, r4, r2
 800755c:	e7a3      	b.n	80074a6 <_malloc_r+0x5a>
 800755e:	460c      	mov	r4, r1
 8007560:	e7d0      	b.n	8007504 <_malloc_r+0xb8>
 8007562:	2800      	cmp	r0, #0
 8007564:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8007568:	db07      	blt.n	800757a <_malloc_r+0x12e>
 800756a:	44a4      	add	ip, r4
 800756c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8007570:	f043 0301 	orr.w	r3, r3, #1
 8007574:	f8cc 3004 	str.w	r3, [ip, #4]
 8007578:	e799      	b.n	80074ae <_malloc_r+0x62>
 800757a:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800757e:	6870      	ldr	r0, [r6, #4]
 8007580:	f080 8093 	bcs.w	80076aa <_malloc_r+0x25e>
 8007584:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8007588:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800758c:	f04f 0c01 	mov.w	ip, #1
 8007590:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007594:	ea4c 0000 	orr.w	r0, ip, r0
 8007598:	3201      	adds	r2, #1
 800759a:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800759e:	6070      	str	r0, [r6, #4]
 80075a0:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80075a4:	3808      	subs	r0, #8
 80075a6:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80075aa:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80075ae:	f8cc 400c 	str.w	r4, [ip, #12]
 80075b2:	2201      	movs	r2, #1
 80075b4:	1098      	asrs	r0, r3, #2
 80075b6:	4082      	lsls	r2, r0
 80075b8:	6870      	ldr	r0, [r6, #4]
 80075ba:	4290      	cmp	r0, r2
 80075bc:	d326      	bcc.n	800760c <_malloc_r+0x1c0>
 80075be:	4210      	tst	r0, r2
 80075c0:	d106      	bne.n	80075d0 <_malloc_r+0x184>
 80075c2:	f023 0303 	bic.w	r3, r3, #3
 80075c6:	0052      	lsls	r2, r2, #1
 80075c8:	4210      	tst	r0, r2
 80075ca:	f103 0304 	add.w	r3, r3, #4
 80075ce:	d0fa      	beq.n	80075c6 <_malloc_r+0x17a>
 80075d0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80075d4:	46c1      	mov	r9, r8
 80075d6:	469e      	mov	lr, r3
 80075d8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80075dc:	454c      	cmp	r4, r9
 80075de:	f040 80b7 	bne.w	8007750 <_malloc_r+0x304>
 80075e2:	f10e 0e01 	add.w	lr, lr, #1
 80075e6:	f01e 0f03 	tst.w	lr, #3
 80075ea:	f109 0908 	add.w	r9, r9, #8
 80075ee:	d1f3      	bne.n	80075d8 <_malloc_r+0x18c>
 80075f0:	0798      	lsls	r0, r3, #30
 80075f2:	f040 80e1 	bne.w	80077b8 <_malloc_r+0x36c>
 80075f6:	6873      	ldr	r3, [r6, #4]
 80075f8:	ea23 0302 	bic.w	r3, r3, r2
 80075fc:	6073      	str	r3, [r6, #4]
 80075fe:	6870      	ldr	r0, [r6, #4]
 8007600:	0052      	lsls	r2, r2, #1
 8007602:	4290      	cmp	r0, r2
 8007604:	d302      	bcc.n	800760c <_malloc_r+0x1c0>
 8007606:	2a00      	cmp	r2, #0
 8007608:	f040 80e2 	bne.w	80077d0 <_malloc_r+0x384>
 800760c:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8007610:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007614:	f023 0903 	bic.w	r9, r3, #3
 8007618:	45b9      	cmp	r9, r7
 800761a:	d304      	bcc.n	8007626 <_malloc_r+0x1da>
 800761c:	eba9 0207 	sub.w	r2, r9, r7
 8007620:	2a0f      	cmp	r2, #15
 8007622:	f300 8140 	bgt.w	80078a6 <_malloc_r+0x45a>
 8007626:	4b45      	ldr	r3, [pc, #276]	@ (800773c <_malloc_r+0x2f0>)
 8007628:	2008      	movs	r0, #8
 800762a:	6819      	ldr	r1, [r3, #0]
 800762c:	eb0a 0b09 	add.w	fp, sl, r9
 8007630:	3110      	adds	r1, #16
 8007632:	4439      	add	r1, r7
 8007634:	9101      	str	r1, [sp, #4]
 8007636:	f000 fc25 	bl	8007e84 <sysconf>
 800763a:	4a41      	ldr	r2, [pc, #260]	@ (8007740 <_malloc_r+0x2f4>)
 800763c:	9901      	ldr	r1, [sp, #4]
 800763e:	6813      	ldr	r3, [r2, #0]
 8007640:	4680      	mov	r8, r0
 8007642:	3301      	adds	r3, #1
 8007644:	bf1f      	itttt	ne
 8007646:	f101 31ff 	addne.w	r1, r1, #4294967295
 800764a:	1809      	addne	r1, r1, r0
 800764c:	4243      	negne	r3, r0
 800764e:	4019      	andne	r1, r3
 8007650:	4628      	mov	r0, r5
 8007652:	9101      	str	r1, [sp, #4]
 8007654:	f7fa fc66 	bl	8001f24 <_sbrk_r>
 8007658:	1c42      	adds	r2, r0, #1
 800765a:	4604      	mov	r4, r0
 800765c:	f000 80f6 	beq.w	800784c <_malloc_r+0x400>
 8007660:	4583      	cmp	fp, r0
 8007662:	9901      	ldr	r1, [sp, #4]
 8007664:	4a36      	ldr	r2, [pc, #216]	@ (8007740 <_malloc_r+0x2f4>)
 8007666:	d902      	bls.n	800766e <_malloc_r+0x222>
 8007668:	45b2      	cmp	sl, r6
 800766a:	f040 80ef 	bne.w	800784c <_malloc_r+0x400>
 800766e:	4b35      	ldr	r3, [pc, #212]	@ (8007744 <_malloc_r+0x2f8>)
 8007670:	45a3      	cmp	fp, r4
 8007672:	6818      	ldr	r0, [r3, #0]
 8007674:	f108 3cff 	add.w	ip, r8, #4294967295
 8007678:	4408      	add	r0, r1
 800767a:	6018      	str	r0, [r3, #0]
 800767c:	f040 80aa 	bne.w	80077d4 <_malloc_r+0x388>
 8007680:	ea1b 0f0c 	tst.w	fp, ip
 8007684:	f040 80a6 	bne.w	80077d4 <_malloc_r+0x388>
 8007688:	68b2      	ldr	r2, [r6, #8]
 800768a:	4449      	add	r1, r9
 800768c:	f041 0101 	orr.w	r1, r1, #1
 8007690:	6051      	str	r1, [r2, #4]
 8007692:	4a2d      	ldr	r2, [pc, #180]	@ (8007748 <_malloc_r+0x2fc>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	6811      	ldr	r1, [r2, #0]
 8007698:	428b      	cmp	r3, r1
 800769a:	bf88      	it	hi
 800769c:	6013      	strhi	r3, [r2, #0]
 800769e:	4a2b      	ldr	r2, [pc, #172]	@ (800774c <_malloc_r+0x300>)
 80076a0:	6811      	ldr	r1, [r2, #0]
 80076a2:	428b      	cmp	r3, r1
 80076a4:	bf88      	it	hi
 80076a6:	6013      	strhi	r3, [r2, #0]
 80076a8:	e0d0      	b.n	800784c <_malloc_r+0x400>
 80076aa:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 80076ae:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80076b2:	d218      	bcs.n	80076e6 <_malloc_r+0x29a>
 80076b4:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80076b8:	3238      	adds	r2, #56	@ 0x38
 80076ba:	f102 0e01 	add.w	lr, r2, #1
 80076be:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80076c2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80076c6:	45f0      	cmp	r8, lr
 80076c8:	d12b      	bne.n	8007722 <_malloc_r+0x2d6>
 80076ca:	f04f 0c01 	mov.w	ip, #1
 80076ce:	1092      	asrs	r2, r2, #2
 80076d0:	fa0c f202 	lsl.w	r2, ip, r2
 80076d4:	4302      	orrs	r2, r0
 80076d6:	6072      	str	r2, [r6, #4]
 80076d8:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80076dc:	f8c8 4008 	str.w	r4, [r8, #8]
 80076e0:	f8ce 400c 	str.w	r4, [lr, #12]
 80076e4:	e765      	b.n	80075b2 <_malloc_r+0x166>
 80076e6:	2a14      	cmp	r2, #20
 80076e8:	d801      	bhi.n	80076ee <_malloc_r+0x2a2>
 80076ea:	325b      	adds	r2, #91	@ 0x5b
 80076ec:	e7e5      	b.n	80076ba <_malloc_r+0x26e>
 80076ee:	2a54      	cmp	r2, #84	@ 0x54
 80076f0:	d803      	bhi.n	80076fa <_malloc_r+0x2ae>
 80076f2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80076f6:	326e      	adds	r2, #110	@ 0x6e
 80076f8:	e7df      	b.n	80076ba <_malloc_r+0x26e>
 80076fa:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80076fe:	d803      	bhi.n	8007708 <_malloc_r+0x2bc>
 8007700:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8007704:	3277      	adds	r2, #119	@ 0x77
 8007706:	e7d8      	b.n	80076ba <_malloc_r+0x26e>
 8007708:	f240 5e54 	movw	lr, #1364	@ 0x554
 800770c:	4572      	cmp	r2, lr
 800770e:	bf96      	itet	ls
 8007710:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8007714:	227e      	movhi	r2, #126	@ 0x7e
 8007716:	327c      	addls	r2, #124	@ 0x7c
 8007718:	e7cf      	b.n	80076ba <_malloc_r+0x26e>
 800771a:	f8de e008 	ldr.w	lr, [lr, #8]
 800771e:	45f0      	cmp	r8, lr
 8007720:	d005      	beq.n	800772e <_malloc_r+0x2e2>
 8007722:	f8de 2004 	ldr.w	r2, [lr, #4]
 8007726:	f022 0203 	bic.w	r2, r2, #3
 800772a:	4562      	cmp	r2, ip
 800772c:	d8f5      	bhi.n	800771a <_malloc_r+0x2ce>
 800772e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8007732:	e7d1      	b.n	80076d8 <_malloc_r+0x28c>
 8007734:	20000034 	.word	0x20000034
 8007738:	2000003c 	.word	0x2000003c
 800773c:	20000ce4 	.word	0x20000ce4
 8007740:	2000002c 	.word	0x2000002c
 8007744:	20000cb4 	.word	0x20000cb4
 8007748:	20000ce0 	.word	0x20000ce0
 800774c:	20000cdc 	.word	0x20000cdc
 8007750:	6860      	ldr	r0, [r4, #4]
 8007752:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8007756:	f020 0003 	bic.w	r0, r0, #3
 800775a:	eba0 0a07 	sub.w	sl, r0, r7
 800775e:	f1ba 0f0f 	cmp.w	sl, #15
 8007762:	dd12      	ble.n	800778a <_malloc_r+0x33e>
 8007764:	68a3      	ldr	r3, [r4, #8]
 8007766:	19e2      	adds	r2, r4, r7
 8007768:	f047 0701 	orr.w	r7, r7, #1
 800776c:	6067      	str	r7, [r4, #4]
 800776e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007772:	f8cc 3008 	str.w	r3, [ip, #8]
 8007776:	f04a 0301 	orr.w	r3, sl, #1
 800777a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800777e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8007782:	6053      	str	r3, [r2, #4]
 8007784:	f844 a000 	str.w	sl, [r4, r0]
 8007788:	e691      	b.n	80074ae <_malloc_r+0x62>
 800778a:	f1ba 0f00 	cmp.w	sl, #0
 800778e:	db11      	blt.n	80077b4 <_malloc_r+0x368>
 8007790:	4420      	add	r0, r4
 8007792:	6843      	ldr	r3, [r0, #4]
 8007794:	f043 0301 	orr.w	r3, r3, #1
 8007798:	6043      	str	r3, [r0, #4]
 800779a:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800779e:	4628      	mov	r0, r5
 80077a0:	f8c3 c00c 	str.w	ip, [r3, #12]
 80077a4:	f8cc 3008 	str.w	r3, [ip, #8]
 80077a8:	f000 f890 	bl	80078cc <__malloc_unlock>
 80077ac:	4620      	mov	r0, r4
 80077ae:	b003      	add	sp, #12
 80077b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b4:	4664      	mov	r4, ip
 80077b6:	e711      	b.n	80075dc <_malloc_r+0x190>
 80077b8:	f858 0908 	ldr.w	r0, [r8], #-8
 80077bc:	3b01      	subs	r3, #1
 80077be:	4540      	cmp	r0, r8
 80077c0:	f43f af16 	beq.w	80075f0 <_malloc_r+0x1a4>
 80077c4:	e71b      	b.n	80075fe <_malloc_r+0x1b2>
 80077c6:	3304      	adds	r3, #4
 80077c8:	0052      	lsls	r2, r2, #1
 80077ca:	4210      	tst	r0, r2
 80077cc:	d0fb      	beq.n	80077c6 <_malloc_r+0x37a>
 80077ce:	e6ff      	b.n	80075d0 <_malloc_r+0x184>
 80077d0:	4673      	mov	r3, lr
 80077d2:	e7fa      	b.n	80077ca <_malloc_r+0x37e>
 80077d4:	f8d2 e000 	ldr.w	lr, [r2]
 80077d8:	f1be 3fff 	cmp.w	lr, #4294967295
 80077dc:	bf1b      	ittet	ne
 80077de:	eba4 0b0b 	subne.w	fp, r4, fp
 80077e2:	eb0b 0200 	addne.w	r2, fp, r0
 80077e6:	6014      	streq	r4, [r2, #0]
 80077e8:	601a      	strne	r2, [r3, #0]
 80077ea:	f014 0b07 	ands.w	fp, r4, #7
 80077ee:	bf0e      	itee	eq
 80077f0:	4658      	moveq	r0, fp
 80077f2:	f1cb 0008 	rsbne	r0, fp, #8
 80077f6:	1824      	addne	r4, r4, r0
 80077f8:	1862      	adds	r2, r4, r1
 80077fa:	ea02 010c 	and.w	r1, r2, ip
 80077fe:	4480      	add	r8, r0
 8007800:	eba8 0801 	sub.w	r8, r8, r1
 8007804:	ea08 080c 	and.w	r8, r8, ip
 8007808:	4641      	mov	r1, r8
 800780a:	4628      	mov	r0, r5
 800780c:	9201      	str	r2, [sp, #4]
 800780e:	f7fa fb89 	bl	8001f24 <_sbrk_r>
 8007812:	1c43      	adds	r3, r0, #1
 8007814:	9a01      	ldr	r2, [sp, #4]
 8007816:	4b29      	ldr	r3, [pc, #164]	@ (80078bc <_malloc_r+0x470>)
 8007818:	d107      	bne.n	800782a <_malloc_r+0x3de>
 800781a:	f1bb 0f00 	cmp.w	fp, #0
 800781e:	d023      	beq.n	8007868 <_malloc_r+0x41c>
 8007820:	f04f 0800 	mov.w	r8, #0
 8007824:	f1ab 0008 	sub.w	r0, fp, #8
 8007828:	4410      	add	r0, r2
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	1b00      	subs	r0, r0, r4
 800782e:	4440      	add	r0, r8
 8007830:	4442      	add	r2, r8
 8007832:	f040 0001 	orr.w	r0, r0, #1
 8007836:	45b2      	cmp	sl, r6
 8007838:	60b4      	str	r4, [r6, #8]
 800783a:	601a      	str	r2, [r3, #0]
 800783c:	6060      	str	r0, [r4, #4]
 800783e:	f43f af28 	beq.w	8007692 <_malloc_r+0x246>
 8007842:	f1b9 0f0f 	cmp.w	r9, #15
 8007846:	d812      	bhi.n	800786e <_malloc_r+0x422>
 8007848:	2301      	movs	r3, #1
 800784a:	6063      	str	r3, [r4, #4]
 800784c:	68b3      	ldr	r3, [r6, #8]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	f023 0303 	bic.w	r3, r3, #3
 8007854:	42bb      	cmp	r3, r7
 8007856:	eba3 0207 	sub.w	r2, r3, r7
 800785a:	d301      	bcc.n	8007860 <_malloc_r+0x414>
 800785c:	2a0f      	cmp	r2, #15
 800785e:	dc22      	bgt.n	80078a6 <_malloc_r+0x45a>
 8007860:	4628      	mov	r0, r5
 8007862:	f000 f833 	bl	80078cc <__malloc_unlock>
 8007866:	e5fd      	b.n	8007464 <_malloc_r+0x18>
 8007868:	4610      	mov	r0, r2
 800786a:	46d8      	mov	r8, fp
 800786c:	e7dd      	b.n	800782a <_malloc_r+0x3de>
 800786e:	2105      	movs	r1, #5
 8007870:	f8da 2004 	ldr.w	r2, [sl, #4]
 8007874:	f1a9 090c 	sub.w	r9, r9, #12
 8007878:	f029 0907 	bic.w	r9, r9, #7
 800787c:	f002 0201 	and.w	r2, r2, #1
 8007880:	ea42 0209 	orr.w	r2, r2, r9
 8007884:	f8ca 2004 	str.w	r2, [sl, #4]
 8007888:	f1b9 0f0f 	cmp.w	r9, #15
 800788c:	eb0a 0209 	add.w	r2, sl, r9
 8007890:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8007894:	f67f aefd 	bls.w	8007692 <_malloc_r+0x246>
 8007898:	4628      	mov	r0, r5
 800789a:	f10a 0108 	add.w	r1, sl, #8
 800789e:	f000 fb63 	bl	8007f68 <_free_r>
 80078a2:	4b06      	ldr	r3, [pc, #24]	@ (80078bc <_malloc_r+0x470>)
 80078a4:	e6f5      	b.n	8007692 <_malloc_r+0x246>
 80078a6:	68b4      	ldr	r4, [r6, #8]
 80078a8:	f047 0301 	orr.w	r3, r7, #1
 80078ac:	f042 0201 	orr.w	r2, r2, #1
 80078b0:	4427      	add	r7, r4
 80078b2:	6063      	str	r3, [r4, #4]
 80078b4:	60b7      	str	r7, [r6, #8]
 80078b6:	607a      	str	r2, [r7, #4]
 80078b8:	e5f9      	b.n	80074ae <_malloc_r+0x62>
 80078ba:	bf00      	nop
 80078bc:	20000cb4 	.word	0x20000cb4

080078c0 <__malloc_lock>:
 80078c0:	4801      	ldr	r0, [pc, #4]	@ (80078c8 <__malloc_lock+0x8>)
 80078c2:	f000 badd 	b.w	8007e80 <__retarget_lock_acquire_recursive>
 80078c6:	bf00      	nop
 80078c8:	20000e28 	.word	0x20000e28

080078cc <__malloc_unlock>:
 80078cc:	4801      	ldr	r0, [pc, #4]	@ (80078d4 <__malloc_unlock+0x8>)
 80078ce:	f000 bad8 	b.w	8007e82 <__retarget_lock_release_recursive>
 80078d2:	bf00      	nop
 80078d4:	20000e28 	.word	0x20000e28

080078d8 <std>:
 80078d8:	2300      	movs	r3, #0
 80078da:	b510      	push	{r4, lr}
 80078dc:	4604      	mov	r4, r0
 80078de:	e9c0 3300 	strd	r3, r3, [r0]
 80078e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078e6:	6083      	str	r3, [r0, #8]
 80078e8:	8181      	strh	r1, [r0, #12]
 80078ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80078ec:	81c2      	strh	r2, [r0, #14]
 80078ee:	6183      	str	r3, [r0, #24]
 80078f0:	4619      	mov	r1, r3
 80078f2:	2208      	movs	r2, #8
 80078f4:	305c      	adds	r0, #92	@ 0x5c
 80078f6:	f000 fa49 	bl	8007d8c <memset>
 80078fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007930 <std+0x58>)
 80078fc:	61e4      	str	r4, [r4, #28]
 80078fe:	6223      	str	r3, [r4, #32]
 8007900:	4b0c      	ldr	r3, [pc, #48]	@ (8007934 <std+0x5c>)
 8007902:	6263      	str	r3, [r4, #36]	@ 0x24
 8007904:	4b0c      	ldr	r3, [pc, #48]	@ (8007938 <std+0x60>)
 8007906:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007908:	4b0c      	ldr	r3, [pc, #48]	@ (800793c <std+0x64>)
 800790a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800790c:	4b0c      	ldr	r3, [pc, #48]	@ (8007940 <std+0x68>)
 800790e:	429c      	cmp	r4, r3
 8007910:	d006      	beq.n	8007920 <std+0x48>
 8007912:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007916:	4294      	cmp	r4, r2
 8007918:	d002      	beq.n	8007920 <std+0x48>
 800791a:	33d0      	adds	r3, #208	@ 0xd0
 800791c:	429c      	cmp	r4, r3
 800791e:	d105      	bne.n	800792c <std+0x54>
 8007920:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007928:	f000 baa8 	b.w	8007e7c <__retarget_lock_init_recursive>
 800792c:	bd10      	pop	{r4, pc}
 800792e:	bf00      	nop
 8007930:	08007c95 	.word	0x08007c95
 8007934:	08007cb7 	.word	0x08007cb7
 8007938:	08007cef 	.word	0x08007cef
 800793c:	08007d13 	.word	0x08007d13
 8007940:	20000ce8 	.word	0x20000ce8

08007944 <stdio_exit_handler>:
 8007944:	4a02      	ldr	r2, [pc, #8]	@ (8007950 <stdio_exit_handler+0xc>)
 8007946:	4903      	ldr	r1, [pc, #12]	@ (8007954 <stdio_exit_handler+0x10>)
 8007948:	4803      	ldr	r0, [pc, #12]	@ (8007958 <stdio_exit_handler+0x14>)
 800794a:	f000 b869 	b.w	8007a20 <_fwalk_sglue>
 800794e:	bf00      	nop
 8007950:	2000043c 	.word	0x2000043c
 8007954:	0800b2f1 	.word	0x0800b2f1
 8007958:	20000450 	.word	0x20000450

0800795c <cleanup_stdio>:
 800795c:	6841      	ldr	r1, [r0, #4]
 800795e:	4b0c      	ldr	r3, [pc, #48]	@ (8007990 <cleanup_stdio+0x34>)
 8007960:	b510      	push	{r4, lr}
 8007962:	4299      	cmp	r1, r3
 8007964:	4604      	mov	r4, r0
 8007966:	d001      	beq.n	800796c <cleanup_stdio+0x10>
 8007968:	f003 fcc2 	bl	800b2f0 <_fclose_r>
 800796c:	68a1      	ldr	r1, [r4, #8]
 800796e:	4b09      	ldr	r3, [pc, #36]	@ (8007994 <cleanup_stdio+0x38>)
 8007970:	4299      	cmp	r1, r3
 8007972:	d002      	beq.n	800797a <cleanup_stdio+0x1e>
 8007974:	4620      	mov	r0, r4
 8007976:	f003 fcbb 	bl	800b2f0 <_fclose_r>
 800797a:	68e1      	ldr	r1, [r4, #12]
 800797c:	4b06      	ldr	r3, [pc, #24]	@ (8007998 <cleanup_stdio+0x3c>)
 800797e:	4299      	cmp	r1, r3
 8007980:	d004      	beq.n	800798c <cleanup_stdio+0x30>
 8007982:	4620      	mov	r0, r4
 8007984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007988:	f003 bcb2 	b.w	800b2f0 <_fclose_r>
 800798c:	bd10      	pop	{r4, pc}
 800798e:	bf00      	nop
 8007990:	20000ce8 	.word	0x20000ce8
 8007994:	20000d50 	.word	0x20000d50
 8007998:	20000db8 	.word	0x20000db8

0800799c <global_stdio_init.part.0>:
 800799c:	b510      	push	{r4, lr}
 800799e:	4b0b      	ldr	r3, [pc, #44]	@ (80079cc <global_stdio_init.part.0+0x30>)
 80079a0:	4c0b      	ldr	r4, [pc, #44]	@ (80079d0 <global_stdio_init.part.0+0x34>)
 80079a2:	4a0c      	ldr	r2, [pc, #48]	@ (80079d4 <global_stdio_init.part.0+0x38>)
 80079a4:	4620      	mov	r0, r4
 80079a6:	601a      	str	r2, [r3, #0]
 80079a8:	2104      	movs	r1, #4
 80079aa:	2200      	movs	r2, #0
 80079ac:	f7ff ff94 	bl	80078d8 <std>
 80079b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80079b4:	2201      	movs	r2, #1
 80079b6:	2109      	movs	r1, #9
 80079b8:	f7ff ff8e 	bl	80078d8 <std>
 80079bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80079c0:	2202      	movs	r2, #2
 80079c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079c6:	2112      	movs	r1, #18
 80079c8:	f7ff bf86 	b.w	80078d8 <std>
 80079cc:	20000e20 	.word	0x20000e20
 80079d0:	20000ce8 	.word	0x20000ce8
 80079d4:	08007945 	.word	0x08007945

080079d8 <__sfp_lock_acquire>:
 80079d8:	4801      	ldr	r0, [pc, #4]	@ (80079e0 <__sfp_lock_acquire+0x8>)
 80079da:	f000 ba51 	b.w	8007e80 <__retarget_lock_acquire_recursive>
 80079de:	bf00      	nop
 80079e0:	20000e2a 	.word	0x20000e2a

080079e4 <__sfp_lock_release>:
 80079e4:	4801      	ldr	r0, [pc, #4]	@ (80079ec <__sfp_lock_release+0x8>)
 80079e6:	f000 ba4c 	b.w	8007e82 <__retarget_lock_release_recursive>
 80079ea:	bf00      	nop
 80079ec:	20000e2a 	.word	0x20000e2a

080079f0 <__sinit>:
 80079f0:	b510      	push	{r4, lr}
 80079f2:	4604      	mov	r4, r0
 80079f4:	f7ff fff0 	bl	80079d8 <__sfp_lock_acquire>
 80079f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80079fa:	b11b      	cbz	r3, 8007a04 <__sinit+0x14>
 80079fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a00:	f7ff bff0 	b.w	80079e4 <__sfp_lock_release>
 8007a04:	4b04      	ldr	r3, [pc, #16]	@ (8007a18 <__sinit+0x28>)
 8007a06:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a08:	4b04      	ldr	r3, [pc, #16]	@ (8007a1c <__sinit+0x2c>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1f5      	bne.n	80079fc <__sinit+0xc>
 8007a10:	f7ff ffc4 	bl	800799c <global_stdio_init.part.0>
 8007a14:	e7f2      	b.n	80079fc <__sinit+0xc>
 8007a16:	bf00      	nop
 8007a18:	0800795d 	.word	0x0800795d
 8007a1c:	20000e20 	.word	0x20000e20

08007a20 <_fwalk_sglue>:
 8007a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a24:	4607      	mov	r7, r0
 8007a26:	4688      	mov	r8, r1
 8007a28:	4614      	mov	r4, r2
 8007a2a:	2600      	movs	r6, #0
 8007a2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a30:	f1b9 0901 	subs.w	r9, r9, #1
 8007a34:	d505      	bpl.n	8007a42 <_fwalk_sglue+0x22>
 8007a36:	6824      	ldr	r4, [r4, #0]
 8007a38:	2c00      	cmp	r4, #0
 8007a3a:	d1f7      	bne.n	8007a2c <_fwalk_sglue+0xc>
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a42:	89ab      	ldrh	r3, [r5, #12]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d907      	bls.n	8007a58 <_fwalk_sglue+0x38>
 8007a48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	d003      	beq.n	8007a58 <_fwalk_sglue+0x38>
 8007a50:	4629      	mov	r1, r5
 8007a52:	4638      	mov	r0, r7
 8007a54:	47c0      	blx	r8
 8007a56:	4306      	orrs	r6, r0
 8007a58:	3568      	adds	r5, #104	@ 0x68
 8007a5a:	e7e9      	b.n	8007a30 <_fwalk_sglue+0x10>

08007a5c <printf>:
 8007a5c:	b40f      	push	{r0, r1, r2, r3}
 8007a5e:	b507      	push	{r0, r1, r2, lr}
 8007a60:	4906      	ldr	r1, [pc, #24]	@ (8007a7c <printf+0x20>)
 8007a62:	ab04      	add	r3, sp, #16
 8007a64:	6808      	ldr	r0, [r1, #0]
 8007a66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a6a:	6881      	ldr	r1, [r0, #8]
 8007a6c:	9301      	str	r3, [sp, #4]
 8007a6e:	f001 fcf7 	bl	8009460 <_vfprintf_r>
 8007a72:	b003      	add	sp, #12
 8007a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a78:	b004      	add	sp, #16
 8007a7a:	4770      	bx	lr
 8007a7c:	20000448 	.word	0x20000448

08007a80 <_puts_r>:
 8007a80:	b530      	push	{r4, r5, lr}
 8007a82:	4605      	mov	r5, r0
 8007a84:	b089      	sub	sp, #36	@ 0x24
 8007a86:	4608      	mov	r0, r1
 8007a88:	460c      	mov	r4, r1
 8007a8a:	f7f8 fb61 	bl	8000150 <strlen>
 8007a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8007b08 <_puts_r+0x88>)
 8007a90:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8007a94:	9306      	str	r3, [sp, #24]
 8007a96:	2301      	movs	r3, #1
 8007a98:	4418      	add	r0, r3
 8007a9a:	9307      	str	r3, [sp, #28]
 8007a9c:	ab04      	add	r3, sp, #16
 8007a9e:	9301      	str	r3, [sp, #4]
 8007aa0:	2302      	movs	r3, #2
 8007aa2:	9302      	str	r3, [sp, #8]
 8007aa4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007aa6:	68ac      	ldr	r4, [r5, #8]
 8007aa8:	9003      	str	r0, [sp, #12]
 8007aaa:	b913      	cbnz	r3, 8007ab2 <_puts_r+0x32>
 8007aac:	4628      	mov	r0, r5
 8007aae:	f7ff ff9f 	bl	80079f0 <__sinit>
 8007ab2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ab4:	07db      	lsls	r3, r3, #31
 8007ab6:	d405      	bmi.n	8007ac4 <_puts_r+0x44>
 8007ab8:	89a3      	ldrh	r3, [r4, #12]
 8007aba:	0598      	lsls	r0, r3, #22
 8007abc:	d402      	bmi.n	8007ac4 <_puts_r+0x44>
 8007abe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ac0:	f000 f9de 	bl	8007e80 <__retarget_lock_acquire_recursive>
 8007ac4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ac8:	0499      	lsls	r1, r3, #18
 8007aca:	d406      	bmi.n	8007ada <_puts_r+0x5a>
 8007acc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007ad0:	81a3      	strh	r3, [r4, #12]
 8007ad2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ad4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ad8:	6663      	str	r3, [r4, #100]	@ 0x64
 8007ada:	4628      	mov	r0, r5
 8007adc:	aa01      	add	r2, sp, #4
 8007ade:	4621      	mov	r1, r4
 8007ae0:	f003 fd06 	bl	800b4f0 <__sfvwrite_r>
 8007ae4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ae6:	2800      	cmp	r0, #0
 8007ae8:	bf0c      	ite	eq
 8007aea:	250a      	moveq	r5, #10
 8007aec:	f04f 35ff 	movne.w	r5, #4294967295
 8007af0:	07da      	lsls	r2, r3, #31
 8007af2:	d405      	bmi.n	8007b00 <_puts_r+0x80>
 8007af4:	89a3      	ldrh	r3, [r4, #12]
 8007af6:	059b      	lsls	r3, r3, #22
 8007af8:	d402      	bmi.n	8007b00 <_puts_r+0x80>
 8007afa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007afc:	f000 f9c1 	bl	8007e82 <__retarget_lock_release_recursive>
 8007b00:	4628      	mov	r0, r5
 8007b02:	b009      	add	sp, #36	@ 0x24
 8007b04:	bd30      	pop	{r4, r5, pc}
 8007b06:	bf00      	nop
 8007b08:	0800e13b 	.word	0x0800e13b

08007b0c <puts>:
 8007b0c:	4b02      	ldr	r3, [pc, #8]	@ (8007b18 <puts+0xc>)
 8007b0e:	4601      	mov	r1, r0
 8007b10:	6818      	ldr	r0, [r3, #0]
 8007b12:	f7ff bfb5 	b.w	8007a80 <_puts_r>
 8007b16:	bf00      	nop
 8007b18:	20000448 	.word	0x20000448

08007b1c <setvbuf>:
 8007b1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b20:	461d      	mov	r5, r3
 8007b22:	4b5b      	ldr	r3, [pc, #364]	@ (8007c90 <setvbuf+0x174>)
 8007b24:	4604      	mov	r4, r0
 8007b26:	681f      	ldr	r7, [r3, #0]
 8007b28:	460e      	mov	r6, r1
 8007b2a:	4690      	mov	r8, r2
 8007b2c:	b127      	cbz	r7, 8007b38 <setvbuf+0x1c>
 8007b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b30:	b913      	cbnz	r3, 8007b38 <setvbuf+0x1c>
 8007b32:	4638      	mov	r0, r7
 8007b34:	f7ff ff5c 	bl	80079f0 <__sinit>
 8007b38:	f1b8 0f02 	cmp.w	r8, #2
 8007b3c:	d006      	beq.n	8007b4c <setvbuf+0x30>
 8007b3e:	f1b8 0f01 	cmp.w	r8, #1
 8007b42:	f200 80a1 	bhi.w	8007c88 <setvbuf+0x16c>
 8007b46:	2d00      	cmp	r5, #0
 8007b48:	f2c0 809e 	blt.w	8007c88 <setvbuf+0x16c>
 8007b4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b4e:	07d9      	lsls	r1, r3, #31
 8007b50:	d405      	bmi.n	8007b5e <setvbuf+0x42>
 8007b52:	89a3      	ldrh	r3, [r4, #12]
 8007b54:	059a      	lsls	r2, r3, #22
 8007b56:	d402      	bmi.n	8007b5e <setvbuf+0x42>
 8007b58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b5a:	f000 f991 	bl	8007e80 <__retarget_lock_acquire_recursive>
 8007b5e:	4621      	mov	r1, r4
 8007b60:	4638      	mov	r0, r7
 8007b62:	f003 fc9f 	bl	800b4a4 <_fflush_r>
 8007b66:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007b68:	b141      	cbz	r1, 8007b7c <setvbuf+0x60>
 8007b6a:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8007b6e:	4299      	cmp	r1, r3
 8007b70:	d002      	beq.n	8007b78 <setvbuf+0x5c>
 8007b72:	4638      	mov	r0, r7
 8007b74:	f000 f9f8 	bl	8007f68 <_free_r>
 8007b78:	2300      	movs	r3, #0
 8007b7a:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	61a3      	str	r3, [r4, #24]
 8007b80:	6063      	str	r3, [r4, #4]
 8007b82:	89a3      	ldrh	r3, [r4, #12]
 8007b84:	061b      	lsls	r3, r3, #24
 8007b86:	d503      	bpl.n	8007b90 <setvbuf+0x74>
 8007b88:	4638      	mov	r0, r7
 8007b8a:	6921      	ldr	r1, [r4, #16]
 8007b8c:	f000 f9ec 	bl	8007f68 <_free_r>
 8007b90:	89a3      	ldrh	r3, [r4, #12]
 8007b92:	f1b8 0f02 	cmp.w	r8, #2
 8007b96:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8007b9a:	f023 0303 	bic.w	r3, r3, #3
 8007b9e:	81a3      	strh	r3, [r4, #12]
 8007ba0:	d068      	beq.n	8007c74 <setvbuf+0x158>
 8007ba2:	ab01      	add	r3, sp, #4
 8007ba4:	466a      	mov	r2, sp
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	4638      	mov	r0, r7
 8007baa:	f003 fded 	bl	800b788 <__swhatbuf_r>
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	4318      	orrs	r0, r3
 8007bb2:	81a0      	strh	r0, [r4, #12]
 8007bb4:	bb2d      	cbnz	r5, 8007c02 <setvbuf+0xe6>
 8007bb6:	9d00      	ldr	r5, [sp, #0]
 8007bb8:	4628      	mov	r0, r5
 8007bba:	f7ff fc3f 	bl	800743c <malloc>
 8007bbe:	4606      	mov	r6, r0
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	d159      	bne.n	8007c78 <setvbuf+0x15c>
 8007bc4:	f8dd 9000 	ldr.w	r9, [sp]
 8007bc8:	45a9      	cmp	r9, r5
 8007bca:	d147      	bne.n	8007c5c <setvbuf+0x140>
 8007bcc:	f04f 35ff 	mov.w	r5, #4294967295
 8007bd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bd4:	f043 0202 	orr.w	r2, r3, #2
 8007bd8:	81a2      	strh	r2, [r4, #12]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	60a2      	str	r2, [r4, #8]
 8007bde:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007be2:	6022      	str	r2, [r4, #0]
 8007be4:	6122      	str	r2, [r4, #16]
 8007be6:	2201      	movs	r2, #1
 8007be8:	6162      	str	r2, [r4, #20]
 8007bea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007bec:	07d6      	lsls	r6, r2, #31
 8007bee:	d404      	bmi.n	8007bfa <setvbuf+0xde>
 8007bf0:	0598      	lsls	r0, r3, #22
 8007bf2:	d402      	bmi.n	8007bfa <setvbuf+0xde>
 8007bf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bf6:	f000 f944 	bl	8007e82 <__retarget_lock_release_recursive>
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	b003      	add	sp, #12
 8007bfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c02:	2e00      	cmp	r6, #0
 8007c04:	d0d8      	beq.n	8007bb8 <setvbuf+0x9c>
 8007c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c08:	b913      	cbnz	r3, 8007c10 <setvbuf+0xf4>
 8007c0a:	4638      	mov	r0, r7
 8007c0c:	f7ff fef0 	bl	80079f0 <__sinit>
 8007c10:	9b00      	ldr	r3, [sp, #0]
 8007c12:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007c16:	42ab      	cmp	r3, r5
 8007c18:	bf18      	it	ne
 8007c1a:	89a3      	ldrhne	r3, [r4, #12]
 8007c1c:	6026      	str	r6, [r4, #0]
 8007c1e:	bf1c      	itt	ne
 8007c20:	f443 6300 	orrne.w	r3, r3, #2048	@ 0x800
 8007c24:	81a3      	strhne	r3, [r4, #12]
 8007c26:	f1b8 0f01 	cmp.w	r8, #1
 8007c2a:	bf02      	ittt	eq
 8007c2c:	89a3      	ldrheq	r3, [r4, #12]
 8007c2e:	f043 0301 	orreq.w	r3, r3, #1
 8007c32:	81a3      	strheq	r3, [r4, #12]
 8007c34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c38:	f013 0208 	ands.w	r2, r3, #8
 8007c3c:	d01e      	beq.n	8007c7c <setvbuf+0x160>
 8007c3e:	07d9      	lsls	r1, r3, #31
 8007c40:	bf41      	itttt	mi
 8007c42:	2200      	movmi	r2, #0
 8007c44:	426d      	negmi	r5, r5
 8007c46:	60a2      	strmi	r2, [r4, #8]
 8007c48:	61a5      	strmi	r5, [r4, #24]
 8007c4a:	bf58      	it	pl
 8007c4c:	60a5      	strpl	r5, [r4, #8]
 8007c4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c50:	07d2      	lsls	r2, r2, #31
 8007c52:	d401      	bmi.n	8007c58 <setvbuf+0x13c>
 8007c54:	059b      	lsls	r3, r3, #22
 8007c56:	d513      	bpl.n	8007c80 <setvbuf+0x164>
 8007c58:	2500      	movs	r5, #0
 8007c5a:	e7ce      	b.n	8007bfa <setvbuf+0xde>
 8007c5c:	4648      	mov	r0, r9
 8007c5e:	f7ff fbed 	bl	800743c <malloc>
 8007c62:	4606      	mov	r6, r0
 8007c64:	2800      	cmp	r0, #0
 8007c66:	d0b1      	beq.n	8007bcc <setvbuf+0xb0>
 8007c68:	89a3      	ldrh	r3, [r4, #12]
 8007c6a:	464d      	mov	r5, r9
 8007c6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c70:	81a3      	strh	r3, [r4, #12]
 8007c72:	e7c8      	b.n	8007c06 <setvbuf+0xea>
 8007c74:	2500      	movs	r5, #0
 8007c76:	e7ab      	b.n	8007bd0 <setvbuf+0xb4>
 8007c78:	46a9      	mov	r9, r5
 8007c7a:	e7f5      	b.n	8007c68 <setvbuf+0x14c>
 8007c7c:	60a2      	str	r2, [r4, #8]
 8007c7e:	e7e6      	b.n	8007c4e <setvbuf+0x132>
 8007c80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c82:	f000 f8fe 	bl	8007e82 <__retarget_lock_release_recursive>
 8007c86:	e7e7      	b.n	8007c58 <setvbuf+0x13c>
 8007c88:	f04f 35ff 	mov.w	r5, #4294967295
 8007c8c:	e7b5      	b.n	8007bfa <setvbuf+0xde>
 8007c8e:	bf00      	nop
 8007c90:	20000448 	.word	0x20000448

08007c94 <__sread>:
 8007c94:	b510      	push	{r4, lr}
 8007c96:	460c      	mov	r4, r1
 8007c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c9c:	f000 f8a0 	bl	8007de0 <_read_r>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	bfab      	itete	ge
 8007ca4:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 8007ca6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ca8:	181b      	addge	r3, r3, r0
 8007caa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007cae:	bfac      	ite	ge
 8007cb0:	6523      	strge	r3, [r4, #80]	@ 0x50
 8007cb2:	81a3      	strhlt	r3, [r4, #12]
 8007cb4:	bd10      	pop	{r4, pc}

08007cb6 <__swrite>:
 8007cb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cba:	461f      	mov	r7, r3
 8007cbc:	898b      	ldrh	r3, [r1, #12]
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	05db      	lsls	r3, r3, #23
 8007cc2:	460c      	mov	r4, r1
 8007cc4:	4616      	mov	r6, r2
 8007cc6:	d505      	bpl.n	8007cd4 <__swrite+0x1e>
 8007cc8:	2302      	movs	r3, #2
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cd0:	f000 f874 	bl	8007dbc <_lseek_r>
 8007cd4:	89a3      	ldrh	r3, [r4, #12]
 8007cd6:	4632      	mov	r2, r6
 8007cd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007cdc:	81a3      	strh	r3, [r4, #12]
 8007cde:	4628      	mov	r0, r5
 8007ce0:	463b      	mov	r3, r7
 8007ce2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cea:	f000 b88b 	b.w	8007e04 <_write_r>

08007cee <__sseek>:
 8007cee:	b510      	push	{r4, lr}
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf6:	f000 f861 	bl	8007dbc <_lseek_r>
 8007cfa:	1c43      	adds	r3, r0, #1
 8007cfc:	89a3      	ldrh	r3, [r4, #12]
 8007cfe:	bf15      	itete	ne
 8007d00:	6520      	strne	r0, [r4, #80]	@ 0x50
 8007d02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d0a:	81a3      	strheq	r3, [r4, #12]
 8007d0c:	bf18      	it	ne
 8007d0e:	81a3      	strhne	r3, [r4, #12]
 8007d10:	bd10      	pop	{r4, pc}

08007d12 <__sclose>:
 8007d12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d16:	f000 b841 	b.w	8007d9c <_close_r>

08007d1a <_vsnprintf_r>:
 8007d1a:	b530      	push	{r4, r5, lr}
 8007d1c:	4614      	mov	r4, r2
 8007d1e:	2c00      	cmp	r4, #0
 8007d20:	4605      	mov	r5, r0
 8007d22:	461a      	mov	r2, r3
 8007d24:	b09b      	sub	sp, #108	@ 0x6c
 8007d26:	da05      	bge.n	8007d34 <_vsnprintf_r+0x1a>
 8007d28:	238b      	movs	r3, #139	@ 0x8b
 8007d2a:	6003      	str	r3, [r0, #0]
 8007d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d30:	b01b      	add	sp, #108	@ 0x6c
 8007d32:	bd30      	pop	{r4, r5, pc}
 8007d34:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007d38:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007d3c:	bf0c      	ite	eq
 8007d3e:	4623      	moveq	r3, r4
 8007d40:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007d44:	9302      	str	r3, [sp, #8]
 8007d46:	9305      	str	r3, [sp, #20]
 8007d48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d4c:	9100      	str	r1, [sp, #0]
 8007d4e:	9104      	str	r1, [sp, #16]
 8007d50:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007d54:	4669      	mov	r1, sp
 8007d56:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007d58:	f000 f9c6 	bl	80080e8 <_svfprintf_r>
 8007d5c:	1c43      	adds	r3, r0, #1
 8007d5e:	bfbc      	itt	lt
 8007d60:	238b      	movlt	r3, #139	@ 0x8b
 8007d62:	602b      	strlt	r3, [r5, #0]
 8007d64:	2c00      	cmp	r4, #0
 8007d66:	d0e3      	beq.n	8007d30 <_vsnprintf_r+0x16>
 8007d68:	2200      	movs	r2, #0
 8007d6a:	9b00      	ldr	r3, [sp, #0]
 8007d6c:	701a      	strb	r2, [r3, #0]
 8007d6e:	e7df      	b.n	8007d30 <_vsnprintf_r+0x16>

08007d70 <vsnprintf>:
 8007d70:	b507      	push	{r0, r1, r2, lr}
 8007d72:	9300      	str	r3, [sp, #0]
 8007d74:	4613      	mov	r3, r2
 8007d76:	460a      	mov	r2, r1
 8007d78:	4601      	mov	r1, r0
 8007d7a:	4803      	ldr	r0, [pc, #12]	@ (8007d88 <vsnprintf+0x18>)
 8007d7c:	6800      	ldr	r0, [r0, #0]
 8007d7e:	f7ff ffcc 	bl	8007d1a <_vsnprintf_r>
 8007d82:	b003      	add	sp, #12
 8007d84:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d88:	20000448 	.word	0x20000448

08007d8c <memset>:
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	4402      	add	r2, r0
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d100      	bne.n	8007d96 <memset+0xa>
 8007d94:	4770      	bx	lr
 8007d96:	f803 1b01 	strb.w	r1, [r3], #1
 8007d9a:	e7f9      	b.n	8007d90 <memset+0x4>

08007d9c <_close_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	2300      	movs	r3, #0
 8007da0:	4d05      	ldr	r5, [pc, #20]	@ (8007db8 <_close_r+0x1c>)
 8007da2:	4604      	mov	r4, r0
 8007da4:	4608      	mov	r0, r1
 8007da6:	602b      	str	r3, [r5, #0]
 8007da8:	f005 fc4a 	bl	800d640 <_close>
 8007dac:	1c43      	adds	r3, r0, #1
 8007dae:	d102      	bne.n	8007db6 <_close_r+0x1a>
 8007db0:	682b      	ldr	r3, [r5, #0]
 8007db2:	b103      	cbz	r3, 8007db6 <_close_r+0x1a>
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	bd38      	pop	{r3, r4, r5, pc}
 8007db8:	20000e24 	.word	0x20000e24

08007dbc <_lseek_r>:
 8007dbc:	b538      	push	{r3, r4, r5, lr}
 8007dbe:	4604      	mov	r4, r0
 8007dc0:	4608      	mov	r0, r1
 8007dc2:	4611      	mov	r1, r2
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	4d05      	ldr	r5, [pc, #20]	@ (8007ddc <_lseek_r+0x20>)
 8007dc8:	602a      	str	r2, [r5, #0]
 8007dca:	461a      	mov	r2, r3
 8007dcc:	f005 fc29 	bl	800d622 <_lseek>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d102      	bne.n	8007dda <_lseek_r+0x1e>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	b103      	cbz	r3, 8007dda <_lseek_r+0x1e>
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	20000e24 	.word	0x20000e24

08007de0 <_read_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	4604      	mov	r4, r0
 8007de4:	4608      	mov	r0, r1
 8007de6:	4611      	mov	r1, r2
 8007de8:	2200      	movs	r2, #0
 8007dea:	4d05      	ldr	r5, [pc, #20]	@ (8007e00 <_read_r+0x20>)
 8007dec:	602a      	str	r2, [r5, #0]
 8007dee:	461a      	mov	r2, r3
 8007df0:	f7fa f8e0 	bl	8001fb4 <_read>
 8007df4:	1c43      	adds	r3, r0, #1
 8007df6:	d102      	bne.n	8007dfe <_read_r+0x1e>
 8007df8:	682b      	ldr	r3, [r5, #0]
 8007dfa:	b103      	cbz	r3, 8007dfe <_read_r+0x1e>
 8007dfc:	6023      	str	r3, [r4, #0]
 8007dfe:	bd38      	pop	{r3, r4, r5, pc}
 8007e00:	20000e24 	.word	0x20000e24

08007e04 <_write_r>:
 8007e04:	b538      	push	{r3, r4, r5, lr}
 8007e06:	4604      	mov	r4, r0
 8007e08:	4608      	mov	r0, r1
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	4d05      	ldr	r5, [pc, #20]	@ (8007e24 <_write_r+0x20>)
 8007e10:	602a      	str	r2, [r5, #0]
 8007e12:	461a      	mov	r2, r3
 8007e14:	f7fa f90c 	bl	8002030 <_write>
 8007e18:	1c43      	adds	r3, r0, #1
 8007e1a:	d102      	bne.n	8007e22 <_write_r+0x1e>
 8007e1c:	682b      	ldr	r3, [r5, #0]
 8007e1e:	b103      	cbz	r3, 8007e22 <_write_r+0x1e>
 8007e20:	6023      	str	r3, [r4, #0]
 8007e22:	bd38      	pop	{r3, r4, r5, pc}
 8007e24:	20000e24 	.word	0x20000e24

08007e28 <__errno>:
 8007e28:	4b01      	ldr	r3, [pc, #4]	@ (8007e30 <__errno+0x8>)
 8007e2a:	6818      	ldr	r0, [r3, #0]
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop
 8007e30:	20000448 	.word	0x20000448

08007e34 <__libc_init_array>:
 8007e34:	b570      	push	{r4, r5, r6, lr}
 8007e36:	2600      	movs	r6, #0
 8007e38:	4d0c      	ldr	r5, [pc, #48]	@ (8007e6c <__libc_init_array+0x38>)
 8007e3a:	4c0d      	ldr	r4, [pc, #52]	@ (8007e70 <__libc_init_array+0x3c>)
 8007e3c:	1b64      	subs	r4, r4, r5
 8007e3e:	10a4      	asrs	r4, r4, #2
 8007e40:	42a6      	cmp	r6, r4
 8007e42:	d109      	bne.n	8007e58 <__libc_init_array+0x24>
 8007e44:	f005 fc3c 	bl	800d6c0 <_init>
 8007e48:	2600      	movs	r6, #0
 8007e4a:	4d0a      	ldr	r5, [pc, #40]	@ (8007e74 <__libc_init_array+0x40>)
 8007e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8007e78 <__libc_init_array+0x44>)
 8007e4e:	1b64      	subs	r4, r4, r5
 8007e50:	10a4      	asrs	r4, r4, #2
 8007e52:	42a6      	cmp	r6, r4
 8007e54:	d105      	bne.n	8007e62 <__libc_init_array+0x2e>
 8007e56:	bd70      	pop	{r4, r5, r6, pc}
 8007e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e5c:	4798      	blx	r3
 8007e5e:	3601      	adds	r6, #1
 8007e60:	e7ee      	b.n	8007e40 <__libc_init_array+0xc>
 8007e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e66:	4798      	blx	r3
 8007e68:	3601      	adds	r6, #1
 8007e6a:	e7f2      	b.n	8007e52 <__libc_init_array+0x1e>
 8007e6c:	0800e148 	.word	0x0800e148
 8007e70:	0800e148 	.word	0x0800e148
 8007e74:	0800e148 	.word	0x0800e148
 8007e78:	0800e150 	.word	0x0800e150

08007e7c <__retarget_lock_init_recursive>:
 8007e7c:	4770      	bx	lr

08007e7e <__retarget_lock_close_recursive>:
 8007e7e:	4770      	bx	lr

08007e80 <__retarget_lock_acquire_recursive>:
 8007e80:	4770      	bx	lr

08007e82 <__retarget_lock_release_recursive>:
 8007e82:	4770      	bx	lr

08007e84 <sysconf>:
 8007e84:	2808      	cmp	r0, #8
 8007e86:	b508      	push	{r3, lr}
 8007e88:	d006      	beq.n	8007e98 <sysconf+0x14>
 8007e8a:	f7ff ffcd 	bl	8007e28 <__errno>
 8007e8e:	2316      	movs	r3, #22
 8007e90:	6003      	str	r3, [r0, #0]
 8007e92:	f04f 30ff 	mov.w	r0, #4294967295
 8007e96:	bd08      	pop	{r3, pc}
 8007e98:	2080      	movs	r0, #128	@ 0x80
 8007e9a:	e7fc      	b.n	8007e96 <sysconf+0x12>

08007e9c <register_fini>:
 8007e9c:	4b02      	ldr	r3, [pc, #8]	@ (8007ea8 <register_fini+0xc>)
 8007e9e:	b113      	cbz	r3, 8007ea6 <register_fini+0xa>
 8007ea0:	4802      	ldr	r0, [pc, #8]	@ (8007eac <register_fini+0x10>)
 8007ea2:	f000 b805 	b.w	8007eb0 <atexit>
 8007ea6:	4770      	bx	lr
 8007ea8:	00000000 	.word	0x00000000
 8007eac:	0800bb19 	.word	0x0800bb19

08007eb0 <atexit>:
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	4601      	mov	r1, r0
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f003 be92 	b.w	800bbe0 <__register_exitproc>

08007ebc <_malloc_trim_r>:
 8007ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ec0:	4606      	mov	r6, r0
 8007ec2:	2008      	movs	r0, #8
 8007ec4:	4689      	mov	r9, r1
 8007ec6:	f7ff ffdd 	bl	8007e84 <sysconf>
 8007eca:	4680      	mov	r8, r0
 8007ecc:	4f23      	ldr	r7, [pc, #140]	@ (8007f5c <_malloc_trim_r+0xa0>)
 8007ece:	4630      	mov	r0, r6
 8007ed0:	f7ff fcf6 	bl	80078c0 <__malloc_lock>
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	685d      	ldr	r5, [r3, #4]
 8007ed8:	f025 0503 	bic.w	r5, r5, #3
 8007edc:	f1a5 0411 	sub.w	r4, r5, #17
 8007ee0:	eba4 0409 	sub.w	r4, r4, r9
 8007ee4:	4444      	add	r4, r8
 8007ee6:	fbb4 f4f8 	udiv	r4, r4, r8
 8007eea:	3c01      	subs	r4, #1
 8007eec:	fb08 f404 	mul.w	r4, r8, r4
 8007ef0:	45a0      	cmp	r8, r4
 8007ef2:	dd05      	ble.n	8007f00 <_malloc_trim_r+0x44>
 8007ef4:	4630      	mov	r0, r6
 8007ef6:	f7ff fce9 	bl	80078cc <__malloc_unlock>
 8007efa:	2000      	movs	r0, #0
 8007efc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f00:	2100      	movs	r1, #0
 8007f02:	4630      	mov	r0, r6
 8007f04:	f7fa f80e 	bl	8001f24 <_sbrk_r>
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	442b      	add	r3, r5
 8007f0c:	4298      	cmp	r0, r3
 8007f0e:	d1f1      	bne.n	8007ef4 <_malloc_trim_r+0x38>
 8007f10:	4630      	mov	r0, r6
 8007f12:	4261      	negs	r1, r4
 8007f14:	f7fa f806 	bl	8001f24 <_sbrk_r>
 8007f18:	3001      	adds	r0, #1
 8007f1a:	d110      	bne.n	8007f3e <_malloc_trim_r+0x82>
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	4630      	mov	r0, r6
 8007f20:	f7fa f800 	bl	8001f24 <_sbrk_r>
 8007f24:	68ba      	ldr	r2, [r7, #8]
 8007f26:	1a83      	subs	r3, r0, r2
 8007f28:	2b0f      	cmp	r3, #15
 8007f2a:	dde3      	ble.n	8007ef4 <_malloc_trim_r+0x38>
 8007f2c:	490c      	ldr	r1, [pc, #48]	@ (8007f60 <_malloc_trim_r+0xa4>)
 8007f2e:	f043 0301 	orr.w	r3, r3, #1
 8007f32:	6809      	ldr	r1, [r1, #0]
 8007f34:	6053      	str	r3, [r2, #4]
 8007f36:	1a40      	subs	r0, r0, r1
 8007f38:	490a      	ldr	r1, [pc, #40]	@ (8007f64 <_malloc_trim_r+0xa8>)
 8007f3a:	6008      	str	r0, [r1, #0]
 8007f3c:	e7da      	b.n	8007ef4 <_malloc_trim_r+0x38>
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	4a08      	ldr	r2, [pc, #32]	@ (8007f64 <_malloc_trim_r+0xa8>)
 8007f42:	1b2d      	subs	r5, r5, r4
 8007f44:	f045 0501 	orr.w	r5, r5, #1
 8007f48:	605d      	str	r5, [r3, #4]
 8007f4a:	6813      	ldr	r3, [r2, #0]
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	1b1b      	subs	r3, r3, r4
 8007f50:	6013      	str	r3, [r2, #0]
 8007f52:	f7ff fcbb 	bl	80078cc <__malloc_unlock>
 8007f56:	2001      	movs	r0, #1
 8007f58:	e7d0      	b.n	8007efc <_malloc_trim_r+0x40>
 8007f5a:	bf00      	nop
 8007f5c:	20000034 	.word	0x20000034
 8007f60:	2000002c 	.word	0x2000002c
 8007f64:	20000cb4 	.word	0x20000cb4

08007f68 <_free_r>:
 8007f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	460f      	mov	r7, r1
 8007f6e:	2900      	cmp	r1, #0
 8007f70:	f000 80b1 	beq.w	80080d6 <_free_r+0x16e>
 8007f74:	f7ff fca4 	bl	80078c0 <__malloc_lock>
 8007f78:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007f7c:	4d56      	ldr	r5, [pc, #344]	@ (80080d8 <_free_r+0x170>)
 8007f7e:	f022 0001 	bic.w	r0, r2, #1
 8007f82:	f1a7 0308 	sub.w	r3, r7, #8
 8007f86:	eb03 0c00 	add.w	ip, r3, r0
 8007f8a:	68a9      	ldr	r1, [r5, #8]
 8007f8c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007f90:	4561      	cmp	r1, ip
 8007f92:	f026 0603 	bic.w	r6, r6, #3
 8007f96:	f002 0201 	and.w	r2, r2, #1
 8007f9a:	d11b      	bne.n	8007fd4 <_free_r+0x6c>
 8007f9c:	4406      	add	r6, r0
 8007f9e:	b93a      	cbnz	r2, 8007fb0 <_free_r+0x48>
 8007fa0:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8007fa4:	1a9b      	subs	r3, r3, r2
 8007fa6:	4416      	add	r6, r2
 8007fa8:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8007fac:	60ca      	str	r2, [r1, #12]
 8007fae:	6091      	str	r1, [r2, #8]
 8007fb0:	f046 0201 	orr.w	r2, r6, #1
 8007fb4:	605a      	str	r2, [r3, #4]
 8007fb6:	60ab      	str	r3, [r5, #8]
 8007fb8:	4b48      	ldr	r3, [pc, #288]	@ (80080dc <_free_r+0x174>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	42b3      	cmp	r3, r6
 8007fbe:	d804      	bhi.n	8007fca <_free_r+0x62>
 8007fc0:	4b47      	ldr	r3, [pc, #284]	@ (80080e0 <_free_r+0x178>)
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	6819      	ldr	r1, [r3, #0]
 8007fc6:	f7ff ff79 	bl	8007ebc <_malloc_trim_r>
 8007fca:	4620      	mov	r0, r4
 8007fcc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007fd0:	f7ff bc7c 	b.w	80078cc <__malloc_unlock>
 8007fd4:	f8cc 6004 	str.w	r6, [ip, #4]
 8007fd8:	2a00      	cmp	r2, #0
 8007fda:	d138      	bne.n	800804e <_free_r+0xe6>
 8007fdc:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8007fe0:	f105 0708 	add.w	r7, r5, #8
 8007fe4:	1a5b      	subs	r3, r3, r1
 8007fe6:	4408      	add	r0, r1
 8007fe8:	6899      	ldr	r1, [r3, #8]
 8007fea:	42b9      	cmp	r1, r7
 8007fec:	d031      	beq.n	8008052 <_free_r+0xea>
 8007fee:	68df      	ldr	r7, [r3, #12]
 8007ff0:	60cf      	str	r7, [r1, #12]
 8007ff2:	60b9      	str	r1, [r7, #8]
 8007ff4:	eb0c 0106 	add.w	r1, ip, r6
 8007ff8:	6849      	ldr	r1, [r1, #4]
 8007ffa:	07c9      	lsls	r1, r1, #31
 8007ffc:	d40b      	bmi.n	8008016 <_free_r+0xae>
 8007ffe:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8008002:	4430      	add	r0, r6
 8008004:	bb3a      	cbnz	r2, 8008056 <_free_r+0xee>
 8008006:	4e37      	ldr	r6, [pc, #220]	@ (80080e4 <_free_r+0x17c>)
 8008008:	42b1      	cmp	r1, r6
 800800a:	d124      	bne.n	8008056 <_free_r+0xee>
 800800c:	2201      	movs	r2, #1
 800800e:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8008012:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8008016:	f040 0101 	orr.w	r1, r0, #1
 800801a:	6059      	str	r1, [r3, #4]
 800801c:	5018      	str	r0, [r3, r0]
 800801e:	2a00      	cmp	r2, #0
 8008020:	d1d3      	bne.n	8007fca <_free_r+0x62>
 8008022:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8008026:	d21b      	bcs.n	8008060 <_free_r+0xf8>
 8008028:	2101      	movs	r1, #1
 800802a:	08c2      	lsrs	r2, r0, #3
 800802c:	0940      	lsrs	r0, r0, #5
 800802e:	4081      	lsls	r1, r0
 8008030:	6868      	ldr	r0, [r5, #4]
 8008032:	3201      	adds	r2, #1
 8008034:	4301      	orrs	r1, r0
 8008036:	6069      	str	r1, [r5, #4]
 8008038:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 800803c:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8008040:	3908      	subs	r1, #8
 8008042:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008046:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 800804a:	60c3      	str	r3, [r0, #12]
 800804c:	e7bd      	b.n	8007fca <_free_r+0x62>
 800804e:	2200      	movs	r2, #0
 8008050:	e7d0      	b.n	8007ff4 <_free_r+0x8c>
 8008052:	2201      	movs	r2, #1
 8008054:	e7ce      	b.n	8007ff4 <_free_r+0x8c>
 8008056:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800805a:	60ce      	str	r6, [r1, #12]
 800805c:	60b1      	str	r1, [r6, #8]
 800805e:	e7da      	b.n	8008016 <_free_r+0xae>
 8008060:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8008064:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8008068:	d214      	bcs.n	8008094 <_free_r+0x12c>
 800806a:	0982      	lsrs	r2, r0, #6
 800806c:	3238      	adds	r2, #56	@ 0x38
 800806e:	1c51      	adds	r1, r2, #1
 8008070:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8008074:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8008078:	428e      	cmp	r6, r1
 800807a:	d125      	bne.n	80080c8 <_free_r+0x160>
 800807c:	2001      	movs	r0, #1
 800807e:	1092      	asrs	r2, r2, #2
 8008080:	fa00 f202 	lsl.w	r2, r0, r2
 8008084:	6868      	ldr	r0, [r5, #4]
 8008086:	4302      	orrs	r2, r0
 8008088:	606a      	str	r2, [r5, #4]
 800808a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800808e:	60b3      	str	r3, [r6, #8]
 8008090:	60cb      	str	r3, [r1, #12]
 8008092:	e79a      	b.n	8007fca <_free_r+0x62>
 8008094:	2a14      	cmp	r2, #20
 8008096:	d801      	bhi.n	800809c <_free_r+0x134>
 8008098:	325b      	adds	r2, #91	@ 0x5b
 800809a:	e7e8      	b.n	800806e <_free_r+0x106>
 800809c:	2a54      	cmp	r2, #84	@ 0x54
 800809e:	d802      	bhi.n	80080a6 <_free_r+0x13e>
 80080a0:	0b02      	lsrs	r2, r0, #12
 80080a2:	326e      	adds	r2, #110	@ 0x6e
 80080a4:	e7e3      	b.n	800806e <_free_r+0x106>
 80080a6:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80080aa:	d802      	bhi.n	80080b2 <_free_r+0x14a>
 80080ac:	0bc2      	lsrs	r2, r0, #15
 80080ae:	3277      	adds	r2, #119	@ 0x77
 80080b0:	e7dd      	b.n	800806e <_free_r+0x106>
 80080b2:	f240 5154 	movw	r1, #1364	@ 0x554
 80080b6:	428a      	cmp	r2, r1
 80080b8:	bf96      	itet	ls
 80080ba:	0c82      	lsrls	r2, r0, #18
 80080bc:	227e      	movhi	r2, #126	@ 0x7e
 80080be:	327c      	addls	r2, #124	@ 0x7c
 80080c0:	e7d5      	b.n	800806e <_free_r+0x106>
 80080c2:	6889      	ldr	r1, [r1, #8]
 80080c4:	428e      	cmp	r6, r1
 80080c6:	d004      	beq.n	80080d2 <_free_r+0x16a>
 80080c8:	684a      	ldr	r2, [r1, #4]
 80080ca:	f022 0203 	bic.w	r2, r2, #3
 80080ce:	4282      	cmp	r2, r0
 80080d0:	d8f7      	bhi.n	80080c2 <_free_r+0x15a>
 80080d2:	68ce      	ldr	r6, [r1, #12]
 80080d4:	e7d9      	b.n	800808a <_free_r+0x122>
 80080d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080d8:	20000034 	.word	0x20000034
 80080dc:	20000030 	.word	0x20000030
 80080e0:	20000ce4 	.word	0x20000ce4
 80080e4:	2000003c 	.word	0x2000003c

080080e8 <_svfprintf_r>:
 80080e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ec:	b0d7      	sub	sp, #348	@ 0x15c
 80080ee:	4688      	mov	r8, r1
 80080f0:	4691      	mov	r9, r2
 80080f2:	461e      	mov	r6, r3
 80080f4:	9007      	str	r0, [sp, #28]
 80080f6:	f003 fce9 	bl	800bacc <_localeconv_r>
 80080fa:	6803      	ldr	r3, [r0, #0]
 80080fc:	4618      	mov	r0, r3
 80080fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8008100:	f7f8 f826 	bl	8000150 <strlen>
 8008104:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008108:	9011      	str	r0, [sp, #68]	@ 0x44
 800810a:	0619      	lsls	r1, r3, #24
 800810c:	d515      	bpl.n	800813a <_svfprintf_r+0x52>
 800810e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8008112:	b993      	cbnz	r3, 800813a <_svfprintf_r+0x52>
 8008114:	2140      	movs	r1, #64	@ 0x40
 8008116:	9807      	ldr	r0, [sp, #28]
 8008118:	f7ff f998 	bl	800744c <_malloc_r>
 800811c:	f8c8 0000 	str.w	r0, [r8]
 8008120:	f8c8 0010 	str.w	r0, [r8, #16]
 8008124:	b930      	cbnz	r0, 8008134 <_svfprintf_r+0x4c>
 8008126:	230c      	movs	r3, #12
 8008128:	9a07      	ldr	r2, [sp, #28]
 800812a:	6013      	str	r3, [r2, #0]
 800812c:	f04f 33ff 	mov.w	r3, #4294967295
 8008130:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008132:	e1ef      	b.n	8008514 <_svfprintf_r+0x42c>
 8008134:	2340      	movs	r3, #64	@ 0x40
 8008136:	f8c8 3014 	str.w	r3, [r8, #20]
 800813a:	2300      	movs	r3, #0
 800813c:	2200      	movs	r2, #0
 800813e:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 8008142:	9308      	str	r3, [sp, #32]
 8008144:	2300      	movs	r3, #0
 8008146:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 800814a:	2300      	movs	r3, #0
 800814c:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8008150:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008152:	942a      	str	r4, [sp, #168]	@ 0xa8
 8008154:	930d      	str	r3, [sp, #52]	@ 0x34
 8008156:	9316      	str	r3, [sp, #88]	@ 0x58
 8008158:	931b      	str	r3, [sp, #108]	@ 0x6c
 800815a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800815c:	464b      	mov	r3, r9
 800815e:	461d      	mov	r5, r3
 8008160:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008164:	b10a      	cbz	r2, 800816a <_svfprintf_r+0x82>
 8008166:	2a25      	cmp	r2, #37	@ 0x25
 8008168:	d1f9      	bne.n	800815e <_svfprintf_r+0x76>
 800816a:	ebb5 0709 	subs.w	r7, r5, r9
 800816e:	d00d      	beq.n	800818c <_svfprintf_r+0xa4>
 8008170:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008172:	e9c4 9700 	strd	r9, r7, [r4]
 8008176:	443b      	add	r3, r7
 8008178:	932c      	str	r3, [sp, #176]	@ 0xb0
 800817a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800817c:	3301      	adds	r3, #1
 800817e:	2b07      	cmp	r3, #7
 8008180:	932b      	str	r3, [sp, #172]	@ 0xac
 8008182:	dc75      	bgt.n	8008270 <_svfprintf_r+0x188>
 8008184:	3408      	adds	r4, #8
 8008186:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008188:	443b      	add	r3, r7
 800818a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800818c:	782b      	ldrb	r3, [r5, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	f001 8124 	beq.w	80093dc <_svfprintf_r+0x12f4>
 8008194:	2200      	movs	r2, #0
 8008196:	1c6b      	adds	r3, r5, #1
 8008198:	4693      	mov	fp, r2
 800819a:	f04f 35ff 	mov.w	r5, #4294967295
 800819e:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 80081a2:	9212      	str	r2, [sp, #72]	@ 0x48
 80081a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081a8:	920a      	str	r2, [sp, #40]	@ 0x28
 80081aa:	9310      	str	r3, [sp, #64]	@ 0x40
 80081ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ae:	3b20      	subs	r3, #32
 80081b0:	2b5a      	cmp	r3, #90	@ 0x5a
 80081b2:	f200 8596 	bhi.w	8008ce2 <_svfprintf_r+0xbfa>
 80081b6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80081ba:	009e      	.short	0x009e
 80081bc:	05940594 	.word	0x05940594
 80081c0:	059400a6 	.word	0x059400a6
 80081c4:	05940594 	.word	0x05940594
 80081c8:	05940086 	.word	0x05940086
 80081cc:	00a90594 	.word	0x00a90594
 80081d0:	059400b3 	.word	0x059400b3
 80081d4:	00b500b0 	.word	0x00b500b0
 80081d8:	00ce0594 	.word	0x00ce0594
 80081dc:	00d100d1 	.word	0x00d100d1
 80081e0:	00d100d1 	.word	0x00d100d1
 80081e4:	00d100d1 	.word	0x00d100d1
 80081e8:	00d100d1 	.word	0x00d100d1
 80081ec:	059400d1 	.word	0x059400d1
 80081f0:	05940594 	.word	0x05940594
 80081f4:	05940594 	.word	0x05940594
 80081f8:	05940594 	.word	0x05940594
 80081fc:	05940140 	.word	0x05940140
 8008200:	011100ff 	.word	0x011100ff
 8008204:	01400140 	.word	0x01400140
 8008208:	05940140 	.word	0x05940140
 800820c:	05940594 	.word	0x05940594
 8008210:	00e20594 	.word	0x00e20594
 8008214:	05940594 	.word	0x05940594
 8008218:	0594048f 	.word	0x0594048f
 800821c:	05940594 	.word	0x05940594
 8008220:	059404d7 	.word	0x059404d7
 8008224:	059404f6 	.word	0x059404f6
 8008228:	05180594 	.word	0x05180594
 800822c:	05940594 	.word	0x05940594
 8008230:	05940594 	.word	0x05940594
 8008234:	05940594 	.word	0x05940594
 8008238:	05940594 	.word	0x05940594
 800823c:	05940140 	.word	0x05940140
 8008240:	011300ff 	.word	0x011300ff
 8008244:	01400140 	.word	0x01400140
 8008248:	00e50140 	.word	0x00e50140
 800824c:	00f90113 	.word	0x00f90113
 8008250:	00f20594 	.word	0x00f20594
 8008254:	046c0594 	.word	0x046c0594
 8008258:	04c60491 	.word	0x04c60491
 800825c:	059400f9 	.word	0x059400f9
 8008260:	009c04d7 	.word	0x009c04d7
 8008264:	059404f8 	.word	0x059404f8
 8008268:	00650594 	.word	0x00650594
 800826c:	009c0594 	.word	0x009c0594
 8008270:	4641      	mov	r1, r8
 8008272:	9807      	ldr	r0, [sp, #28]
 8008274:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008276:	f005 f83b 	bl	800d2f0 <__ssprint_r>
 800827a:	2800      	cmp	r0, #0
 800827c:	f040 8145 	bne.w	800850a <_svfprintf_r+0x422>
 8008280:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008282:	e780      	b.n	8008186 <_svfprintf_r+0x9e>
 8008284:	4ba6      	ldr	r3, [pc, #664]	@ (8008520 <_svfprintf_r+0x438>)
 8008286:	931d      	str	r3, [sp, #116]	@ 0x74
 8008288:	f01b 0320 	ands.w	r3, fp, #32
 800828c:	f000 84b0 	beq.w	8008bf0 <_svfprintf_r+0xb08>
 8008290:	3607      	adds	r6, #7
 8008292:	f026 0307 	bic.w	r3, r6, #7
 8008296:	461a      	mov	r2, r3
 8008298:	f852 6b08 	ldr.w	r6, [r2], #8
 800829c:	685f      	ldr	r7, [r3, #4]
 800829e:	920b      	str	r2, [sp, #44]	@ 0x2c
 80082a0:	f01b 0f01 	tst.w	fp, #1
 80082a4:	d00a      	beq.n	80082bc <_svfprintf_r+0x1d4>
 80082a6:	ea56 0307 	orrs.w	r3, r6, r7
 80082aa:	d007      	beq.n	80082bc <_svfprintf_r+0x1d4>
 80082ac:	2330      	movs	r3, #48	@ 0x30
 80082ae:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 80082b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082b4:	f04b 0b02 	orr.w	fp, fp, #2
 80082b8:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 80082bc:	2302      	movs	r3, #2
 80082be:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 80082c2:	f000 bc19 	b.w	8008af8 <_svfprintf_r+0xa10>
 80082c6:	9807      	ldr	r0, [sp, #28]
 80082c8:	f003 fc00 	bl	800bacc <_localeconv_r>
 80082cc:	6843      	ldr	r3, [r0, #4]
 80082ce:	4618      	mov	r0, r3
 80082d0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80082d2:	f7f7 ff3d 	bl	8000150 <strlen>
 80082d6:	9016      	str	r0, [sp, #88]	@ 0x58
 80082d8:	9807      	ldr	r0, [sp, #28]
 80082da:	f003 fbf7 	bl	800bacc <_localeconv_r>
 80082de:	6883      	ldr	r3, [r0, #8]
 80082e0:	930d      	str	r3, [sp, #52]	@ 0x34
 80082e2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80082e4:	b12b      	cbz	r3, 80082f2 <_svfprintf_r+0x20a>
 80082e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082e8:	b11b      	cbz	r3, 80082f2 <_svfprintf_r+0x20a>
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	b10b      	cbz	r3, 80082f2 <_svfprintf_r+0x20a>
 80082ee:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 80082f2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082f4:	e756      	b.n	80081a4 <_svfprintf_r+0xbc>
 80082f6:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1f9      	bne.n	80082f2 <_svfprintf_r+0x20a>
 80082fe:	2320      	movs	r3, #32
 8008300:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008304:	e7f5      	b.n	80082f2 <_svfprintf_r+0x20a>
 8008306:	f04b 0b01 	orr.w	fp, fp, #1
 800830a:	e7f2      	b.n	80082f2 <_svfprintf_r+0x20a>
 800830c:	f856 3b04 	ldr.w	r3, [r6], #4
 8008310:	2b00      	cmp	r3, #0
 8008312:	9312      	str	r3, [sp, #72]	@ 0x48
 8008314:	daed      	bge.n	80082f2 <_svfprintf_r+0x20a>
 8008316:	425b      	negs	r3, r3
 8008318:	9312      	str	r3, [sp, #72]	@ 0x48
 800831a:	f04b 0b04 	orr.w	fp, fp, #4
 800831e:	e7e8      	b.n	80082f2 <_svfprintf_r+0x20a>
 8008320:	232b      	movs	r3, #43	@ 0x2b
 8008322:	e7ed      	b.n	8008300 <_svfprintf_r+0x218>
 8008324:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008326:	f813 2b01 	ldrb.w	r2, [r3], #1
 800832a:	2a2a      	cmp	r2, #42	@ 0x2a
 800832c:	920a      	str	r2, [sp, #40]	@ 0x28
 800832e:	d10f      	bne.n	8008350 <_svfprintf_r+0x268>
 8008330:	f856 5b04 	ldr.w	r5, [r6], #4
 8008334:	9310      	str	r3, [sp, #64]	@ 0x40
 8008336:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 800833a:	e7da      	b.n	80082f2 <_svfprintf_r+0x20a>
 800833c:	fb01 2505 	mla	r5, r1, r5, r2
 8008340:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008344:	920a      	str	r2, [sp, #40]	@ 0x28
 8008346:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008348:	3a30      	subs	r2, #48	@ 0x30
 800834a:	2a09      	cmp	r2, #9
 800834c:	d9f6      	bls.n	800833c <_svfprintf_r+0x254>
 800834e:	e72c      	b.n	80081aa <_svfprintf_r+0xc2>
 8008350:	2500      	movs	r5, #0
 8008352:	210a      	movs	r1, #10
 8008354:	e7f7      	b.n	8008346 <_svfprintf_r+0x25e>
 8008356:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 800835a:	e7ca      	b.n	80082f2 <_svfprintf_r+0x20a>
 800835c:	2200      	movs	r2, #0
 800835e:	210a      	movs	r1, #10
 8008360:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008362:	9212      	str	r2, [sp, #72]	@ 0x48
 8008364:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008366:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008368:	3a30      	subs	r2, #48	@ 0x30
 800836a:	fb01 2200 	mla	r2, r1, r0, r2
 800836e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008370:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008374:	920a      	str	r2, [sp, #40]	@ 0x28
 8008376:	3a30      	subs	r2, #48	@ 0x30
 8008378:	2a09      	cmp	r2, #9
 800837a:	d9f3      	bls.n	8008364 <_svfprintf_r+0x27c>
 800837c:	e715      	b.n	80081aa <_svfprintf_r+0xc2>
 800837e:	f04b 0b08 	orr.w	fp, fp, #8
 8008382:	e7b6      	b.n	80082f2 <_svfprintf_r+0x20a>
 8008384:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	2b68      	cmp	r3, #104	@ 0x68
 800838a:	bf01      	itttt	eq
 800838c:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 800838e:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8008392:	3301      	addeq	r3, #1
 8008394:	9310      	streq	r3, [sp, #64]	@ 0x40
 8008396:	bf18      	it	ne
 8008398:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 800839c:	e7a9      	b.n	80082f2 <_svfprintf_r+0x20a>
 800839e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	2b6c      	cmp	r3, #108	@ 0x6c
 80083a4:	d105      	bne.n	80083b2 <_svfprintf_r+0x2ca>
 80083a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80083a8:	3301      	adds	r3, #1
 80083aa:	9310      	str	r3, [sp, #64]	@ 0x40
 80083ac:	f04b 0b20 	orr.w	fp, fp, #32
 80083b0:	e79f      	b.n	80082f2 <_svfprintf_r+0x20a>
 80083b2:	f04b 0b10 	orr.w	fp, fp, #16
 80083b6:	e79c      	b.n	80082f2 <_svfprintf_r+0x20a>
 80083b8:	4632      	mov	r2, r6
 80083ba:	f852 3b04 	ldr.w	r3, [r2], #4
 80083be:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80083c2:	2300      	movs	r3, #0
 80083c4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80083c6:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80083ca:	469a      	mov	sl, r3
 80083cc:	2501      	movs	r5, #1
 80083ce:	461f      	mov	r7, r3
 80083d0:	461e      	mov	r6, r3
 80083d2:	9314      	str	r3, [sp, #80]	@ 0x50
 80083d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80083d6:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 80083da:	e1cd      	b.n	8008778 <_svfprintf_r+0x690>
 80083dc:	f04b 0b10 	orr.w	fp, fp, #16
 80083e0:	f01b 0f20 	tst.w	fp, #32
 80083e4:	d011      	beq.n	800840a <_svfprintf_r+0x322>
 80083e6:	3607      	adds	r6, #7
 80083e8:	f026 0307 	bic.w	r3, r6, #7
 80083ec:	461a      	mov	r2, r3
 80083ee:	f852 6b08 	ldr.w	r6, [r2], #8
 80083f2:	685f      	ldr	r7, [r3, #4]
 80083f4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80083f6:	2f00      	cmp	r7, #0
 80083f8:	da05      	bge.n	8008406 <_svfprintf_r+0x31e>
 80083fa:	232d      	movs	r3, #45	@ 0x2d
 80083fc:	4276      	negs	r6, r6
 80083fe:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008402:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008406:	2301      	movs	r3, #1
 8008408:	e379      	b.n	8008afe <_svfprintf_r+0xa16>
 800840a:	4633      	mov	r3, r6
 800840c:	f853 7b04 	ldr.w	r7, [r3], #4
 8008410:	f01b 0f10 	tst.w	fp, #16
 8008414:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008416:	d002      	beq.n	800841e <_svfprintf_r+0x336>
 8008418:	463e      	mov	r6, r7
 800841a:	17ff      	asrs	r7, r7, #31
 800841c:	e7eb      	b.n	80083f6 <_svfprintf_r+0x30e>
 800841e:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8008422:	d003      	beq.n	800842c <_svfprintf_r+0x344>
 8008424:	b23e      	sxth	r6, r7
 8008426:	f347 37c0 	sbfx	r7, r7, #15, #1
 800842a:	e7e4      	b.n	80083f6 <_svfprintf_r+0x30e>
 800842c:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8008430:	d0f2      	beq.n	8008418 <_svfprintf_r+0x330>
 8008432:	b27e      	sxtb	r6, r7
 8008434:	f347 17c0 	sbfx	r7, r7, #7, #1
 8008438:	e7dd      	b.n	80083f6 <_svfprintf_r+0x30e>
 800843a:	3607      	adds	r6, #7
 800843c:	f026 0307 	bic.w	r3, r6, #7
 8008440:	4619      	mov	r1, r3
 8008442:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008446:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 800844a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800844c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800844e:	931e      	str	r3, [sp, #120]	@ 0x78
 8008450:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008452:	f04f 32ff 	mov.w	r2, #4294967295
 8008456:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800845a:	931f      	str	r3, [sp, #124]	@ 0x7c
 800845c:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8008460:	4b30      	ldr	r3, [pc, #192]	@ (8008524 <_svfprintf_r+0x43c>)
 8008462:	f7f8 fad3 	bl	8000a0c <__aeabi_dcmpun>
 8008466:	bb08      	cbnz	r0, 80084ac <_svfprintf_r+0x3c4>
 8008468:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 800846c:	f04f 32ff 	mov.w	r2, #4294967295
 8008470:	4b2c      	ldr	r3, [pc, #176]	@ (8008524 <_svfprintf_r+0x43c>)
 8008472:	f7f8 faad 	bl	80009d0 <__aeabi_dcmple>
 8008476:	b9c8      	cbnz	r0, 80084ac <_svfprintf_r+0x3c4>
 8008478:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800847c:	2200      	movs	r2, #0
 800847e:	2300      	movs	r3, #0
 8008480:	f7f8 fa9c 	bl	80009bc <__aeabi_dcmplt>
 8008484:	b110      	cbz	r0, 800848c <_svfprintf_r+0x3a4>
 8008486:	232d      	movs	r3, #45	@ 0x2d
 8008488:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800848c:	4a26      	ldr	r2, [pc, #152]	@ (8008528 <_svfprintf_r+0x440>)
 800848e:	4b27      	ldr	r3, [pc, #156]	@ (800852c <_svfprintf_r+0x444>)
 8008490:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008492:	f04f 0a00 	mov.w	sl, #0
 8008496:	2947      	cmp	r1, #71	@ 0x47
 8008498:	bfd4      	ite	le
 800849a:	4691      	movle	r9, r2
 800849c:	4699      	movgt	r9, r3
 800849e:	2503      	movs	r5, #3
 80084a0:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 80084a4:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 80084a8:	f000 bfd0 	b.w	800944c <_svfprintf_r+0x1364>
 80084ac:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80084b0:	4610      	mov	r0, r2
 80084b2:	4619      	mov	r1, r3
 80084b4:	f7f8 faaa 	bl	8000a0c <__aeabi_dcmpun>
 80084b8:	4682      	mov	sl, r0
 80084ba:	b140      	cbz	r0, 80084ce <_svfprintf_r+0x3e6>
 80084bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084be:	4a1c      	ldr	r2, [pc, #112]	@ (8008530 <_svfprintf_r+0x448>)
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	bfbc      	itt	lt
 80084c4:	232d      	movlt	r3, #45	@ 0x2d
 80084c6:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 80084ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008534 <_svfprintf_r+0x44c>)
 80084cc:	e7e0      	b.n	8008490 <_svfprintf_r+0x3a8>
 80084ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084d0:	2b61      	cmp	r3, #97	@ 0x61
 80084d2:	d023      	beq.n	800851c <_svfprintf_r+0x434>
 80084d4:	2b41      	cmp	r3, #65	@ 0x41
 80084d6:	d12f      	bne.n	8008538 <_svfprintf_r+0x450>
 80084d8:	2358      	movs	r3, #88	@ 0x58
 80084da:	2230      	movs	r2, #48	@ 0x30
 80084dc:	2d63      	cmp	r5, #99	@ 0x63
 80084de:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 80084e2:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 80084e6:	f04b 0b02 	orr.w	fp, fp, #2
 80084ea:	f340 80a8 	ble.w	800863e <_svfprintf_r+0x556>
 80084ee:	9807      	ldr	r0, [sp, #28]
 80084f0:	1c69      	adds	r1, r5, #1
 80084f2:	f7fe ffab 	bl	800744c <_malloc_r>
 80084f6:	4681      	mov	r9, r0
 80084f8:	2800      	cmp	r0, #0
 80084fa:	f040 80a5 	bne.w	8008648 <_svfprintf_r+0x560>
 80084fe:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008506:	f8a8 300c 	strh.w	r3, [r8, #12]
 800850a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800850e:	065b      	lsls	r3, r3, #25
 8008510:	f53f ae0c 	bmi.w	800812c <_svfprintf_r+0x44>
 8008514:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8008516:	b057      	add	sp, #348	@ 0x15c
 8008518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800851c:	2378      	movs	r3, #120	@ 0x78
 800851e:	e7dc      	b.n	80084da <_svfprintf_r+0x3f2>
 8008520:	0800dda0 	.word	0x0800dda0
 8008524:	7fefffff 	.word	0x7fefffff
 8008528:	0800dd90 	.word	0x0800dd90
 800852c:	0800dd94 	.word	0x0800dd94
 8008530:	0800dd98 	.word	0x0800dd98
 8008534:	0800dd9c 	.word	0x0800dd9c
 8008538:	1c6a      	adds	r2, r5, #1
 800853a:	f000 8087 	beq.w	800864c <_svfprintf_r+0x564>
 800853e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008540:	f023 0320 	bic.w	r3, r3, #32
 8008544:	2b47      	cmp	r3, #71	@ 0x47
 8008546:	d102      	bne.n	800854e <_svfprintf_r+0x466>
 8008548:	b90d      	cbnz	r5, 800854e <_svfprintf_r+0x466>
 800854a:	46aa      	mov	sl, r5
 800854c:	2501      	movs	r5, #1
 800854e:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 8008552:	9315      	str	r3, [sp, #84]	@ 0x54
 8008554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008556:	2b00      	cmp	r3, #0
 8008558:	da7a      	bge.n	8008650 <_svfprintf_r+0x568>
 800855a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800855c:	9318      	str	r3, [sp, #96]	@ 0x60
 800855e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008560:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008564:	9319      	str	r3, [sp, #100]	@ 0x64
 8008566:	232d      	movs	r3, #45	@ 0x2d
 8008568:	9320      	str	r3, [sp, #128]	@ 0x80
 800856a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800856c:	f023 0320 	bic.w	r3, r3, #32
 8008570:	2b41      	cmp	r3, #65	@ 0x41
 8008572:	930c      	str	r3, [sp, #48]	@ 0x30
 8008574:	f040 81d6 	bne.w	8008924 <_svfprintf_r+0x83c>
 8008578:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 800857c:	aa24      	add	r2, sp, #144	@ 0x90
 800857e:	f003 fafb 	bl	800bb78 <frexp>
 8008582:	2200      	movs	r2, #0
 8008584:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8008588:	f7f7 ffa6 	bl	80004d8 <__aeabi_dmul>
 800858c:	4602      	mov	r2, r0
 800858e:	460b      	mov	r3, r1
 8008590:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008594:	2200      	movs	r2, #0
 8008596:	2300      	movs	r3, #0
 8008598:	f7f8 fa06 	bl	80009a8 <__aeabi_dcmpeq>
 800859c:	b108      	cbz	r0, 80085a2 <_svfprintf_r+0x4ba>
 800859e:	2301      	movs	r3, #1
 80085a0:	9324      	str	r3, [sp, #144]	@ 0x90
 80085a2:	4a2f      	ldr	r2, [pc, #188]	@ (8008660 <_svfprintf_r+0x578>)
 80085a4:	4b2f      	ldr	r3, [pc, #188]	@ (8008664 <_svfprintf_r+0x57c>)
 80085a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085a8:	464e      	mov	r6, r9
 80085aa:	2961      	cmp	r1, #97	@ 0x61
 80085ac:	bf18      	it	ne
 80085ae:	461a      	movne	r2, r3
 80085b0:	1e6f      	subs	r7, r5, #1
 80085b2:	9214      	str	r2, [sp, #80]	@ 0x50
 80085b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085b8:	2200      	movs	r2, #0
 80085ba:	4b2b      	ldr	r3, [pc, #172]	@ (8008668 <_svfprintf_r+0x580>)
 80085bc:	f7f7 ff8c 	bl	80004d8 <__aeabi_dmul>
 80085c0:	4602      	mov	r2, r0
 80085c2:	460b      	mov	r3, r1
 80085c4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80085c8:	f7f8 fa36 	bl	8000a38 <__aeabi_d2iz>
 80085cc:	9017      	str	r0, [sp, #92]	@ 0x5c
 80085ce:	f7f7 ff19 	bl	8000404 <__aeabi_i2d>
 80085d2:	4602      	mov	r2, r0
 80085d4:	460b      	mov	r3, r1
 80085d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085da:	f7f7 fdc5 	bl	8000168 <__aeabi_dsub>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80085e6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80085e8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80085ea:	5c9b      	ldrb	r3, [r3, r2]
 80085ec:	f806 3b01 	strb.w	r3, [r6], #1
 80085f0:	1c7b      	adds	r3, r7, #1
 80085f2:	d006      	beq.n	8008602 <_svfprintf_r+0x51a>
 80085f4:	1e7b      	subs	r3, r7, #1
 80085f6:	9321      	str	r3, [sp, #132]	@ 0x84
 80085f8:	2200      	movs	r2, #0
 80085fa:	2300      	movs	r3, #0
 80085fc:	f7f8 f9d4 	bl	80009a8 <__aeabi_dcmpeq>
 8008600:	b360      	cbz	r0, 800865c <_svfprintf_r+0x574>
 8008602:	2200      	movs	r2, #0
 8008604:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008608:	4b18      	ldr	r3, [pc, #96]	@ (800866c <_svfprintf_r+0x584>)
 800860a:	f7f8 f9f5 	bl	80009f8 <__aeabi_dcmpgt>
 800860e:	bb78      	cbnz	r0, 8008670 <_svfprintf_r+0x588>
 8008610:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008614:	2200      	movs	r2, #0
 8008616:	4b15      	ldr	r3, [pc, #84]	@ (800866c <_svfprintf_r+0x584>)
 8008618:	f7f8 f9c6 	bl	80009a8 <__aeabi_dcmpeq>
 800861c:	b110      	cbz	r0, 8008624 <_svfprintf_r+0x53c>
 800861e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008620:	07da      	lsls	r2, r3, #31
 8008622:	d425      	bmi.n	8008670 <_svfprintf_r+0x588>
 8008624:	4633      	mov	r3, r6
 8008626:	2030      	movs	r0, #48	@ 0x30
 8008628:	19f1      	adds	r1, r6, r7
 800862a:	1aca      	subs	r2, r1, r3
 800862c:	2a00      	cmp	r2, #0
 800862e:	f280 8176 	bge.w	800891e <_svfprintf_r+0x836>
 8008632:	1c7b      	adds	r3, r7, #1
 8008634:	3701      	adds	r7, #1
 8008636:	bfb8      	it	lt
 8008638:	2300      	movlt	r3, #0
 800863a:	441e      	add	r6, r3
 800863c:	e02c      	b.n	8008698 <_svfprintf_r+0x5b0>
 800863e:	f04f 0a00 	mov.w	sl, #0
 8008642:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 8008646:	e782      	b.n	800854e <_svfprintf_r+0x466>
 8008648:	4682      	mov	sl, r0
 800864a:	e780      	b.n	800854e <_svfprintf_r+0x466>
 800864c:	2506      	movs	r5, #6
 800864e:	e77e      	b.n	800854e <_svfprintf_r+0x466>
 8008650:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008654:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8008658:	2300      	movs	r3, #0
 800865a:	e785      	b.n	8008568 <_svfprintf_r+0x480>
 800865c:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800865e:	e7a9      	b.n	80085b4 <_svfprintf_r+0x4cc>
 8008660:	0800dda0 	.word	0x0800dda0
 8008664:	0800ddb1 	.word	0x0800ddb1
 8008668:	40300000 	.word	0x40300000
 800866c:	3fe00000 	.word	0x3fe00000
 8008670:	2030      	movs	r0, #48	@ 0x30
 8008672:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008674:	9628      	str	r6, [sp, #160]	@ 0xa0
 8008676:	7bd9      	ldrb	r1, [r3, #15]
 8008678:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800867a:	1e53      	subs	r3, r2, #1
 800867c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800867e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008682:	428b      	cmp	r3, r1
 8008684:	f000 8148 	beq.w	8008918 <_svfprintf_r+0x830>
 8008688:	2b39      	cmp	r3, #57	@ 0x39
 800868a:	bf0b      	itete	eq
 800868c:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 800868e:	3301      	addne	r3, #1
 8008690:	7a9b      	ldrbeq	r3, [r3, #10]
 8008692:	b2db      	uxtbne	r3, r3
 8008694:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008698:	eba6 0309 	sub.w	r3, r6, r9
 800869c:	9308      	str	r3, [sp, #32]
 800869e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086a0:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 80086a2:	2b47      	cmp	r3, #71	@ 0x47
 80086a4:	f040 8187 	bne.w	80089b6 <_svfprintf_r+0x8ce>
 80086a8:	1cf3      	adds	r3, r6, #3
 80086aa:	db02      	blt.n	80086b2 <_svfprintf_r+0x5ca>
 80086ac:	42ae      	cmp	r6, r5
 80086ae:	f340 81a5 	ble.w	80089fc <_svfprintf_r+0x914>
 80086b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086b4:	3b02      	subs	r3, #2
 80086b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80086b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80086ba:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 80086be:	f021 0120 	bic.w	r1, r1, #32
 80086c2:	2941      	cmp	r1, #65	@ 0x41
 80086c4:	bf08      	it	eq
 80086c6:	320f      	addeq	r2, #15
 80086c8:	f106 33ff 	add.w	r3, r6, #4294967295
 80086cc:	bf06      	itte	eq
 80086ce:	b2d2      	uxtbeq	r2, r2
 80086d0:	2101      	moveq	r1, #1
 80086d2:	2100      	movne	r1, #0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 80086da:	bfb4      	ite	lt
 80086dc:	222d      	movlt	r2, #45	@ 0x2d
 80086de:	222b      	movge	r2, #43	@ 0x2b
 80086e0:	9324      	str	r3, [sp, #144]	@ 0x90
 80086e2:	bfb8      	it	lt
 80086e4:	f1c6 0301 	rsblt	r3, r6, #1
 80086e8:	2b09      	cmp	r3, #9
 80086ea:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 80086ee:	f340 8178 	ble.w	80089e2 <_svfprintf_r+0x8fa>
 80086f2:	260a      	movs	r6, #10
 80086f4:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 80086f8:	fbb3 f5f6 	udiv	r5, r3, r6
 80086fc:	4602      	mov	r2, r0
 80086fe:	fb06 3115 	mls	r1, r6, r5, r3
 8008702:	3130      	adds	r1, #48	@ 0x30
 8008704:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008708:	4619      	mov	r1, r3
 800870a:	2963      	cmp	r1, #99	@ 0x63
 800870c:	462b      	mov	r3, r5
 800870e:	f100 30ff 	add.w	r0, r0, #4294967295
 8008712:	dcf1      	bgt.n	80086f8 <_svfprintf_r+0x610>
 8008714:	3330      	adds	r3, #48	@ 0x30
 8008716:	1e91      	subs	r1, r2, #2
 8008718:	f800 3c01 	strb.w	r3, [r0, #-1]
 800871c:	460b      	mov	r3, r1
 800871e:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 8008722:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8008726:	4283      	cmp	r3, r0
 8008728:	f0c0 8156 	bcc.w	80089d8 <_svfprintf_r+0x8f0>
 800872c:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 8008730:	1a9b      	subs	r3, r3, r2
 8008732:	4281      	cmp	r1, r0
 8008734:	bf88      	it	hi
 8008736:	2300      	movhi	r3, #0
 8008738:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 800873c:	441a      	add	r2, r3
 800873e:	ab26      	add	r3, sp, #152	@ 0x98
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	9a08      	ldr	r2, [sp, #32]
 8008744:	931c      	str	r3, [sp, #112]	@ 0x70
 8008746:	2a01      	cmp	r2, #1
 8008748:	eb03 0502 	add.w	r5, r3, r2
 800874c:	dc02      	bgt.n	8008754 <_svfprintf_r+0x66c>
 800874e:	f01b 0f01 	tst.w	fp, #1
 8008752:	d001      	beq.n	8008758 <_svfprintf_r+0x670>
 8008754:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008756:	441d      	add	r5, r3
 8008758:	2700      	movs	r7, #0
 800875a:	463e      	mov	r6, r7
 800875c:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8008760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008764:	9315      	str	r3, [sp, #84]	@ 0x54
 8008766:	970c      	str	r7, [sp, #48]	@ 0x30
 8008768:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800876a:	2b00      	cmp	r3, #0
 800876c:	f040 818d 	bne.w	8008a8a <_svfprintf_r+0x9a2>
 8008770:	2300      	movs	r3, #0
 8008772:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8008776:	9314      	str	r3, [sp, #80]	@ 0x50
 8008778:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800877a:	42ab      	cmp	r3, r5
 800877c:	bfb8      	it	lt
 800877e:	462b      	movlt	r3, r5
 8008780:	9315      	str	r3, [sp, #84]	@ 0x54
 8008782:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8008786:	b113      	cbz	r3, 800878e <_svfprintf_r+0x6a6>
 8008788:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800878a:	3301      	adds	r3, #1
 800878c:	9315      	str	r3, [sp, #84]	@ 0x54
 800878e:	f01b 0302 	ands.w	r3, fp, #2
 8008792:	9320      	str	r3, [sp, #128]	@ 0x80
 8008794:	bf1e      	ittt	ne
 8008796:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8008798:	3302      	addne	r3, #2
 800879a:	9315      	strne	r3, [sp, #84]	@ 0x54
 800879c:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 80087a0:	9321      	str	r3, [sp, #132]	@ 0x84
 80087a2:	d121      	bne.n	80087e8 <_svfprintf_r+0x700>
 80087a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80087a6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80087a8:	1a9b      	subs	r3, r3, r2
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	9317      	str	r3, [sp, #92]	@ 0x5c
 80087ae:	dd1b      	ble.n	80087e8 <_svfprintf_r+0x700>
 80087b0:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 80087b4:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80087b6:	3201      	adds	r2, #1
 80087b8:	2810      	cmp	r0, #16
 80087ba:	489d      	ldr	r0, [pc, #628]	@ (8008a30 <_svfprintf_r+0x948>)
 80087bc:	f104 0108 	add.w	r1, r4, #8
 80087c0:	6020      	str	r0, [r4, #0]
 80087c2:	f300 829a 	bgt.w	8008cfa <_svfprintf_r+0xc12>
 80087c6:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80087c8:	2a07      	cmp	r2, #7
 80087ca:	4403      	add	r3, r0
 80087cc:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80087d0:	6060      	str	r0, [r4, #4]
 80087d2:	f340 82a7 	ble.w	8008d24 <_svfprintf_r+0xc3c>
 80087d6:	4641      	mov	r1, r8
 80087d8:	9807      	ldr	r0, [sp, #28]
 80087da:	aa2a      	add	r2, sp, #168	@ 0xa8
 80087dc:	f004 fd88 	bl	800d2f0 <__ssprint_r>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	f040 85d9 	bne.w	8009398 <_svfprintf_r+0x12b0>
 80087e6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80087e8:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 80087ec:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80087ee:	b16a      	cbz	r2, 800880c <_svfprintf_r+0x724>
 80087f0:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 80087f4:	6022      	str	r2, [r4, #0]
 80087f6:	2201      	movs	r2, #1
 80087f8:	4413      	add	r3, r2
 80087fa:	932c      	str	r3, [sp, #176]	@ 0xb0
 80087fc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80087fe:	6062      	str	r2, [r4, #4]
 8008800:	4413      	add	r3, r2
 8008802:	2b07      	cmp	r3, #7
 8008804:	932b      	str	r3, [sp, #172]	@ 0xac
 8008806:	f300 828f 	bgt.w	8008d28 <_svfprintf_r+0xc40>
 800880a:	3408      	adds	r4, #8
 800880c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800880e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008810:	b162      	cbz	r2, 800882c <_svfprintf_r+0x744>
 8008812:	aa23      	add	r2, sp, #140	@ 0x8c
 8008814:	6022      	str	r2, [r4, #0]
 8008816:	2202      	movs	r2, #2
 8008818:	4413      	add	r3, r2
 800881a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800881c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800881e:	6062      	str	r2, [r4, #4]
 8008820:	3301      	adds	r3, #1
 8008822:	2b07      	cmp	r3, #7
 8008824:	932b      	str	r3, [sp, #172]	@ 0xac
 8008826:	f300 8289 	bgt.w	8008d3c <_svfprintf_r+0xc54>
 800882a:	3408      	adds	r4, #8
 800882c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800882e:	2b80      	cmp	r3, #128	@ 0x80
 8008830:	d121      	bne.n	8008876 <_svfprintf_r+0x78e>
 8008832:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008834:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008836:	1a9b      	subs	r3, r3, r2
 8008838:	2b00      	cmp	r3, #0
 800883a:	9317      	str	r3, [sp, #92]	@ 0x5c
 800883c:	dd1b      	ble.n	8008876 <_svfprintf_r+0x78e>
 800883e:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8008842:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8008844:	3201      	adds	r2, #1
 8008846:	2810      	cmp	r0, #16
 8008848:	487a      	ldr	r0, [pc, #488]	@ (8008a34 <_svfprintf_r+0x94c>)
 800884a:	f104 0108 	add.w	r1, r4, #8
 800884e:	6020      	str	r0, [r4, #0]
 8008850:	f300 827e 	bgt.w	8008d50 <_svfprintf_r+0xc68>
 8008854:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8008856:	2a07      	cmp	r2, #7
 8008858:	4403      	add	r3, r0
 800885a:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800885e:	6060      	str	r0, [r4, #4]
 8008860:	f340 828b 	ble.w	8008d7a <_svfprintf_r+0xc92>
 8008864:	4641      	mov	r1, r8
 8008866:	9807      	ldr	r0, [sp, #28]
 8008868:	aa2a      	add	r2, sp, #168	@ 0xa8
 800886a:	f004 fd41 	bl	800d2f0 <__ssprint_r>
 800886e:	2800      	cmp	r0, #0
 8008870:	f040 8592 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008874:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008876:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008878:	1b5b      	subs	r3, r3, r5
 800887a:	2b00      	cmp	r3, #0
 800887c:	9314      	str	r3, [sp, #80]	@ 0x50
 800887e:	dd1b      	ble.n	80088b8 <_svfprintf_r+0x7d0>
 8008880:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8008884:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8008886:	3201      	adds	r2, #1
 8008888:	2810      	cmp	r0, #16
 800888a:	486a      	ldr	r0, [pc, #424]	@ (8008a34 <_svfprintf_r+0x94c>)
 800888c:	f104 0108 	add.w	r1, r4, #8
 8008890:	6020      	str	r0, [r4, #0]
 8008892:	f300 8274 	bgt.w	8008d7e <_svfprintf_r+0xc96>
 8008896:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8008898:	2a07      	cmp	r2, #7
 800889a:	4403      	add	r3, r0
 800889c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80088a0:	6060      	str	r0, [r4, #4]
 80088a2:	f340 8281 	ble.w	8008da8 <_svfprintf_r+0xcc0>
 80088a6:	4641      	mov	r1, r8
 80088a8:	9807      	ldr	r0, [sp, #28]
 80088aa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80088ac:	f004 fd20 	bl	800d2f0 <__ssprint_r>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	f040 8571 	bne.w	8009398 <_svfprintf_r+0x12b0>
 80088b6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80088b8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80088ba:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 80088be:	9314      	str	r3, [sp, #80]	@ 0x50
 80088c0:	f040 8278 	bne.w	8008db4 <_svfprintf_r+0xccc>
 80088c4:	e9c4 9500 	strd	r9, r5, [r4]
 80088c8:	441d      	add	r5, r3
 80088ca:	952c      	str	r5, [sp, #176]	@ 0xb0
 80088cc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80088ce:	3301      	adds	r3, #1
 80088d0:	2b07      	cmp	r3, #7
 80088d2:	932b      	str	r3, [sp, #172]	@ 0xac
 80088d4:	f300 82b4 	bgt.w	8008e40 <_svfprintf_r+0xd58>
 80088d8:	3408      	adds	r4, #8
 80088da:	f01b 0f04 	tst.w	fp, #4
 80088de:	f040 853d 	bne.w	800935c <_svfprintf_r+0x1274>
 80088e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 80088e6:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80088e8:	428a      	cmp	r2, r1
 80088ea:	bfac      	ite	ge
 80088ec:	189b      	addge	r3, r3, r2
 80088ee:	185b      	addlt	r3, r3, r1
 80088f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088f2:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80088f4:	b13b      	cbz	r3, 8008906 <_svfprintf_r+0x81e>
 80088f6:	4641      	mov	r1, r8
 80088f8:	9807      	ldr	r0, [sp, #28]
 80088fa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80088fc:	f004 fcf8 	bl	800d2f0 <__ssprint_r>
 8008900:	2800      	cmp	r0, #0
 8008902:	f040 8549 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008906:	2300      	movs	r3, #0
 8008908:	932b      	str	r3, [sp, #172]	@ 0xac
 800890a:	f1ba 0f00 	cmp.w	sl, #0
 800890e:	f040 855f 	bne.w	80093d0 <_svfprintf_r+0x12e8>
 8008912:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008914:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008916:	e0c6      	b.n	8008aa6 <_svfprintf_r+0x9be>
 8008918:	f802 0c01 	strb.w	r0, [r2, #-1]
 800891c:	e6ac      	b.n	8008678 <_svfprintf_r+0x590>
 800891e:	f803 0b01 	strb.w	r0, [r3], #1
 8008922:	e682      	b.n	800862a <_svfprintf_r+0x542>
 8008924:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008926:	2b46      	cmp	r3, #70	@ 0x46
 8008928:	d004      	beq.n	8008934 <_svfprintf_r+0x84c>
 800892a:	2b45      	cmp	r3, #69	@ 0x45
 800892c:	d11c      	bne.n	8008968 <_svfprintf_r+0x880>
 800892e:	1c6e      	adds	r6, r5, #1
 8008930:	2302      	movs	r3, #2
 8008932:	e001      	b.n	8008938 <_svfprintf_r+0x850>
 8008934:	462e      	mov	r6, r5
 8008936:	2303      	movs	r3, #3
 8008938:	aa28      	add	r2, sp, #160	@ 0xa0
 800893a:	9204      	str	r2, [sp, #16]
 800893c:	aa25      	add	r2, sp, #148	@ 0x94
 800893e:	9203      	str	r2, [sp, #12]
 8008940:	aa24      	add	r2, sp, #144	@ 0x90
 8008942:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8008946:	9300      	str	r3, [sp, #0]
 8008948:	9807      	ldr	r0, [sp, #28]
 800894a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 800894e:	f003 fa0f 	bl	800bd70 <_dtoa_r>
 8008952:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008954:	4681      	mov	r9, r0
 8008956:	2b47      	cmp	r3, #71	@ 0x47
 8008958:	d119      	bne.n	800898e <_svfprintf_r+0x8a6>
 800895a:	f01b 0f01 	tst.w	fp, #1
 800895e:	d105      	bne.n	800896c <_svfprintf_r+0x884>
 8008960:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008962:	eba3 0309 	sub.w	r3, r3, r9
 8008966:	e699      	b.n	800869c <_svfprintf_r+0x5b4>
 8008968:	462e      	mov	r6, r5
 800896a:	e7e1      	b.n	8008930 <_svfprintf_r+0x848>
 800896c:	1987      	adds	r7, r0, r6
 800896e:	2200      	movs	r2, #0
 8008970:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8008974:	2300      	movs	r3, #0
 8008976:	f7f8 f817 	bl	80009a8 <__aeabi_dcmpeq>
 800897a:	b100      	cbz	r0, 800897e <_svfprintf_r+0x896>
 800897c:	9728      	str	r7, [sp, #160]	@ 0xa0
 800897e:	2230      	movs	r2, #48	@ 0x30
 8008980:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008982:	429f      	cmp	r7, r3
 8008984:	d9ec      	bls.n	8008960 <_svfprintf_r+0x878>
 8008986:	1c59      	adds	r1, r3, #1
 8008988:	9128      	str	r1, [sp, #160]	@ 0xa0
 800898a:	701a      	strb	r2, [r3, #0]
 800898c:	e7f8      	b.n	8008980 <_svfprintf_r+0x898>
 800898e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008990:	1987      	adds	r7, r0, r6
 8008992:	2b46      	cmp	r3, #70	@ 0x46
 8008994:	d1eb      	bne.n	800896e <_svfprintf_r+0x886>
 8008996:	7803      	ldrb	r3, [r0, #0]
 8008998:	2b30      	cmp	r3, #48	@ 0x30
 800899a:	d109      	bne.n	80089b0 <_svfprintf_r+0x8c8>
 800899c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 80089a0:	2200      	movs	r2, #0
 80089a2:	2300      	movs	r3, #0
 80089a4:	f7f8 f800 	bl	80009a8 <__aeabi_dcmpeq>
 80089a8:	b910      	cbnz	r0, 80089b0 <_svfprintf_r+0x8c8>
 80089aa:	f1c6 0601 	rsb	r6, r6, #1
 80089ae:	9624      	str	r6, [sp, #144]	@ 0x90
 80089b0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80089b2:	441f      	add	r7, r3
 80089b4:	e7db      	b.n	800896e <_svfprintf_r+0x886>
 80089b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089b8:	2b46      	cmp	r3, #70	@ 0x46
 80089ba:	f47f ae7d 	bne.w	80086b8 <_svfprintf_r+0x5d0>
 80089be:	f00b 0301 	and.w	r3, fp, #1
 80089c2:	2e00      	cmp	r6, #0
 80089c4:	ea43 0305 	orr.w	r3, r3, r5
 80089c8:	dd25      	ble.n	8008a16 <_svfprintf_r+0x92e>
 80089ca:	b37b      	cbz	r3, 8008a2c <_svfprintf_r+0x944>
 80089cc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80089ce:	18f3      	adds	r3, r6, r3
 80089d0:	441d      	add	r5, r3
 80089d2:	2366      	movs	r3, #102	@ 0x66
 80089d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80089d6:	e032      	b.n	8008a3e <_svfprintf_r+0x956>
 80089d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80089dc:	f805 6f01 	strb.w	r6, [r5, #1]!
 80089e0:	e6a1      	b.n	8008726 <_svfprintf_r+0x63e>
 80089e2:	b941      	cbnz	r1, 80089f6 <_svfprintf_r+0x90e>
 80089e4:	2230      	movs	r2, #48	@ 0x30
 80089e6:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 80089ea:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 80089ee:	3330      	adds	r3, #48	@ 0x30
 80089f0:	f802 3b01 	strb.w	r3, [r2], #1
 80089f4:	e6a3      	b.n	800873e <_svfprintf_r+0x656>
 80089f6:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 80089fa:	e7f8      	b.n	80089ee <_svfprintf_r+0x906>
 80089fc:	9b08      	ldr	r3, [sp, #32]
 80089fe:	429e      	cmp	r6, r3
 8008a00:	da0d      	bge.n	8008a1e <_svfprintf_r+0x936>
 8008a02:	9b08      	ldr	r3, [sp, #32]
 8008a04:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a06:	2e00      	cmp	r6, #0
 8008a08:	eb03 0502 	add.w	r5, r3, r2
 8008a0c:	dc0c      	bgt.n	8008a28 <_svfprintf_r+0x940>
 8008a0e:	f1c6 0301 	rsb	r3, r6, #1
 8008a12:	441d      	add	r5, r3
 8008a14:	e008      	b.n	8008a28 <_svfprintf_r+0x940>
 8008a16:	b17b      	cbz	r3, 8008a38 <_svfprintf_r+0x950>
 8008a18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	e7d8      	b.n	80089d0 <_svfprintf_r+0x8e8>
 8008a1e:	f01b 0f01 	tst.w	fp, #1
 8008a22:	d01f      	beq.n	8008a64 <_svfprintf_r+0x97c>
 8008a24:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008a26:	18f5      	adds	r5, r6, r3
 8008a28:	2367      	movs	r3, #103	@ 0x67
 8008a2a:	e7d3      	b.n	80089d4 <_svfprintf_r+0x8ec>
 8008a2c:	4635      	mov	r5, r6
 8008a2e:	e7d0      	b.n	80089d2 <_svfprintf_r+0x8ea>
 8008a30:	0800ddd4 	.word	0x0800ddd4
 8008a34:	0800ddc4 	.word	0x0800ddc4
 8008a38:	2366      	movs	r3, #102	@ 0x66
 8008a3a:	2501      	movs	r5, #1
 8008a3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a3e:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 8008a42:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a44:	d01f      	beq.n	8008a86 <_svfprintf_r+0x99e>
 8008a46:	2700      	movs	r7, #0
 8008a48:	2e00      	cmp	r6, #0
 8008a4a:	970c      	str	r7, [sp, #48]	@ 0x30
 8008a4c:	f77f ae8c 	ble.w	8008768 <_svfprintf_r+0x680>
 8008a50:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a52:	781b      	ldrb	r3, [r3, #0]
 8008a54:	2bff      	cmp	r3, #255	@ 0xff
 8008a56:	d107      	bne.n	8008a68 <_svfprintf_r+0x980>
 8008a58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a5a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008a5c:	443b      	add	r3, r7
 8008a5e:	fb02 5503 	mla	r5, r2, r3, r5
 8008a62:	e681      	b.n	8008768 <_svfprintf_r+0x680>
 8008a64:	4635      	mov	r5, r6
 8008a66:	e7df      	b.n	8008a28 <_svfprintf_r+0x940>
 8008a68:	42b3      	cmp	r3, r6
 8008a6a:	daf5      	bge.n	8008a58 <_svfprintf_r+0x970>
 8008a6c:	1af6      	subs	r6, r6, r3
 8008a6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a70:	785b      	ldrb	r3, [r3, #1]
 8008a72:	b133      	cbz	r3, 8008a82 <_svfprintf_r+0x99a>
 8008a74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a76:	3301      	adds	r3, #1
 8008a78:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a7c:	3301      	adds	r3, #1
 8008a7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008a80:	e7e6      	b.n	8008a50 <_svfprintf_r+0x968>
 8008a82:	3701      	adds	r7, #1
 8008a84:	e7e4      	b.n	8008a50 <_svfprintf_r+0x968>
 8008a86:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8008a88:	e66e      	b.n	8008768 <_svfprintf_r+0x680>
 8008a8a:	232d      	movs	r3, #45	@ 0x2d
 8008a8c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008a90:	e66e      	b.n	8008770 <_svfprintf_r+0x688>
 8008a92:	f01b 0f20 	tst.w	fp, #32
 8008a96:	d00a      	beq.n	8008aae <_svfprintf_r+0x9c6>
 8008a98:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008a9a:	6833      	ldr	r3, [r6, #0]
 8008a9c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008a9e:	17d2      	asrs	r2, r2, #31
 8008aa0:	e9c3 1200 	strd	r1, r2, [r3]
 8008aa4:	3604      	adds	r6, #4
 8008aa6:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 8008aaa:	f7ff bb57 	b.w	800815c <_svfprintf_r+0x74>
 8008aae:	f01b 0f10 	tst.w	fp, #16
 8008ab2:	d003      	beq.n	8008abc <_svfprintf_r+0x9d4>
 8008ab4:	6833      	ldr	r3, [r6, #0]
 8008ab6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008ab8:	601a      	str	r2, [r3, #0]
 8008aba:	e7f3      	b.n	8008aa4 <_svfprintf_r+0x9bc>
 8008abc:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8008ac0:	d003      	beq.n	8008aca <_svfprintf_r+0x9e2>
 8008ac2:	6833      	ldr	r3, [r6, #0]
 8008ac4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008ac6:	801a      	strh	r2, [r3, #0]
 8008ac8:	e7ec      	b.n	8008aa4 <_svfprintf_r+0x9bc>
 8008aca:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8008ace:	d0f1      	beq.n	8008ab4 <_svfprintf_r+0x9cc>
 8008ad0:	6833      	ldr	r3, [r6, #0]
 8008ad2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008ad4:	701a      	strb	r2, [r3, #0]
 8008ad6:	e7e5      	b.n	8008aa4 <_svfprintf_r+0x9bc>
 8008ad8:	f04b 0b10 	orr.w	fp, fp, #16
 8008adc:	f01b 0320 	ands.w	r3, fp, #32
 8008ae0:	d01e      	beq.n	8008b20 <_svfprintf_r+0xa38>
 8008ae2:	3607      	adds	r6, #7
 8008ae4:	f026 0307 	bic.w	r3, r6, #7
 8008ae8:	461a      	mov	r2, r3
 8008aea:	f852 6b08 	ldr.w	r6, [r2], #8
 8008aee:	685f      	ldr	r7, [r3, #4]
 8008af0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008af2:	2300      	movs	r3, #0
 8008af4:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8008af8:	2200      	movs	r2, #0
 8008afa:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8008afe:	1c68      	adds	r0, r5, #1
 8008b00:	f000 8477 	beq.w	80093f2 <_svfprintf_r+0x130a>
 8008b04:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8008b08:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b0a:	ea56 0207 	orrs.w	r2, r6, r7
 8008b0e:	f040 8476 	bne.w	80093fe <_svfprintf_r+0x1316>
 8008b12:	2d00      	cmp	r5, #0
 8008b14:	f000 80dc 	beq.w	8008cd0 <_svfprintf_r+0xbe8>
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	f040 8473 	bne.w	8009404 <_svfprintf_r+0x131c>
 8008b1e:	e081      	b.n	8008c24 <_svfprintf_r+0xb3c>
 8008b20:	4632      	mov	r2, r6
 8008b22:	f852 6b04 	ldr.w	r6, [r2], #4
 8008b26:	f01b 0710 	ands.w	r7, fp, #16
 8008b2a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008b2c:	d001      	beq.n	8008b32 <_svfprintf_r+0xa4a>
 8008b2e:	461f      	mov	r7, r3
 8008b30:	e7df      	b.n	8008af2 <_svfprintf_r+0xa0a>
 8008b32:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8008b36:	d001      	beq.n	8008b3c <_svfprintf_r+0xa54>
 8008b38:	b2b6      	uxth	r6, r6
 8008b3a:	e7da      	b.n	8008af2 <_svfprintf_r+0xa0a>
 8008b3c:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8008b40:	d0d7      	beq.n	8008af2 <_svfprintf_r+0xa0a>
 8008b42:	b2f6      	uxtb	r6, r6
 8008b44:	e7f3      	b.n	8008b2e <_svfprintf_r+0xa46>
 8008b46:	4633      	mov	r3, r6
 8008b48:	f853 6b04 	ldr.w	r6, [r3], #4
 8008b4c:	2278      	movs	r2, #120	@ 0x78
 8008b4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b50:	f647 0330 	movw	r3, #30768	@ 0x7830
 8008b54:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8008b58:	4b94      	ldr	r3, [pc, #592]	@ (8008dac <_svfprintf_r+0xcc4>)
 8008b5a:	2700      	movs	r7, #0
 8008b5c:	931d      	str	r3, [sp, #116]	@ 0x74
 8008b5e:	f04b 0b02 	orr.w	fp, fp, #2
 8008b62:	2302      	movs	r3, #2
 8008b64:	920a      	str	r2, [sp, #40]	@ 0x28
 8008b66:	e7c7      	b.n	8008af8 <_svfprintf_r+0xa10>
 8008b68:	4633      	mov	r3, r6
 8008b6a:	2600      	movs	r6, #0
 8008b6c:	f853 9b04 	ldr.w	r9, [r3], #4
 8008b70:	1c6f      	adds	r7, r5, #1
 8008b72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b74:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8008b78:	d00f      	beq.n	8008b9a <_svfprintf_r+0xab2>
 8008b7a:	462a      	mov	r2, r5
 8008b7c:	4631      	mov	r1, r6
 8008b7e:	4648      	mov	r0, r9
 8008b80:	f002 ffde 	bl	800bb40 <memchr>
 8008b84:	4682      	mov	sl, r0
 8008b86:	2800      	cmp	r0, #0
 8008b88:	f43f ac8c 	beq.w	80084a4 <_svfprintf_r+0x3bc>
 8008b8c:	46b2      	mov	sl, r6
 8008b8e:	4637      	mov	r7, r6
 8008b90:	eba0 0509 	sub.w	r5, r0, r9
 8008b94:	9614      	str	r6, [sp, #80]	@ 0x50
 8008b96:	960c      	str	r6, [sp, #48]	@ 0x30
 8008b98:	e5ee      	b.n	8008778 <_svfprintf_r+0x690>
 8008b9a:	4648      	mov	r0, r9
 8008b9c:	f7f7 fad8 	bl	8000150 <strlen>
 8008ba0:	46b2      	mov	sl, r6
 8008ba2:	4605      	mov	r5, r0
 8008ba4:	e47e      	b.n	80084a4 <_svfprintf_r+0x3bc>
 8008ba6:	f04b 0b10 	orr.w	fp, fp, #16
 8008baa:	f01b 0320 	ands.w	r3, fp, #32
 8008bae:	d009      	beq.n	8008bc4 <_svfprintf_r+0xadc>
 8008bb0:	3607      	adds	r6, #7
 8008bb2:	f026 0307 	bic.w	r3, r6, #7
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	f852 6b08 	ldr.w	r6, [r2], #8
 8008bbc:	685f      	ldr	r7, [r3, #4]
 8008bbe:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e799      	b.n	8008af8 <_svfprintf_r+0xa10>
 8008bc4:	4632      	mov	r2, r6
 8008bc6:	f852 6b04 	ldr.w	r6, [r2], #4
 8008bca:	f01b 0710 	ands.w	r7, fp, #16
 8008bce:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008bd0:	d001      	beq.n	8008bd6 <_svfprintf_r+0xaee>
 8008bd2:	461f      	mov	r7, r3
 8008bd4:	e7f4      	b.n	8008bc0 <_svfprintf_r+0xad8>
 8008bd6:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8008bda:	d001      	beq.n	8008be0 <_svfprintf_r+0xaf8>
 8008bdc:	b2b6      	uxth	r6, r6
 8008bde:	e7ef      	b.n	8008bc0 <_svfprintf_r+0xad8>
 8008be0:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8008be4:	d0ec      	beq.n	8008bc0 <_svfprintf_r+0xad8>
 8008be6:	b2f6      	uxtb	r6, r6
 8008be8:	e7f3      	b.n	8008bd2 <_svfprintf_r+0xaea>
 8008bea:	4b71      	ldr	r3, [pc, #452]	@ (8008db0 <_svfprintf_r+0xcc8>)
 8008bec:	f7ff bb4b 	b.w	8008286 <_svfprintf_r+0x19e>
 8008bf0:	4632      	mov	r2, r6
 8008bf2:	f852 6b04 	ldr.w	r6, [r2], #4
 8008bf6:	f01b 0710 	ands.w	r7, fp, #16
 8008bfa:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008bfc:	d002      	beq.n	8008c04 <_svfprintf_r+0xb1c>
 8008bfe:	461f      	mov	r7, r3
 8008c00:	f7ff bb4e 	b.w	80082a0 <_svfprintf_r+0x1b8>
 8008c04:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8008c08:	d002      	beq.n	8008c10 <_svfprintf_r+0xb28>
 8008c0a:	b2b6      	uxth	r6, r6
 8008c0c:	f7ff bb48 	b.w	80082a0 <_svfprintf_r+0x1b8>
 8008c10:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8008c14:	f43f ab44 	beq.w	80082a0 <_svfprintf_r+0x1b8>
 8008c18:	b2f6      	uxtb	r6, r6
 8008c1a:	e7f0      	b.n	8008bfe <_svfprintf_r+0xb16>
 8008c1c:	2e0a      	cmp	r6, #10
 8008c1e:	f177 0300 	sbcs.w	r3, r7, #0
 8008c22:	d207      	bcs.n	8008c34 <_svfprintf_r+0xb4c>
 8008c24:	3630      	adds	r6, #48	@ 0x30
 8008c26:	b2f6      	uxtb	r6, r6
 8008c28:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 8008c2c:	f20d 1957 	addw	r9, sp, #343	@ 0x157
 8008c30:	f000 bc04 	b.w	800943c <_svfprintf_r+0x1354>
 8008c34:	2300      	movs	r3, #0
 8008c36:	9308      	str	r3, [sp, #32]
 8008c38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c3a:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 8008c3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c42:	9314      	str	r3, [sp, #80]	@ 0x50
 8008c44:	220a      	movs	r2, #10
 8008c46:	2300      	movs	r3, #0
 8008c48:	4630      	mov	r0, r6
 8008c4a:	4639      	mov	r1, r7
 8008c4c:	f7f7 ff6c 	bl	8000b28 <__aeabi_uldivmod>
 8008c50:	3230      	adds	r2, #48	@ 0x30
 8008c52:	f80a 2c01 	strb.w	r2, [sl, #-1]
 8008c56:	9a08      	ldr	r2, [sp, #32]
 8008c58:	4683      	mov	fp, r0
 8008c5a:	3201      	adds	r2, #1
 8008c5c:	9208      	str	r2, [sp, #32]
 8008c5e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008c60:	460b      	mov	r3, r1
 8008c62:	f10a 39ff 	add.w	r9, sl, #4294967295
 8008c66:	b1e2      	cbz	r2, 8008ca2 <_svfprintf_r+0xbba>
 8008c68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c6a:	9908      	ldr	r1, [sp, #32]
 8008c6c:	7812      	ldrb	r2, [r2, #0]
 8008c6e:	4291      	cmp	r1, r2
 8008c70:	d117      	bne.n	8008ca2 <_svfprintf_r+0xbba>
 8008c72:	29ff      	cmp	r1, #255	@ 0xff
 8008c74:	d015      	beq.n	8008ca2 <_svfprintf_r+0xbba>
 8008c76:	2e0a      	cmp	r6, #10
 8008c78:	f177 0200 	sbcs.w	r2, r7, #0
 8008c7c:	d311      	bcc.n	8008ca2 <_svfprintf_r+0xbba>
 8008c7e:	9308      	str	r3, [sp, #32]
 8008c80:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008c82:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8008c84:	eba9 0903 	sub.w	r9, r9, r3
 8008c88:	461a      	mov	r2, r3
 8008c8a:	4648      	mov	r0, r9
 8008c8c:	f002 ff04 	bl	800ba98 <strncpy>
 8008c90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c92:	785a      	ldrb	r2, [r3, #1]
 8008c94:	9b08      	ldr	r3, [sp, #32]
 8008c96:	b11a      	cbz	r2, 8008ca0 <_svfprintf_r+0xbb8>
 8008c98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c9a:	3201      	adds	r2, #1
 8008c9c:	920d      	str	r2, [sp, #52]	@ 0x34
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	9208      	str	r2, [sp, #32]
 8008ca2:	2e0a      	cmp	r6, #10
 8008ca4:	f177 0700 	sbcs.w	r7, r7, #0
 8008ca8:	f0c0 83c8 	bcc.w	800943c <_svfprintf_r+0x1354>
 8008cac:	465e      	mov	r6, fp
 8008cae:	461f      	mov	r7, r3
 8008cb0:	46ca      	mov	sl, r9
 8008cb2:	e7c7      	b.n	8008c44 <_svfprintf_r+0xb5c>
 8008cb4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008cb6:	f006 030f 	and.w	r3, r6, #15
 8008cba:	5cd3      	ldrb	r3, [r2, r3]
 8008cbc:	0936      	lsrs	r6, r6, #4
 8008cbe:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8008cc2:	093f      	lsrs	r7, r7, #4
 8008cc4:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008cc8:	ea56 0307 	orrs.w	r3, r6, r7
 8008ccc:	d1f2      	bne.n	8008cb4 <_svfprintf_r+0xbcc>
 8008cce:	e3b5      	b.n	800943c <_svfprintf_r+0x1354>
 8008cd0:	b923      	cbnz	r3, 8008cdc <_svfprintf_r+0xbf4>
 8008cd2:	f01b 0f01 	tst.w	fp, #1
 8008cd6:	d001      	beq.n	8008cdc <_svfprintf_r+0xbf4>
 8008cd8:	2630      	movs	r6, #48	@ 0x30
 8008cda:	e7a5      	b.n	8008c28 <_svfprintf_r+0xb40>
 8008cdc:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8008ce0:	e3ac      	b.n	800943c <_svfprintf_r+0x1354>
 8008ce2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f000 8379 	beq.w	80093dc <_svfprintf_r+0x12f4>
 8008cea:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8008cee:	2300      	movs	r3, #0
 8008cf0:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008cf2:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8008cf6:	f7ff bb68 	b.w	80083ca <_svfprintf_r+0x2e2>
 8008cfa:	2010      	movs	r0, #16
 8008cfc:	2a07      	cmp	r2, #7
 8008cfe:	4403      	add	r3, r0
 8008d00:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008d04:	6060      	str	r0, [r4, #4]
 8008d06:	dd08      	ble.n	8008d1a <_svfprintf_r+0xc32>
 8008d08:	4641      	mov	r1, r8
 8008d0a:	9807      	ldr	r0, [sp, #28]
 8008d0c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008d0e:	f004 faef 	bl	800d2f0 <__ssprint_r>
 8008d12:	2800      	cmp	r0, #0
 8008d14:	f040 8340 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008d18:	a92d      	add	r1, sp, #180	@ 0xb4
 8008d1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d1c:	460c      	mov	r4, r1
 8008d1e:	3b10      	subs	r3, #16
 8008d20:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008d22:	e545      	b.n	80087b0 <_svfprintf_r+0x6c8>
 8008d24:	460c      	mov	r4, r1
 8008d26:	e55f      	b.n	80087e8 <_svfprintf_r+0x700>
 8008d28:	4641      	mov	r1, r8
 8008d2a:	9807      	ldr	r0, [sp, #28]
 8008d2c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008d2e:	f004 fadf 	bl	800d2f0 <__ssprint_r>
 8008d32:	2800      	cmp	r0, #0
 8008d34:	f040 8330 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008d38:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008d3a:	e567      	b.n	800880c <_svfprintf_r+0x724>
 8008d3c:	4641      	mov	r1, r8
 8008d3e:	9807      	ldr	r0, [sp, #28]
 8008d40:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008d42:	f004 fad5 	bl	800d2f0 <__ssprint_r>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	f040 8326 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008d4c:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008d4e:	e56d      	b.n	800882c <_svfprintf_r+0x744>
 8008d50:	2010      	movs	r0, #16
 8008d52:	2a07      	cmp	r2, #7
 8008d54:	4403      	add	r3, r0
 8008d56:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008d5a:	6060      	str	r0, [r4, #4]
 8008d5c:	dd08      	ble.n	8008d70 <_svfprintf_r+0xc88>
 8008d5e:	4641      	mov	r1, r8
 8008d60:	9807      	ldr	r0, [sp, #28]
 8008d62:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008d64:	f004 fac4 	bl	800d2f0 <__ssprint_r>
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	f040 8315 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008d6e:	a92d      	add	r1, sp, #180	@ 0xb4
 8008d70:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d72:	460c      	mov	r4, r1
 8008d74:	3b10      	subs	r3, #16
 8008d76:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008d78:	e561      	b.n	800883e <_svfprintf_r+0x756>
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	e57b      	b.n	8008876 <_svfprintf_r+0x78e>
 8008d7e:	2010      	movs	r0, #16
 8008d80:	2a07      	cmp	r2, #7
 8008d82:	4403      	add	r3, r0
 8008d84:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8008d88:	6060      	str	r0, [r4, #4]
 8008d8a:	dd08      	ble.n	8008d9e <_svfprintf_r+0xcb6>
 8008d8c:	4641      	mov	r1, r8
 8008d8e:	9807      	ldr	r0, [sp, #28]
 8008d90:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008d92:	f004 faad 	bl	800d2f0 <__ssprint_r>
 8008d96:	2800      	cmp	r0, #0
 8008d98:	f040 82fe 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008d9c:	a92d      	add	r1, sp, #180	@ 0xb4
 8008d9e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008da0:	460c      	mov	r4, r1
 8008da2:	3b10      	subs	r3, #16
 8008da4:	9314      	str	r3, [sp, #80]	@ 0x50
 8008da6:	e56b      	b.n	8008880 <_svfprintf_r+0x798>
 8008da8:	460c      	mov	r4, r1
 8008daa:	e585      	b.n	80088b8 <_svfprintf_r+0x7d0>
 8008dac:	0800dda0 	.word	0x0800dda0
 8008db0:	0800ddb1 	.word	0x0800ddb1
 8008db4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008db6:	2b65      	cmp	r3, #101	@ 0x65
 8008db8:	f340 8234 	ble.w	8009224 <_svfprintf_r+0x113c>
 8008dbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	f7f7 fdf0 	bl	80009a8 <__aeabi_dcmpeq>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d069      	beq.n	8008ea0 <_svfprintf_r+0xdb8>
 8008dcc:	4b6e      	ldr	r3, [pc, #440]	@ (8008f88 <_svfprintf_r+0xea0>)
 8008dce:	6023      	str	r3, [r4, #0]
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	6063      	str	r3, [r4, #4]
 8008dd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008dda:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008ddc:	3301      	adds	r3, #1
 8008dde:	2b07      	cmp	r3, #7
 8008de0:	932b      	str	r3, [sp, #172]	@ 0xac
 8008de2:	dc37      	bgt.n	8008e54 <_svfprintf_r+0xd6c>
 8008de4:	3408      	adds	r4, #8
 8008de6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008de8:	9a08      	ldr	r2, [sp, #32]
 8008dea:	4293      	cmp	r3, r2
 8008dec:	db03      	blt.n	8008df6 <_svfprintf_r+0xd0e>
 8008dee:	f01b 0f01 	tst.w	fp, #1
 8008df2:	f43f ad72 	beq.w	80088da <_svfprintf_r+0x7f2>
 8008df6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008df8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008dfa:	6023      	str	r3, [r4, #0]
 8008dfc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008dfe:	6063      	str	r3, [r4, #4]
 8008e00:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008e02:	4413      	add	r3, r2
 8008e04:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008e06:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008e08:	3301      	adds	r3, #1
 8008e0a:	2b07      	cmp	r3, #7
 8008e0c:	932b      	str	r3, [sp, #172]	@ 0xac
 8008e0e:	dc2b      	bgt.n	8008e68 <_svfprintf_r+0xd80>
 8008e10:	3408      	adds	r4, #8
 8008e12:	9b08      	ldr	r3, [sp, #32]
 8008e14:	1e5d      	subs	r5, r3, #1
 8008e16:	2d00      	cmp	r5, #0
 8008e18:	f77f ad5f 	ble.w	80088da <_svfprintf_r+0x7f2>
 8008e1c:	2710      	movs	r7, #16
 8008e1e:	4e5b      	ldr	r6, [pc, #364]	@ (8008f8c <_svfprintf_r+0xea4>)
 8008e20:	2d10      	cmp	r5, #16
 8008e22:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8008e26:	f104 0108 	add.w	r1, r4, #8
 8008e2a:	f103 0301 	add.w	r3, r3, #1
 8008e2e:	6026      	str	r6, [r4, #0]
 8008e30:	dc24      	bgt.n	8008e7c <_svfprintf_r+0xd94>
 8008e32:	6065      	str	r5, [r4, #4]
 8008e34:	2b07      	cmp	r3, #7
 8008e36:	4415      	add	r5, r2
 8008e38:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8008e3c:	f340 828b 	ble.w	8009356 <_svfprintf_r+0x126e>
 8008e40:	4641      	mov	r1, r8
 8008e42:	9807      	ldr	r0, [sp, #28]
 8008e44:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008e46:	f004 fa53 	bl	800d2f0 <__ssprint_r>
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	f040 82a4 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008e50:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008e52:	e542      	b.n	80088da <_svfprintf_r+0x7f2>
 8008e54:	4641      	mov	r1, r8
 8008e56:	9807      	ldr	r0, [sp, #28]
 8008e58:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008e5a:	f004 fa49 	bl	800d2f0 <__ssprint_r>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	f040 829a 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008e64:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008e66:	e7be      	b.n	8008de6 <_svfprintf_r+0xcfe>
 8008e68:	4641      	mov	r1, r8
 8008e6a:	9807      	ldr	r0, [sp, #28]
 8008e6c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008e6e:	f004 fa3f 	bl	800d2f0 <__ssprint_r>
 8008e72:	2800      	cmp	r0, #0
 8008e74:	f040 8290 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008e78:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008e7a:	e7ca      	b.n	8008e12 <_svfprintf_r+0xd2a>
 8008e7c:	3210      	adds	r2, #16
 8008e7e:	2b07      	cmp	r3, #7
 8008e80:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8008e84:	6067      	str	r7, [r4, #4]
 8008e86:	dd08      	ble.n	8008e9a <_svfprintf_r+0xdb2>
 8008e88:	4641      	mov	r1, r8
 8008e8a:	9807      	ldr	r0, [sp, #28]
 8008e8c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008e8e:	f004 fa2f 	bl	800d2f0 <__ssprint_r>
 8008e92:	2800      	cmp	r0, #0
 8008e94:	f040 8280 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008e98:	a92d      	add	r1, sp, #180	@ 0xb4
 8008e9a:	460c      	mov	r4, r1
 8008e9c:	3d10      	subs	r5, #16
 8008e9e:	e7bf      	b.n	8008e20 <_svfprintf_r+0xd38>
 8008ea0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	dc74      	bgt.n	8008f90 <_svfprintf_r+0xea8>
 8008ea6:	4b38      	ldr	r3, [pc, #224]	@ (8008f88 <_svfprintf_r+0xea0>)
 8008ea8:	6023      	str	r3, [r4, #0]
 8008eaa:	2301      	movs	r3, #1
 8008eac:	6063      	str	r3, [r4, #4]
 8008eae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008eb4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	2b07      	cmp	r3, #7
 8008eba:	932b      	str	r3, [sp, #172]	@ 0xac
 8008ebc:	dc3d      	bgt.n	8008f3a <_svfprintf_r+0xe52>
 8008ebe:	3408      	adds	r4, #8
 8008ec0:	9908      	ldr	r1, [sp, #32]
 8008ec2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008ec4:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8008ec6:	430b      	orrs	r3, r1
 8008ec8:	f00b 0101 	and.w	r1, fp, #1
 8008ecc:	430b      	orrs	r3, r1
 8008ece:	f43f ad04 	beq.w	80088da <_svfprintf_r+0x7f2>
 8008ed2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008ed4:	6023      	str	r3, [r4, #0]
 8008ed6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008ed8:	441a      	add	r2, r3
 8008eda:	6063      	str	r3, [r4, #4]
 8008edc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008ede:	922c      	str	r2, [sp, #176]	@ 0xb0
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	2b07      	cmp	r3, #7
 8008ee4:	932b      	str	r3, [sp, #172]	@ 0xac
 8008ee6:	dc32      	bgt.n	8008f4e <_svfprintf_r+0xe66>
 8008ee8:	3408      	adds	r4, #8
 8008eea:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8008eec:	2d00      	cmp	r5, #0
 8008eee:	da1b      	bge.n	8008f28 <_svfprintf_r+0xe40>
 8008ef0:	4623      	mov	r3, r4
 8008ef2:	2710      	movs	r7, #16
 8008ef4:	4e25      	ldr	r6, [pc, #148]	@ (8008f8c <_svfprintf_r+0xea4>)
 8008ef6:	426d      	negs	r5, r5
 8008ef8:	2d10      	cmp	r5, #16
 8008efa:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 8008efe:	f104 0408 	add.w	r4, r4, #8
 8008f02:	f102 0201 	add.w	r2, r2, #1
 8008f06:	601e      	str	r6, [r3, #0]
 8008f08:	dc2b      	bgt.n	8008f62 <_svfprintf_r+0xe7a>
 8008f0a:	605d      	str	r5, [r3, #4]
 8008f0c:	2a07      	cmp	r2, #7
 8008f0e:	440d      	add	r5, r1
 8008f10:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 8008f14:	dd08      	ble.n	8008f28 <_svfprintf_r+0xe40>
 8008f16:	4641      	mov	r1, r8
 8008f18:	9807      	ldr	r0, [sp, #28]
 8008f1a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008f1c:	f004 f9e8 	bl	800d2f0 <__ssprint_r>
 8008f20:	2800      	cmp	r0, #0
 8008f22:	f040 8239 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008f26:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008f28:	9b08      	ldr	r3, [sp, #32]
 8008f2a:	9a08      	ldr	r2, [sp, #32]
 8008f2c:	6063      	str	r3, [r4, #4]
 8008f2e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008f30:	f8c4 9000 	str.w	r9, [r4]
 8008f34:	4413      	add	r3, r2
 8008f36:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008f38:	e4c8      	b.n	80088cc <_svfprintf_r+0x7e4>
 8008f3a:	4641      	mov	r1, r8
 8008f3c:	9807      	ldr	r0, [sp, #28]
 8008f3e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008f40:	f004 f9d6 	bl	800d2f0 <__ssprint_r>
 8008f44:	2800      	cmp	r0, #0
 8008f46:	f040 8227 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008f4a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008f4c:	e7b8      	b.n	8008ec0 <_svfprintf_r+0xdd8>
 8008f4e:	4641      	mov	r1, r8
 8008f50:	9807      	ldr	r0, [sp, #28]
 8008f52:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008f54:	f004 f9cc 	bl	800d2f0 <__ssprint_r>
 8008f58:	2800      	cmp	r0, #0
 8008f5a:	f040 821d 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008f5e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008f60:	e7c3      	b.n	8008eea <_svfprintf_r+0xe02>
 8008f62:	3110      	adds	r1, #16
 8008f64:	2a07      	cmp	r2, #7
 8008f66:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8008f6a:	605f      	str	r7, [r3, #4]
 8008f6c:	dd08      	ble.n	8008f80 <_svfprintf_r+0xe98>
 8008f6e:	4641      	mov	r1, r8
 8008f70:	9807      	ldr	r0, [sp, #28]
 8008f72:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008f74:	f004 f9bc 	bl	800d2f0 <__ssprint_r>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	f040 820d 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008f7e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008f80:	4623      	mov	r3, r4
 8008f82:	3d10      	subs	r5, #16
 8008f84:	e7b8      	b.n	8008ef8 <_svfprintf_r+0xe10>
 8008f86:	bf00      	nop
 8008f88:	0800ddc2 	.word	0x0800ddc2
 8008f8c:	0800ddc4 	.word	0x0800ddc4
 8008f90:	9b08      	ldr	r3, [sp, #32]
 8008f92:	444b      	add	r3, r9
 8008f94:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f96:	9b08      	ldr	r3, [sp, #32]
 8008f98:	42b3      	cmp	r3, r6
 8008f9a:	bfa8      	it	ge
 8008f9c:	4633      	movge	r3, r6
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	461d      	mov	r5, r3
 8008fa2:	dd0b      	ble.n	8008fbc <_svfprintf_r+0xed4>
 8008fa4:	e9c4 9300 	strd	r9, r3, [r4]
 8008fa8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008faa:	442b      	add	r3, r5
 8008fac:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008fae:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	2b07      	cmp	r3, #7
 8008fb4:	932b      	str	r3, [sp, #172]	@ 0xac
 8008fb6:	f300 8082 	bgt.w	80090be <_svfprintf_r+0xfd6>
 8008fba:	3408      	adds	r4, #8
 8008fbc:	2d00      	cmp	r5, #0
 8008fbe:	bfb4      	ite	lt
 8008fc0:	4635      	movlt	r5, r6
 8008fc2:	1b75      	subge	r5, r6, r5
 8008fc4:	2d00      	cmp	r5, #0
 8008fc6:	dd19      	ble.n	8008ffc <_svfprintf_r+0xf14>
 8008fc8:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8008fcc:	4894      	ldr	r0, [pc, #592]	@ (8009220 <_svfprintf_r+0x1138>)
 8008fce:	2d10      	cmp	r5, #16
 8008fd0:	f103 0301 	add.w	r3, r3, #1
 8008fd4:	f104 0108 	add.w	r1, r4, #8
 8008fd8:	6020      	str	r0, [r4, #0]
 8008fda:	dc7a      	bgt.n	80090d2 <_svfprintf_r+0xfea>
 8008fdc:	6065      	str	r5, [r4, #4]
 8008fde:	2b07      	cmp	r3, #7
 8008fe0:	4415      	add	r5, r2
 8008fe2:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8008fe6:	f340 8087 	ble.w	80090f8 <_svfprintf_r+0x1010>
 8008fea:	4641      	mov	r1, r8
 8008fec:	9807      	ldr	r0, [sp, #28]
 8008fee:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008ff0:	f004 f97e 	bl	800d2f0 <__ssprint_r>
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	f040 81cf 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8008ffa:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008ffc:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 8009000:	444e      	add	r6, r9
 8009002:	d008      	beq.n	8009016 <_svfprintf_r+0xf2e>
 8009004:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009006:	2b00      	cmp	r3, #0
 8009008:	d178      	bne.n	80090fc <_svfprintf_r+0x1014>
 800900a:	2f00      	cmp	r7, #0
 800900c:	d178      	bne.n	8009100 <_svfprintf_r+0x1018>
 800900e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009010:	429e      	cmp	r6, r3
 8009012:	bf28      	it	cs
 8009014:	461e      	movcs	r6, r3
 8009016:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009018:	9a08      	ldr	r2, [sp, #32]
 800901a:	4293      	cmp	r3, r2
 800901c:	db02      	blt.n	8009024 <_svfprintf_r+0xf3c>
 800901e:	f01b 0f01 	tst.w	fp, #1
 8009022:	d00e      	beq.n	8009042 <_svfprintf_r+0xf5a>
 8009024:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009026:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009028:	6023      	str	r3, [r4, #0]
 800902a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800902c:	6063      	str	r3, [r4, #4]
 800902e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009030:	4413      	add	r3, r2
 8009032:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009034:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009036:	3301      	adds	r3, #1
 8009038:	2b07      	cmp	r3, #7
 800903a:	932b      	str	r3, [sp, #172]	@ 0xac
 800903c:	f300 80db 	bgt.w	80091f6 <_svfprintf_r+0x110e>
 8009040:	3408      	adds	r4, #8
 8009042:	9b08      	ldr	r3, [sp, #32]
 8009044:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 8009046:	1bdf      	subs	r7, r3, r7
 8009048:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800904a:	1b9b      	subs	r3, r3, r6
 800904c:	429f      	cmp	r7, r3
 800904e:	bfa8      	it	ge
 8009050:	461f      	movge	r7, r3
 8009052:	2f00      	cmp	r7, #0
 8009054:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009056:	dd0a      	ble.n	800906e <_svfprintf_r+0xf86>
 8009058:	443b      	add	r3, r7
 800905a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800905c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800905e:	e9c4 6700 	strd	r6, r7, [r4]
 8009062:	3301      	adds	r3, #1
 8009064:	2b07      	cmp	r3, #7
 8009066:	932b      	str	r3, [sp, #172]	@ 0xac
 8009068:	f300 80cf 	bgt.w	800920a <_svfprintf_r+0x1122>
 800906c:	3408      	adds	r4, #8
 800906e:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8009070:	9b08      	ldr	r3, [sp, #32]
 8009072:	2f00      	cmp	r7, #0
 8009074:	eba3 0505 	sub.w	r5, r3, r5
 8009078:	bfa8      	it	ge
 800907a:	1bed      	subge	r5, r5, r7
 800907c:	2d00      	cmp	r5, #0
 800907e:	f77f ac2c 	ble.w	80088da <_svfprintf_r+0x7f2>
 8009082:	2710      	movs	r7, #16
 8009084:	4e66      	ldr	r6, [pc, #408]	@ (8009220 <_svfprintf_r+0x1138>)
 8009086:	2d10      	cmp	r5, #16
 8009088:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800908c:	f104 0108 	add.w	r1, r4, #8
 8009090:	f103 0301 	add.w	r3, r3, #1
 8009094:	6026      	str	r6, [r4, #0]
 8009096:	f77f aecc 	ble.w	8008e32 <_svfprintf_r+0xd4a>
 800909a:	3210      	adds	r2, #16
 800909c:	2b07      	cmp	r3, #7
 800909e:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80090a2:	6067      	str	r7, [r4, #4]
 80090a4:	dd08      	ble.n	80090b8 <_svfprintf_r+0xfd0>
 80090a6:	4641      	mov	r1, r8
 80090a8:	9807      	ldr	r0, [sp, #28]
 80090aa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80090ac:	f004 f920 	bl	800d2f0 <__ssprint_r>
 80090b0:	2800      	cmp	r0, #0
 80090b2:	f040 8171 	bne.w	8009398 <_svfprintf_r+0x12b0>
 80090b6:	a92d      	add	r1, sp, #180	@ 0xb4
 80090b8:	460c      	mov	r4, r1
 80090ba:	3d10      	subs	r5, #16
 80090bc:	e7e3      	b.n	8009086 <_svfprintf_r+0xf9e>
 80090be:	4641      	mov	r1, r8
 80090c0:	9807      	ldr	r0, [sp, #28]
 80090c2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80090c4:	f004 f914 	bl	800d2f0 <__ssprint_r>
 80090c8:	2800      	cmp	r0, #0
 80090ca:	f040 8165 	bne.w	8009398 <_svfprintf_r+0x12b0>
 80090ce:	ac2d      	add	r4, sp, #180	@ 0xb4
 80090d0:	e774      	b.n	8008fbc <_svfprintf_r+0xed4>
 80090d2:	2010      	movs	r0, #16
 80090d4:	2b07      	cmp	r3, #7
 80090d6:	4402      	add	r2, r0
 80090d8:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80090dc:	6060      	str	r0, [r4, #4]
 80090de:	dd08      	ble.n	80090f2 <_svfprintf_r+0x100a>
 80090e0:	4641      	mov	r1, r8
 80090e2:	9807      	ldr	r0, [sp, #28]
 80090e4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80090e6:	f004 f903 	bl	800d2f0 <__ssprint_r>
 80090ea:	2800      	cmp	r0, #0
 80090ec:	f040 8154 	bne.w	8009398 <_svfprintf_r+0x12b0>
 80090f0:	a92d      	add	r1, sp, #180	@ 0xb4
 80090f2:	460c      	mov	r4, r1
 80090f4:	3d10      	subs	r5, #16
 80090f6:	e767      	b.n	8008fc8 <_svfprintf_r+0xee0>
 80090f8:	460c      	mov	r4, r1
 80090fa:	e77f      	b.n	8008ffc <_svfprintf_r+0xf14>
 80090fc:	2f00      	cmp	r7, #0
 80090fe:	d04a      	beq.n	8009196 <_svfprintf_r+0x10ae>
 8009100:	3f01      	subs	r7, #1
 8009102:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009104:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009106:	6023      	str	r3, [r4, #0]
 8009108:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800910a:	6063      	str	r3, [r4, #4]
 800910c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800910e:	4413      	add	r3, r2
 8009110:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009112:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009114:	3301      	adds	r3, #1
 8009116:	2b07      	cmp	r3, #7
 8009118:	932b      	str	r3, [sp, #172]	@ 0xac
 800911a:	dc43      	bgt.n	80091a4 <_svfprintf_r+0x10bc>
 800911c:	3408      	adds	r4, #8
 800911e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009120:	f893 9000 	ldrb.w	r9, [r3]
 8009124:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009126:	1b9b      	subs	r3, r3, r6
 8009128:	4599      	cmp	r9, r3
 800912a:	bfa8      	it	ge
 800912c:	4699      	movge	r9, r3
 800912e:	f1b9 0f00 	cmp.w	r9, #0
 8009132:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009134:	dd09      	ble.n	800914a <_svfprintf_r+0x1062>
 8009136:	444b      	add	r3, r9
 8009138:	932c      	str	r3, [sp, #176]	@ 0xb0
 800913a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800913c:	e9c4 6900 	strd	r6, r9, [r4]
 8009140:	3301      	adds	r3, #1
 8009142:	2b07      	cmp	r3, #7
 8009144:	932b      	str	r3, [sp, #172]	@ 0xac
 8009146:	dc37      	bgt.n	80091b8 <_svfprintf_r+0x10d0>
 8009148:	3408      	adds	r4, #8
 800914a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800914c:	f1b9 0f00 	cmp.w	r9, #0
 8009150:	781d      	ldrb	r5, [r3, #0]
 8009152:	bfa8      	it	ge
 8009154:	eba5 0509 	subge.w	r5, r5, r9
 8009158:	2d00      	cmp	r5, #0
 800915a:	dd18      	ble.n	800918e <_svfprintf_r+0x10a6>
 800915c:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009160:	482f      	ldr	r0, [pc, #188]	@ (8009220 <_svfprintf_r+0x1138>)
 8009162:	2d10      	cmp	r5, #16
 8009164:	f103 0301 	add.w	r3, r3, #1
 8009168:	f104 0108 	add.w	r1, r4, #8
 800916c:	6020      	str	r0, [r4, #0]
 800916e:	dc2d      	bgt.n	80091cc <_svfprintf_r+0x10e4>
 8009170:	6065      	str	r5, [r4, #4]
 8009172:	2b07      	cmp	r3, #7
 8009174:	4415      	add	r5, r2
 8009176:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800917a:	dd3a      	ble.n	80091f2 <_svfprintf_r+0x110a>
 800917c:	4641      	mov	r1, r8
 800917e:	9807      	ldr	r0, [sp, #28]
 8009180:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009182:	f004 f8b5 	bl	800d2f0 <__ssprint_r>
 8009186:	2800      	cmp	r0, #0
 8009188:	f040 8106 	bne.w	8009398 <_svfprintf_r+0x12b0>
 800918c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800918e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	441e      	add	r6, r3
 8009194:	e736      	b.n	8009004 <_svfprintf_r+0xf1c>
 8009196:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009198:	3b01      	subs	r3, #1
 800919a:	930d      	str	r3, [sp, #52]	@ 0x34
 800919c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800919e:	3b01      	subs	r3, #1
 80091a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80091a2:	e7ae      	b.n	8009102 <_svfprintf_r+0x101a>
 80091a4:	4641      	mov	r1, r8
 80091a6:	9807      	ldr	r0, [sp, #28]
 80091a8:	aa2a      	add	r2, sp, #168	@ 0xa8
 80091aa:	f004 f8a1 	bl	800d2f0 <__ssprint_r>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	f040 80f2 	bne.w	8009398 <_svfprintf_r+0x12b0>
 80091b4:	ac2d      	add	r4, sp, #180	@ 0xb4
 80091b6:	e7b2      	b.n	800911e <_svfprintf_r+0x1036>
 80091b8:	4641      	mov	r1, r8
 80091ba:	9807      	ldr	r0, [sp, #28]
 80091bc:	aa2a      	add	r2, sp, #168	@ 0xa8
 80091be:	f004 f897 	bl	800d2f0 <__ssprint_r>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	f040 80e8 	bne.w	8009398 <_svfprintf_r+0x12b0>
 80091c8:	ac2d      	add	r4, sp, #180	@ 0xb4
 80091ca:	e7be      	b.n	800914a <_svfprintf_r+0x1062>
 80091cc:	2010      	movs	r0, #16
 80091ce:	2b07      	cmp	r3, #7
 80091d0:	4402      	add	r2, r0
 80091d2:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80091d6:	6060      	str	r0, [r4, #4]
 80091d8:	dd08      	ble.n	80091ec <_svfprintf_r+0x1104>
 80091da:	4641      	mov	r1, r8
 80091dc:	9807      	ldr	r0, [sp, #28]
 80091de:	aa2a      	add	r2, sp, #168	@ 0xa8
 80091e0:	f004 f886 	bl	800d2f0 <__ssprint_r>
 80091e4:	2800      	cmp	r0, #0
 80091e6:	f040 80d7 	bne.w	8009398 <_svfprintf_r+0x12b0>
 80091ea:	a92d      	add	r1, sp, #180	@ 0xb4
 80091ec:	460c      	mov	r4, r1
 80091ee:	3d10      	subs	r5, #16
 80091f0:	e7b4      	b.n	800915c <_svfprintf_r+0x1074>
 80091f2:	460c      	mov	r4, r1
 80091f4:	e7cb      	b.n	800918e <_svfprintf_r+0x10a6>
 80091f6:	4641      	mov	r1, r8
 80091f8:	9807      	ldr	r0, [sp, #28]
 80091fa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80091fc:	f004 f878 	bl	800d2f0 <__ssprint_r>
 8009200:	2800      	cmp	r0, #0
 8009202:	f040 80c9 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8009206:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009208:	e71b      	b.n	8009042 <_svfprintf_r+0xf5a>
 800920a:	4641      	mov	r1, r8
 800920c:	9807      	ldr	r0, [sp, #28]
 800920e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009210:	f004 f86e 	bl	800d2f0 <__ssprint_r>
 8009214:	2800      	cmp	r0, #0
 8009216:	f040 80bf 	bne.w	8009398 <_svfprintf_r+0x12b0>
 800921a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800921c:	e727      	b.n	800906e <_svfprintf_r+0xf86>
 800921e:	bf00      	nop
 8009220:	0800ddc4 	.word	0x0800ddc4
 8009224:	9908      	ldr	r1, [sp, #32]
 8009226:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009228:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 800922a:	2901      	cmp	r1, #1
 800922c:	f103 0301 	add.w	r3, r3, #1
 8009230:	f102 0201 	add.w	r2, r2, #1
 8009234:	f104 0508 	add.w	r5, r4, #8
 8009238:	dc02      	bgt.n	8009240 <_svfprintf_r+0x1158>
 800923a:	f01b 0f01 	tst.w	fp, #1
 800923e:	d07f      	beq.n	8009340 <_svfprintf_r+0x1258>
 8009240:	2101      	movs	r1, #1
 8009242:	2a07      	cmp	r2, #7
 8009244:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009248:	f8c4 9000 	str.w	r9, [r4]
 800924c:	6061      	str	r1, [r4, #4]
 800924e:	dd08      	ble.n	8009262 <_svfprintf_r+0x117a>
 8009250:	4641      	mov	r1, r8
 8009252:	9807      	ldr	r0, [sp, #28]
 8009254:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009256:	f004 f84b 	bl	800d2f0 <__ssprint_r>
 800925a:	2800      	cmp	r0, #0
 800925c:	f040 809c 	bne.w	8009398 <_svfprintf_r+0x12b0>
 8009260:	ad2d      	add	r5, sp, #180	@ 0xb4
 8009262:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009264:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009266:	602b      	str	r3, [r5, #0]
 8009268:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800926a:	606b      	str	r3, [r5, #4]
 800926c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800926e:	4413      	add	r3, r2
 8009270:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009272:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009274:	3301      	adds	r3, #1
 8009276:	2b07      	cmp	r3, #7
 8009278:	932b      	str	r3, [sp, #172]	@ 0xac
 800927a:	dc32      	bgt.n	80092e2 <_svfprintf_r+0x11fa>
 800927c:	3508      	adds	r5, #8
 800927e:	9b08      	ldr	r3, [sp, #32]
 8009280:	2200      	movs	r2, #0
 8009282:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009286:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 800928a:	1e5c      	subs	r4, r3, #1
 800928c:	2300      	movs	r3, #0
 800928e:	f7f7 fb8b 	bl	80009a8 <__aeabi_dcmpeq>
 8009292:	2800      	cmp	r0, #0
 8009294:	d12e      	bne.n	80092f4 <_svfprintf_r+0x120c>
 8009296:	f109 0301 	add.w	r3, r9, #1
 800929a:	e9c5 3400 	strd	r3, r4, [r5]
 800929e:	9b08      	ldr	r3, [sp, #32]
 80092a0:	3701      	adds	r7, #1
 80092a2:	3e01      	subs	r6, #1
 80092a4:	441e      	add	r6, r3
 80092a6:	2f07      	cmp	r7, #7
 80092a8:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 80092ac:	dd51      	ble.n	8009352 <_svfprintf_r+0x126a>
 80092ae:	4641      	mov	r1, r8
 80092b0:	9807      	ldr	r0, [sp, #28]
 80092b2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80092b4:	f004 f81c 	bl	800d2f0 <__ssprint_r>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	d16d      	bne.n	8009398 <_svfprintf_r+0x12b0>
 80092bc:	ad2d      	add	r5, sp, #180	@ 0xb4
 80092be:	ab26      	add	r3, sp, #152	@ 0x98
 80092c0:	602b      	str	r3, [r5, #0]
 80092c2:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80092c4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80092c6:	606b      	str	r3, [r5, #4]
 80092c8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80092ca:	4413      	add	r3, r2
 80092cc:	932c      	str	r3, [sp, #176]	@ 0xb0
 80092ce:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80092d0:	3301      	adds	r3, #1
 80092d2:	2b07      	cmp	r3, #7
 80092d4:	932b      	str	r3, [sp, #172]	@ 0xac
 80092d6:	f73f adb3 	bgt.w	8008e40 <_svfprintf_r+0xd58>
 80092da:	f105 0408 	add.w	r4, r5, #8
 80092de:	f7ff bafc 	b.w	80088da <_svfprintf_r+0x7f2>
 80092e2:	4641      	mov	r1, r8
 80092e4:	9807      	ldr	r0, [sp, #28]
 80092e6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80092e8:	f004 f802 	bl	800d2f0 <__ssprint_r>
 80092ec:	2800      	cmp	r0, #0
 80092ee:	d153      	bne.n	8009398 <_svfprintf_r+0x12b0>
 80092f0:	ad2d      	add	r5, sp, #180	@ 0xb4
 80092f2:	e7c4      	b.n	800927e <_svfprintf_r+0x1196>
 80092f4:	9b08      	ldr	r3, [sp, #32]
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	dde1      	ble.n	80092be <_svfprintf_r+0x11d6>
 80092fa:	2710      	movs	r7, #16
 80092fc:	4e56      	ldr	r6, [pc, #344]	@ (8009458 <_svfprintf_r+0x1370>)
 80092fe:	2c10      	cmp	r4, #16
 8009300:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009304:	f105 0108 	add.w	r1, r5, #8
 8009308:	f103 0301 	add.w	r3, r3, #1
 800930c:	602e      	str	r6, [r5, #0]
 800930e:	dc07      	bgt.n	8009320 <_svfprintf_r+0x1238>
 8009310:	606c      	str	r4, [r5, #4]
 8009312:	2b07      	cmp	r3, #7
 8009314:	4414      	add	r4, r2
 8009316:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 800931a:	dcc8      	bgt.n	80092ae <_svfprintf_r+0x11c6>
 800931c:	460d      	mov	r5, r1
 800931e:	e7ce      	b.n	80092be <_svfprintf_r+0x11d6>
 8009320:	3210      	adds	r2, #16
 8009322:	2b07      	cmp	r3, #7
 8009324:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009328:	606f      	str	r7, [r5, #4]
 800932a:	dd06      	ble.n	800933a <_svfprintf_r+0x1252>
 800932c:	4641      	mov	r1, r8
 800932e:	9807      	ldr	r0, [sp, #28]
 8009330:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009332:	f003 ffdd 	bl	800d2f0 <__ssprint_r>
 8009336:	bb78      	cbnz	r0, 8009398 <_svfprintf_r+0x12b0>
 8009338:	a92d      	add	r1, sp, #180	@ 0xb4
 800933a:	460d      	mov	r5, r1
 800933c:	3c10      	subs	r4, #16
 800933e:	e7de      	b.n	80092fe <_svfprintf_r+0x1216>
 8009340:	2101      	movs	r1, #1
 8009342:	2a07      	cmp	r2, #7
 8009344:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009348:	f8c4 9000 	str.w	r9, [r4]
 800934c:	6061      	str	r1, [r4, #4]
 800934e:	ddb6      	ble.n	80092be <_svfprintf_r+0x11d6>
 8009350:	e7ad      	b.n	80092ae <_svfprintf_r+0x11c6>
 8009352:	3508      	adds	r5, #8
 8009354:	e7b3      	b.n	80092be <_svfprintf_r+0x11d6>
 8009356:	460c      	mov	r4, r1
 8009358:	f7ff babf 	b.w	80088da <_svfprintf_r+0x7f2>
 800935c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800935e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009360:	1a9d      	subs	r5, r3, r2
 8009362:	2d00      	cmp	r5, #0
 8009364:	f77f aabd 	ble.w	80088e2 <_svfprintf_r+0x7fa>
 8009368:	2710      	movs	r7, #16
 800936a:	4e3c      	ldr	r6, [pc, #240]	@ (800945c <_svfprintf_r+0x1374>)
 800936c:	2d10      	cmp	r5, #16
 800936e:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8009372:	6026      	str	r6, [r4, #0]
 8009374:	f103 0301 	add.w	r3, r3, #1
 8009378:	dc18      	bgt.n	80093ac <_svfprintf_r+0x12c4>
 800937a:	442a      	add	r2, r5
 800937c:	2b07      	cmp	r3, #7
 800937e:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8009382:	6065      	str	r5, [r4, #4]
 8009384:	f77f aaad 	ble.w	80088e2 <_svfprintf_r+0x7fa>
 8009388:	4641      	mov	r1, r8
 800938a:	9807      	ldr	r0, [sp, #28]
 800938c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800938e:	f003 ffaf 	bl	800d2f0 <__ssprint_r>
 8009392:	2800      	cmp	r0, #0
 8009394:	f43f aaa5 	beq.w	80088e2 <_svfprintf_r+0x7fa>
 8009398:	f1ba 0f00 	cmp.w	sl, #0
 800939c:	f43f a8b5 	beq.w	800850a <_svfprintf_r+0x422>
 80093a0:	4651      	mov	r1, sl
 80093a2:	9807      	ldr	r0, [sp, #28]
 80093a4:	f7fe fde0 	bl	8007f68 <_free_r>
 80093a8:	f7ff b8af 	b.w	800850a <_svfprintf_r+0x422>
 80093ac:	3210      	adds	r2, #16
 80093ae:	2b07      	cmp	r3, #7
 80093b0:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80093b4:	6067      	str	r7, [r4, #4]
 80093b6:	dc02      	bgt.n	80093be <_svfprintf_r+0x12d6>
 80093b8:	3408      	adds	r4, #8
 80093ba:	3d10      	subs	r5, #16
 80093bc:	e7d6      	b.n	800936c <_svfprintf_r+0x1284>
 80093be:	4641      	mov	r1, r8
 80093c0:	9807      	ldr	r0, [sp, #28]
 80093c2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80093c4:	f003 ff94 	bl	800d2f0 <__ssprint_r>
 80093c8:	2800      	cmp	r0, #0
 80093ca:	d1e5      	bne.n	8009398 <_svfprintf_r+0x12b0>
 80093cc:	ac2d      	add	r4, sp, #180	@ 0xb4
 80093ce:	e7f4      	b.n	80093ba <_svfprintf_r+0x12d2>
 80093d0:	4651      	mov	r1, sl
 80093d2:	9807      	ldr	r0, [sp, #28]
 80093d4:	f7fe fdc8 	bl	8007f68 <_free_r>
 80093d8:	f7ff ba9b 	b.w	8008912 <_svfprintf_r+0x82a>
 80093dc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f43f a893 	beq.w	800850a <_svfprintf_r+0x422>
 80093e4:	4641      	mov	r1, r8
 80093e6:	9807      	ldr	r0, [sp, #28]
 80093e8:	aa2a      	add	r2, sp, #168	@ 0xa8
 80093ea:	f003 ff81 	bl	800d2f0 <__ssprint_r>
 80093ee:	f7ff b88c 	b.w	800850a <_svfprintf_r+0x422>
 80093f2:	ea56 0207 	orrs.w	r2, r6, r7
 80093f6:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80093fa:	f43f ab8d 	beq.w	8008b18 <_svfprintf_r+0xa30>
 80093fe:	2b01      	cmp	r3, #1
 8009400:	f43f ac0c 	beq.w	8008c1c <_svfprintf_r+0xb34>
 8009404:	2b02      	cmp	r3, #2
 8009406:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 800940a:	f43f ac53 	beq.w	8008cb4 <_svfprintf_r+0xbcc>
 800940e:	f006 0307 	and.w	r3, r6, #7
 8009412:	08f6      	lsrs	r6, r6, #3
 8009414:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8009418:	08ff      	lsrs	r7, r7, #3
 800941a:	3330      	adds	r3, #48	@ 0x30
 800941c:	ea56 0107 	orrs.w	r1, r6, r7
 8009420:	464a      	mov	r2, r9
 8009422:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009426:	d1f2      	bne.n	800940e <_svfprintf_r+0x1326>
 8009428:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800942a:	07c9      	lsls	r1, r1, #31
 800942c:	d506      	bpl.n	800943c <_svfprintf_r+0x1354>
 800942e:	2b30      	cmp	r3, #48	@ 0x30
 8009430:	d004      	beq.n	800943c <_svfprintf_r+0x1354>
 8009432:	2330      	movs	r3, #48	@ 0x30
 8009434:	f809 3c01 	strb.w	r3, [r9, #-1]
 8009438:	f1a2 0902 	sub.w	r9, r2, #2
 800943c:	f04f 0a00 	mov.w	sl, #0
 8009440:	ab56      	add	r3, sp, #344	@ 0x158
 8009442:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8009446:	9514      	str	r5, [sp, #80]	@ 0x50
 8009448:	eba3 0509 	sub.w	r5, r3, r9
 800944c:	4657      	mov	r7, sl
 800944e:	4656      	mov	r6, sl
 8009450:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8009454:	f7ff b990 	b.w	8008778 <_svfprintf_r+0x690>
 8009458:	0800ddc4 	.word	0x0800ddc4
 800945c:	0800ddd4 	.word	0x0800ddd4

08009460 <_vfprintf_r>:
 8009460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009464:	b0d7      	sub	sp, #348	@ 0x15c
 8009466:	4688      	mov	r8, r1
 8009468:	4692      	mov	sl, r2
 800946a:	461c      	mov	r4, r3
 800946c:	461e      	mov	r6, r3
 800946e:	9007      	str	r0, [sp, #28]
 8009470:	f002 fb2c 	bl	800bacc <_localeconv_r>
 8009474:	6803      	ldr	r3, [r0, #0]
 8009476:	4618      	mov	r0, r3
 8009478:	931a      	str	r3, [sp, #104]	@ 0x68
 800947a:	f7f6 fe69 	bl	8000150 <strlen>
 800947e:	9b07      	ldr	r3, [sp, #28]
 8009480:	9011      	str	r0, [sp, #68]	@ 0x44
 8009482:	b123      	cbz	r3, 800948e <_vfprintf_r+0x2e>
 8009484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009486:	b913      	cbnz	r3, 800948e <_vfprintf_r+0x2e>
 8009488:	9807      	ldr	r0, [sp, #28]
 800948a:	f7fe fab1 	bl	80079f0 <__sinit>
 800948e:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8009492:	07d8      	lsls	r0, r3, #31
 8009494:	d407      	bmi.n	80094a6 <_vfprintf_r+0x46>
 8009496:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800949a:	0599      	lsls	r1, r3, #22
 800949c:	d403      	bmi.n	80094a6 <_vfprintf_r+0x46>
 800949e:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80094a2:	f7fe fced 	bl	8007e80 <__retarget_lock_acquire_recursive>
 80094a6:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 80094aa:	049a      	lsls	r2, r3, #18
 80094ac:	d409      	bmi.n	80094c2 <_vfprintf_r+0x62>
 80094ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80094b2:	f8a8 300c 	strh.w	r3, [r8, #12]
 80094b6:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 80094ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80094be:	f8c8 3064 	str.w	r3, [r8, #100]	@ 0x64
 80094c2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80094c6:	071b      	lsls	r3, r3, #28
 80094c8:	d502      	bpl.n	80094d0 <_vfprintf_r+0x70>
 80094ca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80094ce:	b9c3      	cbnz	r3, 8009502 <_vfprintf_r+0xa2>
 80094d0:	4641      	mov	r1, r8
 80094d2:	9807      	ldr	r0, [sp, #28]
 80094d4:	f002 fa06 	bl	800b8e4 <__swsetup_r>
 80094d8:	b198      	cbz	r0, 8009502 <_vfprintf_r+0xa2>
 80094da:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 80094de:	07df      	lsls	r7, r3, #31
 80094e0:	d506      	bpl.n	80094f0 <_vfprintf_r+0x90>
 80094e2:	f04f 33ff 	mov.w	r3, #4294967295
 80094e6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80094e8:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80094ea:	b057      	add	sp, #348	@ 0x15c
 80094ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80094f4:	059e      	lsls	r6, r3, #22
 80094f6:	d4f4      	bmi.n	80094e2 <_vfprintf_r+0x82>
 80094f8:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80094fc:	f7fe fcc1 	bl	8007e82 <__retarget_lock_release_recursive>
 8009500:	e7ef      	b.n	80094e2 <_vfprintf_r+0x82>
 8009502:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8009506:	f003 021a 	and.w	r2, r3, #26
 800950a:	2a0a      	cmp	r2, #10
 800950c:	d116      	bne.n	800953c <_vfprintf_r+0xdc>
 800950e:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8009512:	2a00      	cmp	r2, #0
 8009514:	db12      	blt.n	800953c <_vfprintf_r+0xdc>
 8009516:	f8d8 2064 	ldr.w	r2, [r8, #100]	@ 0x64
 800951a:	07d5      	lsls	r5, r2, #31
 800951c:	d405      	bmi.n	800952a <_vfprintf_r+0xca>
 800951e:	0598      	lsls	r0, r3, #22
 8009520:	d403      	bmi.n	800952a <_vfprintf_r+0xca>
 8009522:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8009526:	f7fe fcac 	bl	8007e82 <__retarget_lock_release_recursive>
 800952a:	4623      	mov	r3, r4
 800952c:	4652      	mov	r2, sl
 800952e:	4641      	mov	r1, r8
 8009530:	9807      	ldr	r0, [sp, #28]
 8009532:	b057      	add	sp, #348	@ 0x15c
 8009534:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009538:	f001 b99e 	b.w	800a878 <__sbprintf>
 800953c:	2300      	movs	r3, #0
 800953e:	2200      	movs	r2, #0
 8009540:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 8009544:	9308      	str	r3, [sp, #32]
 8009546:	2300      	movs	r3, #0
 8009548:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 800954c:	2300      	movs	r3, #0
 800954e:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8009552:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009554:	942a      	str	r4, [sp, #168]	@ 0xa8
 8009556:	930d      	str	r3, [sp, #52]	@ 0x34
 8009558:	9316      	str	r3, [sp, #88]	@ 0x58
 800955a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800955c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800955e:	4653      	mov	r3, sl
 8009560:	461d      	mov	r5, r3
 8009562:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009566:	b10a      	cbz	r2, 800956c <_vfprintf_r+0x10c>
 8009568:	2a25      	cmp	r2, #37	@ 0x25
 800956a:	d1f9      	bne.n	8009560 <_vfprintf_r+0x100>
 800956c:	ebb5 070a 	subs.w	r7, r5, sl
 8009570:	d00d      	beq.n	800958e <_vfprintf_r+0x12e>
 8009572:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009574:	e9c4 a700 	strd	sl, r7, [r4]
 8009578:	443b      	add	r3, r7
 800957a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800957c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800957e:	3301      	adds	r3, #1
 8009580:	2b07      	cmp	r3, #7
 8009582:	932b      	str	r3, [sp, #172]	@ 0xac
 8009584:	dc75      	bgt.n	8009672 <_vfprintf_r+0x212>
 8009586:	3408      	adds	r4, #8
 8009588:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800958a:	443b      	add	r3, r7
 800958c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800958e:	782b      	ldrb	r3, [r5, #0]
 8009590:	2b00      	cmp	r3, #0
 8009592:	f001 812b 	beq.w	800a7ec <_vfprintf_r+0x138c>
 8009596:	2200      	movs	r2, #0
 8009598:	1c6b      	adds	r3, r5, #1
 800959a:	4693      	mov	fp, r2
 800959c:	f04f 35ff 	mov.w	r5, #4294967295
 80095a0:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 80095a4:	9212      	str	r2, [sp, #72]	@ 0x48
 80095a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80095ac:	9310      	str	r3, [sp, #64]	@ 0x40
 80095ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095b0:	3b20      	subs	r3, #32
 80095b2:	2b5a      	cmp	r3, #90	@ 0x5a
 80095b4:	f200 859e 	bhi.w	800a0f4 <_vfprintf_r+0xc94>
 80095b8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80095bc:	059c009e 	.word	0x059c009e
 80095c0:	00a6059c 	.word	0x00a6059c
 80095c4:	059c059c 	.word	0x059c059c
 80095c8:	0086059c 	.word	0x0086059c
 80095cc:	059c059c 	.word	0x059c059c
 80095d0:	00b300a9 	.word	0x00b300a9
 80095d4:	00b0059c 	.word	0x00b0059c
 80095d8:	059c00b5 	.word	0x059c00b5
 80095dc:	00d100ce 	.word	0x00d100ce
 80095e0:	00d100d1 	.word	0x00d100d1
 80095e4:	00d100d1 	.word	0x00d100d1
 80095e8:	00d100d1 	.word	0x00d100d1
 80095ec:	00d100d1 	.word	0x00d100d1
 80095f0:	059c059c 	.word	0x059c059c
 80095f4:	059c059c 	.word	0x059c059c
 80095f8:	059c059c 	.word	0x059c059c
 80095fc:	0140059c 	.word	0x0140059c
 8009600:	00ff059c 	.word	0x00ff059c
 8009604:	01400111 	.word	0x01400111
 8009608:	01400140 	.word	0x01400140
 800960c:	059c059c 	.word	0x059c059c
 8009610:	059c059c 	.word	0x059c059c
 8009614:	059c00e2 	.word	0x059c00e2
 8009618:	0497059c 	.word	0x0497059c
 800961c:	059c059c 	.word	0x059c059c
 8009620:	04df059c 	.word	0x04df059c
 8009624:	04fe059c 	.word	0x04fe059c
 8009628:	059c059c 	.word	0x059c059c
 800962c:	059c0520 	.word	0x059c0520
 8009630:	059c059c 	.word	0x059c059c
 8009634:	059c059c 	.word	0x059c059c
 8009638:	059c059c 	.word	0x059c059c
 800963c:	0140059c 	.word	0x0140059c
 8009640:	00ff059c 	.word	0x00ff059c
 8009644:	01400113 	.word	0x01400113
 8009648:	01400140 	.word	0x01400140
 800964c:	011300e5 	.word	0x011300e5
 8009650:	059c00f9 	.word	0x059c00f9
 8009654:	059c00f2 	.word	0x059c00f2
 8009658:	04990477 	.word	0x04990477
 800965c:	00f904ce 	.word	0x00f904ce
 8009660:	04df059c 	.word	0x04df059c
 8009664:	0500009c 	.word	0x0500009c
 8009668:	059c059c 	.word	0x059c059c
 800966c:	059c0065 	.word	0x059c0065
 8009670:	009c      	.short	0x009c
 8009672:	4641      	mov	r1, r8
 8009674:	9807      	ldr	r0, [sp, #28]
 8009676:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009678:	f001 f93e 	bl	800a8f8 <__sprint_r>
 800967c:	2800      	cmp	r0, #0
 800967e:	f040 8145 	bne.w	800990c <_vfprintf_r+0x4ac>
 8009682:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009684:	e780      	b.n	8009588 <_vfprintf_r+0x128>
 8009686:	4bab      	ldr	r3, [pc, #684]	@ (8009934 <_vfprintf_r+0x4d4>)
 8009688:	931d      	str	r3, [sp, #116]	@ 0x74
 800968a:	f01b 0320 	ands.w	r3, fp, #32
 800968e:	f000 84b8 	beq.w	800a002 <_vfprintf_r+0xba2>
 8009692:	3607      	adds	r6, #7
 8009694:	f026 0307 	bic.w	r3, r6, #7
 8009698:	461a      	mov	r2, r3
 800969a:	f852 6b08 	ldr.w	r6, [r2], #8
 800969e:	685f      	ldr	r7, [r3, #4]
 80096a0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80096a2:	f01b 0f01 	tst.w	fp, #1
 80096a6:	d00a      	beq.n	80096be <_vfprintf_r+0x25e>
 80096a8:	ea56 0307 	orrs.w	r3, r6, r7
 80096ac:	d007      	beq.n	80096be <_vfprintf_r+0x25e>
 80096ae:	2330      	movs	r3, #48	@ 0x30
 80096b0:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 80096b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096b6:	f04b 0b02 	orr.w	fp, fp, #2
 80096ba:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 80096be:	2302      	movs	r3, #2
 80096c0:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 80096c4:	f000 bc21 	b.w	8009f0a <_vfprintf_r+0xaaa>
 80096c8:	9807      	ldr	r0, [sp, #28]
 80096ca:	f002 f9ff 	bl	800bacc <_localeconv_r>
 80096ce:	6843      	ldr	r3, [r0, #4]
 80096d0:	4618      	mov	r0, r3
 80096d2:	931b      	str	r3, [sp, #108]	@ 0x6c
 80096d4:	f7f6 fd3c 	bl	8000150 <strlen>
 80096d8:	9016      	str	r0, [sp, #88]	@ 0x58
 80096da:	9807      	ldr	r0, [sp, #28]
 80096dc:	f002 f9f6 	bl	800bacc <_localeconv_r>
 80096e0:	6883      	ldr	r3, [r0, #8]
 80096e2:	930d      	str	r3, [sp, #52]	@ 0x34
 80096e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80096e6:	b12b      	cbz	r3, 80096f4 <_vfprintf_r+0x294>
 80096e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096ea:	b11b      	cbz	r3, 80096f4 <_vfprintf_r+0x294>
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	b10b      	cbz	r3, 80096f4 <_vfprintf_r+0x294>
 80096f0:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 80096f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80096f6:	e756      	b.n	80095a6 <_vfprintf_r+0x146>
 80096f8:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1f9      	bne.n	80096f4 <_vfprintf_r+0x294>
 8009700:	2320      	movs	r3, #32
 8009702:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8009706:	e7f5      	b.n	80096f4 <_vfprintf_r+0x294>
 8009708:	f04b 0b01 	orr.w	fp, fp, #1
 800970c:	e7f2      	b.n	80096f4 <_vfprintf_r+0x294>
 800970e:	f856 3b04 	ldr.w	r3, [r6], #4
 8009712:	2b00      	cmp	r3, #0
 8009714:	9312      	str	r3, [sp, #72]	@ 0x48
 8009716:	daed      	bge.n	80096f4 <_vfprintf_r+0x294>
 8009718:	425b      	negs	r3, r3
 800971a:	9312      	str	r3, [sp, #72]	@ 0x48
 800971c:	f04b 0b04 	orr.w	fp, fp, #4
 8009720:	e7e8      	b.n	80096f4 <_vfprintf_r+0x294>
 8009722:	232b      	movs	r3, #43	@ 0x2b
 8009724:	e7ed      	b.n	8009702 <_vfprintf_r+0x2a2>
 8009726:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009728:	f813 2b01 	ldrb.w	r2, [r3], #1
 800972c:	2a2a      	cmp	r2, #42	@ 0x2a
 800972e:	920a      	str	r2, [sp, #40]	@ 0x28
 8009730:	d10f      	bne.n	8009752 <_vfprintf_r+0x2f2>
 8009732:	f856 5b04 	ldr.w	r5, [r6], #4
 8009736:	9310      	str	r3, [sp, #64]	@ 0x40
 8009738:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 800973c:	e7da      	b.n	80096f4 <_vfprintf_r+0x294>
 800973e:	fb01 2505 	mla	r5, r1, r5, r2
 8009742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009746:	920a      	str	r2, [sp, #40]	@ 0x28
 8009748:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800974a:	3a30      	subs	r2, #48	@ 0x30
 800974c:	2a09      	cmp	r2, #9
 800974e:	d9f6      	bls.n	800973e <_vfprintf_r+0x2de>
 8009750:	e72c      	b.n	80095ac <_vfprintf_r+0x14c>
 8009752:	2500      	movs	r5, #0
 8009754:	210a      	movs	r1, #10
 8009756:	e7f7      	b.n	8009748 <_vfprintf_r+0x2e8>
 8009758:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 800975c:	e7ca      	b.n	80096f4 <_vfprintf_r+0x294>
 800975e:	2200      	movs	r2, #0
 8009760:	210a      	movs	r1, #10
 8009762:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009764:	9212      	str	r2, [sp, #72]	@ 0x48
 8009766:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009768:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800976a:	3a30      	subs	r2, #48	@ 0x30
 800976c:	fb01 2200 	mla	r2, r1, r0, r2
 8009770:	9212      	str	r2, [sp, #72]	@ 0x48
 8009772:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009776:	920a      	str	r2, [sp, #40]	@ 0x28
 8009778:	3a30      	subs	r2, #48	@ 0x30
 800977a:	2a09      	cmp	r2, #9
 800977c:	d9f3      	bls.n	8009766 <_vfprintf_r+0x306>
 800977e:	e715      	b.n	80095ac <_vfprintf_r+0x14c>
 8009780:	f04b 0b08 	orr.w	fp, fp, #8
 8009784:	e7b6      	b.n	80096f4 <_vfprintf_r+0x294>
 8009786:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009788:	781b      	ldrb	r3, [r3, #0]
 800978a:	2b68      	cmp	r3, #104	@ 0x68
 800978c:	bf01      	itttt	eq
 800978e:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8009790:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8009794:	3301      	addeq	r3, #1
 8009796:	9310      	streq	r3, [sp, #64]	@ 0x40
 8009798:	bf18      	it	ne
 800979a:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 800979e:	e7a9      	b.n	80096f4 <_vfprintf_r+0x294>
 80097a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	2b6c      	cmp	r3, #108	@ 0x6c
 80097a6:	d105      	bne.n	80097b4 <_vfprintf_r+0x354>
 80097a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80097aa:	3301      	adds	r3, #1
 80097ac:	9310      	str	r3, [sp, #64]	@ 0x40
 80097ae:	f04b 0b20 	orr.w	fp, fp, #32
 80097b2:	e79f      	b.n	80096f4 <_vfprintf_r+0x294>
 80097b4:	f04b 0b10 	orr.w	fp, fp, #16
 80097b8:	e79c      	b.n	80096f4 <_vfprintf_r+0x294>
 80097ba:	4632      	mov	r2, r6
 80097bc:	f852 3b04 	ldr.w	r3, [r2], #4
 80097c0:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80097c4:	2300      	movs	r3, #0
 80097c6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80097c8:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80097cc:	4699      	mov	r9, r3
 80097ce:	2501      	movs	r5, #1
 80097d0:	461f      	mov	r7, r3
 80097d2:	461e      	mov	r6, r3
 80097d4:	9314      	str	r3, [sp, #80]	@ 0x50
 80097d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80097d8:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 80097dc:	e1d6      	b.n	8009b8c <_vfprintf_r+0x72c>
 80097de:	f04b 0b10 	orr.w	fp, fp, #16
 80097e2:	f01b 0f20 	tst.w	fp, #32
 80097e6:	d011      	beq.n	800980c <_vfprintf_r+0x3ac>
 80097e8:	3607      	adds	r6, #7
 80097ea:	f026 0307 	bic.w	r3, r6, #7
 80097ee:	461a      	mov	r2, r3
 80097f0:	f852 6b08 	ldr.w	r6, [r2], #8
 80097f4:	685f      	ldr	r7, [r3, #4]
 80097f6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80097f8:	2f00      	cmp	r7, #0
 80097fa:	da05      	bge.n	8009808 <_vfprintf_r+0x3a8>
 80097fc:	232d      	movs	r3, #45	@ 0x2d
 80097fe:	4276      	negs	r6, r6
 8009800:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009804:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8009808:	2301      	movs	r3, #1
 800980a:	e381      	b.n	8009f10 <_vfprintf_r+0xab0>
 800980c:	4633      	mov	r3, r6
 800980e:	f853 7b04 	ldr.w	r7, [r3], #4
 8009812:	f01b 0f10 	tst.w	fp, #16
 8009816:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009818:	d002      	beq.n	8009820 <_vfprintf_r+0x3c0>
 800981a:	463e      	mov	r6, r7
 800981c:	17ff      	asrs	r7, r7, #31
 800981e:	e7eb      	b.n	80097f8 <_vfprintf_r+0x398>
 8009820:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8009824:	d003      	beq.n	800982e <_vfprintf_r+0x3ce>
 8009826:	b23e      	sxth	r6, r7
 8009828:	f347 37c0 	sbfx	r7, r7, #15, #1
 800982c:	e7e4      	b.n	80097f8 <_vfprintf_r+0x398>
 800982e:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8009832:	d0f2      	beq.n	800981a <_vfprintf_r+0x3ba>
 8009834:	b27e      	sxtb	r6, r7
 8009836:	f347 17c0 	sbfx	r7, r7, #7, #1
 800983a:	e7dd      	b.n	80097f8 <_vfprintf_r+0x398>
 800983c:	3607      	adds	r6, #7
 800983e:	f026 0307 	bic.w	r3, r6, #7
 8009842:	4619      	mov	r1, r3
 8009844:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009848:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 800984c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800984e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009850:	931e      	str	r3, [sp, #120]	@ 0x78
 8009852:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009854:	f04f 32ff 	mov.w	r2, #4294967295
 8009858:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800985c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800985e:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8009862:	4b35      	ldr	r3, [pc, #212]	@ (8009938 <_vfprintf_r+0x4d8>)
 8009864:	f7f7 f8d2 	bl	8000a0c <__aeabi_dcmpun>
 8009868:	bb08      	cbnz	r0, 80098ae <_vfprintf_r+0x44e>
 800986a:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 800986e:	f04f 32ff 	mov.w	r2, #4294967295
 8009872:	4b31      	ldr	r3, [pc, #196]	@ (8009938 <_vfprintf_r+0x4d8>)
 8009874:	f7f7 f8ac 	bl	80009d0 <__aeabi_dcmple>
 8009878:	b9c8      	cbnz	r0, 80098ae <_vfprintf_r+0x44e>
 800987a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800987e:	2200      	movs	r2, #0
 8009880:	2300      	movs	r3, #0
 8009882:	f7f7 f89b 	bl	80009bc <__aeabi_dcmplt>
 8009886:	b110      	cbz	r0, 800988e <_vfprintf_r+0x42e>
 8009888:	232d      	movs	r3, #45	@ 0x2d
 800988a:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800988e:	4a2b      	ldr	r2, [pc, #172]	@ (800993c <_vfprintf_r+0x4dc>)
 8009890:	4b2b      	ldr	r3, [pc, #172]	@ (8009940 <_vfprintf_r+0x4e0>)
 8009892:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009894:	f04f 0900 	mov.w	r9, #0
 8009898:	2947      	cmp	r1, #71	@ 0x47
 800989a:	bfd4      	ite	le
 800989c:	4692      	movle	sl, r2
 800989e:	469a      	movgt	sl, r3
 80098a0:	2503      	movs	r5, #3
 80098a2:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 80098a6:	f8cd 9050 	str.w	r9, [sp, #80]	@ 0x50
 80098aa:	f000 bfdb 	b.w	800a864 <_vfprintf_r+0x1404>
 80098ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80098b2:	4610      	mov	r0, r2
 80098b4:	4619      	mov	r1, r3
 80098b6:	f7f7 f8a9 	bl	8000a0c <__aeabi_dcmpun>
 80098ba:	4681      	mov	r9, r0
 80098bc:	b140      	cbz	r0, 80098d0 <_vfprintf_r+0x470>
 80098be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098c0:	4a20      	ldr	r2, [pc, #128]	@ (8009944 <_vfprintf_r+0x4e4>)
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	bfbc      	itt	lt
 80098c6:	232d      	movlt	r3, #45	@ 0x2d
 80098c8:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 80098cc:	4b1e      	ldr	r3, [pc, #120]	@ (8009948 <_vfprintf_r+0x4e8>)
 80098ce:	e7e0      	b.n	8009892 <_vfprintf_r+0x432>
 80098d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098d2:	2b61      	cmp	r3, #97	@ 0x61
 80098d4:	d02c      	beq.n	8009930 <_vfprintf_r+0x4d0>
 80098d6:	2b41      	cmp	r3, #65	@ 0x41
 80098d8:	d138      	bne.n	800994c <_vfprintf_r+0x4ec>
 80098da:	2358      	movs	r3, #88	@ 0x58
 80098dc:	2230      	movs	r2, #48	@ 0x30
 80098de:	2d63      	cmp	r5, #99	@ 0x63
 80098e0:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 80098e4:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 80098e8:	f04b 0b02 	orr.w	fp, fp, #2
 80098ec:	f340 80b1 	ble.w	8009a52 <_vfprintf_r+0x5f2>
 80098f0:	9807      	ldr	r0, [sp, #28]
 80098f2:	1c69      	adds	r1, r5, #1
 80098f4:	f7fd fdaa 	bl	800744c <_malloc_r>
 80098f8:	4682      	mov	sl, r0
 80098fa:	2800      	cmp	r0, #0
 80098fc:	f040 80ae 	bne.w	8009a5c <_vfprintf_r+0x5fc>
 8009900:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009904:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009908:	f8a8 300c 	strh.w	r3, [r8, #12]
 800990c:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8009910:	07d9      	lsls	r1, r3, #31
 8009912:	d407      	bmi.n	8009924 <_vfprintf_r+0x4c4>
 8009914:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009918:	059a      	lsls	r2, r3, #22
 800991a:	d403      	bmi.n	8009924 <_vfprintf_r+0x4c4>
 800991c:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8009920:	f7fe faaf 	bl	8007e82 <__retarget_lock_release_recursive>
 8009924:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009928:	065b      	lsls	r3, r3, #25
 800992a:	f57f addd 	bpl.w	80094e8 <_vfprintf_r+0x88>
 800992e:	e5d8      	b.n	80094e2 <_vfprintf_r+0x82>
 8009930:	2378      	movs	r3, #120	@ 0x78
 8009932:	e7d3      	b.n	80098dc <_vfprintf_r+0x47c>
 8009934:	0800dda0 	.word	0x0800dda0
 8009938:	7fefffff 	.word	0x7fefffff
 800993c:	0800dd90 	.word	0x0800dd90
 8009940:	0800dd94 	.word	0x0800dd94
 8009944:	0800dd98 	.word	0x0800dd98
 8009948:	0800dd9c 	.word	0x0800dd9c
 800994c:	1c69      	adds	r1, r5, #1
 800994e:	f000 8087 	beq.w	8009a60 <_vfprintf_r+0x600>
 8009952:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009954:	f023 0320 	bic.w	r3, r3, #32
 8009958:	2b47      	cmp	r3, #71	@ 0x47
 800995a:	d102      	bne.n	8009962 <_vfprintf_r+0x502>
 800995c:	b90d      	cbnz	r5, 8009962 <_vfprintf_r+0x502>
 800995e:	46a9      	mov	r9, r5
 8009960:	2501      	movs	r5, #1
 8009962:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 8009966:	9315      	str	r3, [sp, #84]	@ 0x54
 8009968:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800996a:	2b00      	cmp	r3, #0
 800996c:	da7a      	bge.n	8009a64 <_vfprintf_r+0x604>
 800996e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009970:	9318      	str	r3, [sp, #96]	@ 0x60
 8009972:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009974:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009978:	9319      	str	r3, [sp, #100]	@ 0x64
 800997a:	232d      	movs	r3, #45	@ 0x2d
 800997c:	9320      	str	r3, [sp, #128]	@ 0x80
 800997e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009980:	f023 0320 	bic.w	r3, r3, #32
 8009984:	2b41      	cmp	r3, #65	@ 0x41
 8009986:	930c      	str	r3, [sp, #48]	@ 0x30
 8009988:	f040 81d8 	bne.w	8009d3c <_vfprintf_r+0x8dc>
 800998c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8009990:	aa24      	add	r2, sp, #144	@ 0x90
 8009992:	f002 f8f1 	bl	800bb78 <frexp>
 8009996:	2200      	movs	r2, #0
 8009998:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800999c:	f7f6 fd9c 	bl	80004d8 <__aeabi_dmul>
 80099a0:	4602      	mov	r2, r0
 80099a2:	460b      	mov	r3, r1
 80099a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80099a8:	2200      	movs	r2, #0
 80099aa:	2300      	movs	r3, #0
 80099ac:	f7f6 fffc 	bl	80009a8 <__aeabi_dcmpeq>
 80099b0:	b108      	cbz	r0, 80099b6 <_vfprintf_r+0x556>
 80099b2:	2301      	movs	r3, #1
 80099b4:	9324      	str	r3, [sp, #144]	@ 0x90
 80099b6:	4a2f      	ldr	r2, [pc, #188]	@ (8009a74 <_vfprintf_r+0x614>)
 80099b8:	4b2f      	ldr	r3, [pc, #188]	@ (8009a78 <_vfprintf_r+0x618>)
 80099ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80099bc:	4656      	mov	r6, sl
 80099be:	2961      	cmp	r1, #97	@ 0x61
 80099c0:	bf18      	it	ne
 80099c2:	461a      	movne	r2, r3
 80099c4:	1e6f      	subs	r7, r5, #1
 80099c6:	9214      	str	r2, [sp, #80]	@ 0x50
 80099c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80099cc:	2200      	movs	r2, #0
 80099ce:	4b2b      	ldr	r3, [pc, #172]	@ (8009a7c <_vfprintf_r+0x61c>)
 80099d0:	f7f6 fd82 	bl	80004d8 <__aeabi_dmul>
 80099d4:	4602      	mov	r2, r0
 80099d6:	460b      	mov	r3, r1
 80099d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80099dc:	f7f7 f82c 	bl	8000a38 <__aeabi_d2iz>
 80099e0:	9017      	str	r0, [sp, #92]	@ 0x5c
 80099e2:	f7f6 fd0f 	bl	8000404 <__aeabi_i2d>
 80099e6:	4602      	mov	r2, r0
 80099e8:	460b      	mov	r3, r1
 80099ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80099ee:	f7f6 fbbb 	bl	8000168 <__aeabi_dsub>
 80099f2:	4602      	mov	r2, r0
 80099f4:	460b      	mov	r3, r1
 80099f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80099fa:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80099fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099fe:	5c9b      	ldrb	r3, [r3, r2]
 8009a00:	1c7a      	adds	r2, r7, #1
 8009a02:	f806 3b01 	strb.w	r3, [r6], #1
 8009a06:	d006      	beq.n	8009a16 <_vfprintf_r+0x5b6>
 8009a08:	1e7b      	subs	r3, r7, #1
 8009a0a:	9321      	str	r3, [sp, #132]	@ 0x84
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	2300      	movs	r3, #0
 8009a10:	f7f6 ffca 	bl	80009a8 <__aeabi_dcmpeq>
 8009a14:	b360      	cbz	r0, 8009a70 <_vfprintf_r+0x610>
 8009a16:	2200      	movs	r2, #0
 8009a18:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a1c:	4b18      	ldr	r3, [pc, #96]	@ (8009a80 <_vfprintf_r+0x620>)
 8009a1e:	f7f6 ffeb 	bl	80009f8 <__aeabi_dcmpgt>
 8009a22:	bb78      	cbnz	r0, 8009a84 <_vfprintf_r+0x624>
 8009a24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	4b15      	ldr	r3, [pc, #84]	@ (8009a80 <_vfprintf_r+0x620>)
 8009a2c:	f7f6 ffbc 	bl	80009a8 <__aeabi_dcmpeq>
 8009a30:	b110      	cbz	r0, 8009a38 <_vfprintf_r+0x5d8>
 8009a32:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a34:	07db      	lsls	r3, r3, #31
 8009a36:	d425      	bmi.n	8009a84 <_vfprintf_r+0x624>
 8009a38:	4633      	mov	r3, r6
 8009a3a:	2030      	movs	r0, #48	@ 0x30
 8009a3c:	19f1      	adds	r1, r6, r7
 8009a3e:	1aca      	subs	r2, r1, r3
 8009a40:	2a00      	cmp	r2, #0
 8009a42:	f280 8178 	bge.w	8009d36 <_vfprintf_r+0x8d6>
 8009a46:	1c7b      	adds	r3, r7, #1
 8009a48:	3701      	adds	r7, #1
 8009a4a:	bfb8      	it	lt
 8009a4c:	2300      	movlt	r3, #0
 8009a4e:	441e      	add	r6, r3
 8009a50:	e02c      	b.n	8009aac <_vfprintf_r+0x64c>
 8009a52:	f04f 0900 	mov.w	r9, #0
 8009a56:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8009a5a:	e782      	b.n	8009962 <_vfprintf_r+0x502>
 8009a5c:	4681      	mov	r9, r0
 8009a5e:	e780      	b.n	8009962 <_vfprintf_r+0x502>
 8009a60:	2506      	movs	r5, #6
 8009a62:	e77e      	b.n	8009962 <_vfprintf_r+0x502>
 8009a64:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009a68:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	e785      	b.n	800997c <_vfprintf_r+0x51c>
 8009a70:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8009a72:	e7a9      	b.n	80099c8 <_vfprintf_r+0x568>
 8009a74:	0800dda0 	.word	0x0800dda0
 8009a78:	0800ddb1 	.word	0x0800ddb1
 8009a7c:	40300000 	.word	0x40300000
 8009a80:	3fe00000 	.word	0x3fe00000
 8009a84:	2030      	movs	r0, #48	@ 0x30
 8009a86:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a88:	9628      	str	r6, [sp, #160]	@ 0xa0
 8009a8a:	7bd9      	ldrb	r1, [r3, #15]
 8009a8c:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8009a8e:	1e53      	subs	r3, r2, #1
 8009a90:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009a92:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009a96:	428b      	cmp	r3, r1
 8009a98:	f000 814a 	beq.w	8009d30 <_vfprintf_r+0x8d0>
 8009a9c:	2b39      	cmp	r3, #57	@ 0x39
 8009a9e:	bf0b      	itete	eq
 8009aa0:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8009aa2:	3301      	addne	r3, #1
 8009aa4:	7a9b      	ldrbeq	r3, [r3, #10]
 8009aa6:	b2db      	uxtbne	r3, r3
 8009aa8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009aac:	eba6 030a 	sub.w	r3, r6, sl
 8009ab0:	9308      	str	r3, [sp, #32]
 8009ab2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ab4:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8009ab6:	2b47      	cmp	r3, #71	@ 0x47
 8009ab8:	f040 8189 	bne.w	8009dce <_vfprintf_r+0x96e>
 8009abc:	1cf0      	adds	r0, r6, #3
 8009abe:	db02      	blt.n	8009ac6 <_vfprintf_r+0x666>
 8009ac0:	42b5      	cmp	r5, r6
 8009ac2:	f280 81a7 	bge.w	8009e14 <_vfprintf_r+0x9b4>
 8009ac6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ac8:	3b02      	subs	r3, #2
 8009aca:	930a      	str	r3, [sp, #40]	@ 0x28
 8009acc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ace:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8009ad2:	f021 0120 	bic.w	r1, r1, #32
 8009ad6:	2941      	cmp	r1, #65	@ 0x41
 8009ad8:	bf08      	it	eq
 8009ada:	320f      	addeq	r2, #15
 8009adc:	f106 33ff 	add.w	r3, r6, #4294967295
 8009ae0:	bf06      	itte	eq
 8009ae2:	b2d2      	uxtbeq	r2, r2
 8009ae4:	2101      	moveq	r1, #1
 8009ae6:	2100      	movne	r1, #0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8009aee:	bfb4      	ite	lt
 8009af0:	222d      	movlt	r2, #45	@ 0x2d
 8009af2:	222b      	movge	r2, #43	@ 0x2b
 8009af4:	9324      	str	r3, [sp, #144]	@ 0x90
 8009af6:	bfb8      	it	lt
 8009af8:	f1c6 0301 	rsblt	r3, r6, #1
 8009afc:	2b09      	cmp	r3, #9
 8009afe:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 8009b02:	f340 817a 	ble.w	8009dfa <_vfprintf_r+0x99a>
 8009b06:	260a      	movs	r6, #10
 8009b08:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8009b0c:	fbb3 f5f6 	udiv	r5, r3, r6
 8009b10:	4602      	mov	r2, r0
 8009b12:	fb06 3115 	mls	r1, r6, r5, r3
 8009b16:	3130      	adds	r1, #48	@ 0x30
 8009b18:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	2963      	cmp	r1, #99	@ 0x63
 8009b20:	462b      	mov	r3, r5
 8009b22:	f100 30ff 	add.w	r0, r0, #4294967295
 8009b26:	dcf1      	bgt.n	8009b0c <_vfprintf_r+0x6ac>
 8009b28:	3330      	adds	r3, #48	@ 0x30
 8009b2a:	1e91      	subs	r1, r2, #2
 8009b2c:	f800 3c01 	strb.w	r3, [r0, #-1]
 8009b30:	460b      	mov	r3, r1
 8009b32:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 8009b36:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8009b3a:	4283      	cmp	r3, r0
 8009b3c:	f0c0 8158 	bcc.w	8009df0 <_vfprintf_r+0x990>
 8009b40:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 8009b44:	1a9b      	subs	r3, r3, r2
 8009b46:	4281      	cmp	r1, r0
 8009b48:	bf88      	it	hi
 8009b4a:	2300      	movhi	r3, #0
 8009b4c:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8009b50:	441a      	add	r2, r3
 8009b52:	ab26      	add	r3, sp, #152	@ 0x98
 8009b54:	1ad3      	subs	r3, r2, r3
 8009b56:	9a08      	ldr	r2, [sp, #32]
 8009b58:	931c      	str	r3, [sp, #112]	@ 0x70
 8009b5a:	2a01      	cmp	r2, #1
 8009b5c:	eb03 0502 	add.w	r5, r3, r2
 8009b60:	dc02      	bgt.n	8009b68 <_vfprintf_r+0x708>
 8009b62:	f01b 0f01 	tst.w	fp, #1
 8009b66:	d001      	beq.n	8009b6c <_vfprintf_r+0x70c>
 8009b68:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b6a:	441d      	add	r5, r3
 8009b6c:	2700      	movs	r7, #0
 8009b6e:	463e      	mov	r6, r7
 8009b70:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8009b74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b78:	9315      	str	r3, [sp, #84]	@ 0x54
 8009b7a:	970c      	str	r7, [sp, #48]	@ 0x30
 8009b7c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	f040 818f 	bne.w	8009ea2 <_vfprintf_r+0xa42>
 8009b84:	2300      	movs	r3, #0
 8009b86:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8009b8a:	9314      	str	r3, [sp, #80]	@ 0x50
 8009b8c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b8e:	42ab      	cmp	r3, r5
 8009b90:	bfb8      	it	lt
 8009b92:	462b      	movlt	r3, r5
 8009b94:	9315      	str	r3, [sp, #84]	@ 0x54
 8009b96:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8009b9a:	b113      	cbz	r3, 8009ba2 <_vfprintf_r+0x742>
 8009b9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	9315      	str	r3, [sp, #84]	@ 0x54
 8009ba2:	f01b 0302 	ands.w	r3, fp, #2
 8009ba6:	9320      	str	r3, [sp, #128]	@ 0x80
 8009ba8:	bf1e      	ittt	ne
 8009baa:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8009bac:	3302      	addne	r3, #2
 8009bae:	9315      	strne	r3, [sp, #84]	@ 0x54
 8009bb0:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8009bb4:	9321      	str	r3, [sp, #132]	@ 0x84
 8009bb6:	d121      	bne.n	8009bfc <_vfprintf_r+0x79c>
 8009bb8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009bba:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009bbc:	1a9b      	subs	r3, r3, r2
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009bc2:	dd1b      	ble.n	8009bfc <_vfprintf_r+0x79c>
 8009bc4:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8009bc8:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8009bca:	3201      	adds	r2, #1
 8009bcc:	2810      	cmp	r0, #16
 8009bce:	489e      	ldr	r0, [pc, #632]	@ (8009e48 <_vfprintf_r+0x9e8>)
 8009bd0:	f104 0108 	add.w	r1, r4, #8
 8009bd4:	6020      	str	r0, [r4, #0]
 8009bd6:	f300 8299 	bgt.w	800a10c <_vfprintf_r+0xcac>
 8009bda:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8009bdc:	2a07      	cmp	r2, #7
 8009bde:	4403      	add	r3, r0
 8009be0:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009be4:	6060      	str	r0, [r4, #4]
 8009be6:	f340 82a6 	ble.w	800a136 <_vfprintf_r+0xcd6>
 8009bea:	4641      	mov	r1, r8
 8009bec:	9807      	ldr	r0, [sp, #28]
 8009bee:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009bf0:	f000 fe82 	bl	800a8f8 <__sprint_r>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	f040 85d7 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 8009bfa:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009bfc:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 8009c00:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009c02:	b16a      	cbz	r2, 8009c20 <_vfprintf_r+0x7c0>
 8009c04:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8009c08:	6022      	str	r2, [r4, #0]
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	4413      	add	r3, r2
 8009c0e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009c10:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009c12:	6062      	str	r2, [r4, #4]
 8009c14:	4413      	add	r3, r2
 8009c16:	2b07      	cmp	r3, #7
 8009c18:	932b      	str	r3, [sp, #172]	@ 0xac
 8009c1a:	f300 828e 	bgt.w	800a13a <_vfprintf_r+0xcda>
 8009c1e:	3408      	adds	r4, #8
 8009c20:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009c22:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009c24:	b162      	cbz	r2, 8009c40 <_vfprintf_r+0x7e0>
 8009c26:	aa23      	add	r2, sp, #140	@ 0x8c
 8009c28:	6022      	str	r2, [r4, #0]
 8009c2a:	2202      	movs	r2, #2
 8009c2c:	4413      	add	r3, r2
 8009c2e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009c30:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009c32:	6062      	str	r2, [r4, #4]
 8009c34:	3301      	adds	r3, #1
 8009c36:	2b07      	cmp	r3, #7
 8009c38:	932b      	str	r3, [sp, #172]	@ 0xac
 8009c3a:	f300 8288 	bgt.w	800a14e <_vfprintf_r+0xcee>
 8009c3e:	3408      	adds	r4, #8
 8009c40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c42:	2b80      	cmp	r3, #128	@ 0x80
 8009c44:	d121      	bne.n	8009c8a <_vfprintf_r+0x82a>
 8009c46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c48:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009c4a:	1a9b      	subs	r3, r3, r2
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009c50:	dd1b      	ble.n	8009c8a <_vfprintf_r+0x82a>
 8009c52:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8009c56:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8009c58:	3201      	adds	r2, #1
 8009c5a:	2810      	cmp	r0, #16
 8009c5c:	487b      	ldr	r0, [pc, #492]	@ (8009e4c <_vfprintf_r+0x9ec>)
 8009c5e:	f104 0108 	add.w	r1, r4, #8
 8009c62:	6020      	str	r0, [r4, #0]
 8009c64:	f300 827d 	bgt.w	800a162 <_vfprintf_r+0xd02>
 8009c68:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8009c6a:	2a07      	cmp	r2, #7
 8009c6c:	4403      	add	r3, r0
 8009c6e:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009c72:	6060      	str	r0, [r4, #4]
 8009c74:	f340 828a 	ble.w	800a18c <_vfprintf_r+0xd2c>
 8009c78:	4641      	mov	r1, r8
 8009c7a:	9807      	ldr	r0, [sp, #28]
 8009c7c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009c7e:	f000 fe3b 	bl	800a8f8 <__sprint_r>
 8009c82:	2800      	cmp	r0, #0
 8009c84:	f040 8590 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 8009c88:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009c8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009c8c:	1b5b      	subs	r3, r3, r5
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	9314      	str	r3, [sp, #80]	@ 0x50
 8009c92:	dd1b      	ble.n	8009ccc <_vfprintf_r+0x86c>
 8009c94:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8009c98:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8009c9a:	3201      	adds	r2, #1
 8009c9c:	2810      	cmp	r0, #16
 8009c9e:	486b      	ldr	r0, [pc, #428]	@ (8009e4c <_vfprintf_r+0x9ec>)
 8009ca0:	f104 0108 	add.w	r1, r4, #8
 8009ca4:	6020      	str	r0, [r4, #0]
 8009ca6:	f300 8273 	bgt.w	800a190 <_vfprintf_r+0xd30>
 8009caa:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8009cac:	2a07      	cmp	r2, #7
 8009cae:	4403      	add	r3, r0
 8009cb0:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8009cb4:	6060      	str	r0, [r4, #4]
 8009cb6:	f340 8280 	ble.w	800a1ba <_vfprintf_r+0xd5a>
 8009cba:	4641      	mov	r1, r8
 8009cbc:	9807      	ldr	r0, [sp, #28]
 8009cbe:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009cc0:	f000 fe1a 	bl	800a8f8 <__sprint_r>
 8009cc4:	2800      	cmp	r0, #0
 8009cc6:	f040 856f 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 8009cca:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009ccc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009cce:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 8009cd2:	9314      	str	r3, [sp, #80]	@ 0x50
 8009cd4:	f040 8278 	bne.w	800a1c8 <_vfprintf_r+0xd68>
 8009cd8:	e9c4 a500 	strd	sl, r5, [r4]
 8009cdc:	441d      	add	r5, r3
 8009cde:	952c      	str	r5, [sp, #176]	@ 0xb0
 8009ce0:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	2b07      	cmp	r3, #7
 8009ce6:	932b      	str	r3, [sp, #172]	@ 0xac
 8009ce8:	f300 82b4 	bgt.w	800a254 <_vfprintf_r+0xdf4>
 8009cec:	3408      	adds	r4, #8
 8009cee:	f01b 0f04 	tst.w	fp, #4
 8009cf2:	f040 853b 	bne.w	800a76c <_vfprintf_r+0x130c>
 8009cf6:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 8009cfa:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8009cfc:	428a      	cmp	r2, r1
 8009cfe:	bfac      	ite	ge
 8009d00:	189b      	addge	r3, r3, r2
 8009d02:	185b      	addlt	r3, r3, r1
 8009d04:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009d06:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009d08:	b13b      	cbz	r3, 8009d1a <_vfprintf_r+0x8ba>
 8009d0a:	4641      	mov	r1, r8
 8009d0c:	9807      	ldr	r0, [sp, #28]
 8009d0e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8009d10:	f000 fdf2 	bl	800a8f8 <__sprint_r>
 8009d14:	2800      	cmp	r0, #0
 8009d16:	f040 8547 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	932b      	str	r3, [sp, #172]	@ 0xac
 8009d1e:	f1b9 0f00 	cmp.w	r9, #0
 8009d22:	f040 855d 	bne.w	800a7e0 <_vfprintf_r+0x1380>
 8009d26:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009d28:	ac2d      	add	r4, sp, #180	@ 0xb4
 8009d2a:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 8009d2e:	e416      	b.n	800955e <_vfprintf_r+0xfe>
 8009d30:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009d34:	e6aa      	b.n	8009a8c <_vfprintf_r+0x62c>
 8009d36:	f803 0b01 	strb.w	r0, [r3], #1
 8009d3a:	e680      	b.n	8009a3e <_vfprintf_r+0x5de>
 8009d3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d3e:	2b46      	cmp	r3, #70	@ 0x46
 8009d40:	d004      	beq.n	8009d4c <_vfprintf_r+0x8ec>
 8009d42:	2b45      	cmp	r3, #69	@ 0x45
 8009d44:	d11c      	bne.n	8009d80 <_vfprintf_r+0x920>
 8009d46:	1c6e      	adds	r6, r5, #1
 8009d48:	2302      	movs	r3, #2
 8009d4a:	e001      	b.n	8009d50 <_vfprintf_r+0x8f0>
 8009d4c:	462e      	mov	r6, r5
 8009d4e:	2303      	movs	r3, #3
 8009d50:	aa28      	add	r2, sp, #160	@ 0xa0
 8009d52:	9204      	str	r2, [sp, #16]
 8009d54:	aa25      	add	r2, sp, #148	@ 0x94
 8009d56:	9203      	str	r2, [sp, #12]
 8009d58:	aa24      	add	r2, sp, #144	@ 0x90
 8009d5a:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009d5e:	9300      	str	r3, [sp, #0]
 8009d60:	9807      	ldr	r0, [sp, #28]
 8009d62:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8009d66:	f002 f803 	bl	800bd70 <_dtoa_r>
 8009d6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d6c:	4682      	mov	sl, r0
 8009d6e:	2b47      	cmp	r3, #71	@ 0x47
 8009d70:	d119      	bne.n	8009da6 <_vfprintf_r+0x946>
 8009d72:	f01b 0f01 	tst.w	fp, #1
 8009d76:	d105      	bne.n	8009d84 <_vfprintf_r+0x924>
 8009d78:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009d7a:	eba3 030a 	sub.w	r3, r3, sl
 8009d7e:	e697      	b.n	8009ab0 <_vfprintf_r+0x650>
 8009d80:	462e      	mov	r6, r5
 8009d82:	e7e1      	b.n	8009d48 <_vfprintf_r+0x8e8>
 8009d84:	1987      	adds	r7, r0, r6
 8009d86:	2200      	movs	r2, #0
 8009d88:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	f7f6 fe0b 	bl	80009a8 <__aeabi_dcmpeq>
 8009d92:	b100      	cbz	r0, 8009d96 <_vfprintf_r+0x936>
 8009d94:	9728      	str	r7, [sp, #160]	@ 0xa0
 8009d96:	2230      	movs	r2, #48	@ 0x30
 8009d98:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009d9a:	429f      	cmp	r7, r3
 8009d9c:	d9ec      	bls.n	8009d78 <_vfprintf_r+0x918>
 8009d9e:	1c59      	adds	r1, r3, #1
 8009da0:	9128      	str	r1, [sp, #160]	@ 0xa0
 8009da2:	701a      	strb	r2, [r3, #0]
 8009da4:	e7f8      	b.n	8009d98 <_vfprintf_r+0x938>
 8009da6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009da8:	1987      	adds	r7, r0, r6
 8009daa:	2b46      	cmp	r3, #70	@ 0x46
 8009dac:	d1eb      	bne.n	8009d86 <_vfprintf_r+0x926>
 8009dae:	7803      	ldrb	r3, [r0, #0]
 8009db0:	2b30      	cmp	r3, #48	@ 0x30
 8009db2:	d109      	bne.n	8009dc8 <_vfprintf_r+0x968>
 8009db4:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8009db8:	2200      	movs	r2, #0
 8009dba:	2300      	movs	r3, #0
 8009dbc:	f7f6 fdf4 	bl	80009a8 <__aeabi_dcmpeq>
 8009dc0:	b910      	cbnz	r0, 8009dc8 <_vfprintf_r+0x968>
 8009dc2:	f1c6 0601 	rsb	r6, r6, #1
 8009dc6:	9624      	str	r6, [sp, #144]	@ 0x90
 8009dc8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009dca:	441f      	add	r7, r3
 8009dcc:	e7db      	b.n	8009d86 <_vfprintf_r+0x926>
 8009dce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009dd0:	2b46      	cmp	r3, #70	@ 0x46
 8009dd2:	f47f ae7b 	bne.w	8009acc <_vfprintf_r+0x66c>
 8009dd6:	f00b 0301 	and.w	r3, fp, #1
 8009dda:	2e00      	cmp	r6, #0
 8009ddc:	ea43 0305 	orr.w	r3, r3, r5
 8009de0:	dd25      	ble.n	8009e2e <_vfprintf_r+0x9ce>
 8009de2:	b37b      	cbz	r3, 8009e44 <_vfprintf_r+0x9e4>
 8009de4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009de6:	18f3      	adds	r3, r6, r3
 8009de8:	441d      	add	r5, r3
 8009dea:	2366      	movs	r3, #102	@ 0x66
 8009dec:	930a      	str	r3, [sp, #40]	@ 0x28
 8009dee:	e032      	b.n	8009e56 <_vfprintf_r+0x9f6>
 8009df0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009df4:	f805 6f01 	strb.w	r6, [r5, #1]!
 8009df8:	e69f      	b.n	8009b3a <_vfprintf_r+0x6da>
 8009dfa:	b941      	cbnz	r1, 8009e0e <_vfprintf_r+0x9ae>
 8009dfc:	2230      	movs	r2, #48	@ 0x30
 8009dfe:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 8009e02:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 8009e06:	3330      	adds	r3, #48	@ 0x30
 8009e08:	f802 3b01 	strb.w	r3, [r2], #1
 8009e0c:	e6a1      	b.n	8009b52 <_vfprintf_r+0x6f2>
 8009e0e:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8009e12:	e7f8      	b.n	8009e06 <_vfprintf_r+0x9a6>
 8009e14:	9b08      	ldr	r3, [sp, #32]
 8009e16:	42b3      	cmp	r3, r6
 8009e18:	dd0d      	ble.n	8009e36 <_vfprintf_r+0x9d6>
 8009e1a:	9b08      	ldr	r3, [sp, #32]
 8009e1c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009e1e:	2e00      	cmp	r6, #0
 8009e20:	eb03 0502 	add.w	r5, r3, r2
 8009e24:	dc0c      	bgt.n	8009e40 <_vfprintf_r+0x9e0>
 8009e26:	f1c6 0301 	rsb	r3, r6, #1
 8009e2a:	441d      	add	r5, r3
 8009e2c:	e008      	b.n	8009e40 <_vfprintf_r+0x9e0>
 8009e2e:	b17b      	cbz	r3, 8009e50 <_vfprintf_r+0x9f0>
 8009e30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009e32:	3301      	adds	r3, #1
 8009e34:	e7d8      	b.n	8009de8 <_vfprintf_r+0x988>
 8009e36:	f01b 0f01 	tst.w	fp, #1
 8009e3a:	d01f      	beq.n	8009e7c <_vfprintf_r+0xa1c>
 8009e3c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009e3e:	18f5      	adds	r5, r6, r3
 8009e40:	2367      	movs	r3, #103	@ 0x67
 8009e42:	e7d3      	b.n	8009dec <_vfprintf_r+0x98c>
 8009e44:	4635      	mov	r5, r6
 8009e46:	e7d0      	b.n	8009dea <_vfprintf_r+0x98a>
 8009e48:	0800ddf4 	.word	0x0800ddf4
 8009e4c:	0800dde4 	.word	0x0800dde4
 8009e50:	2366      	movs	r3, #102	@ 0x66
 8009e52:	2501      	movs	r5, #1
 8009e54:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e56:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 8009e5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e5c:	d01f      	beq.n	8009e9e <_vfprintf_r+0xa3e>
 8009e5e:	2700      	movs	r7, #0
 8009e60:	2e00      	cmp	r6, #0
 8009e62:	970c      	str	r7, [sp, #48]	@ 0x30
 8009e64:	f77f ae8a 	ble.w	8009b7c <_vfprintf_r+0x71c>
 8009e68:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	2bff      	cmp	r3, #255	@ 0xff
 8009e6e:	d107      	bne.n	8009e80 <_vfprintf_r+0xa20>
 8009e70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e72:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009e74:	443b      	add	r3, r7
 8009e76:	fb02 5503 	mla	r5, r2, r3, r5
 8009e7a:	e67f      	b.n	8009b7c <_vfprintf_r+0x71c>
 8009e7c:	4635      	mov	r5, r6
 8009e7e:	e7df      	b.n	8009e40 <_vfprintf_r+0x9e0>
 8009e80:	42b3      	cmp	r3, r6
 8009e82:	daf5      	bge.n	8009e70 <_vfprintf_r+0xa10>
 8009e84:	1af6      	subs	r6, r6, r3
 8009e86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e88:	785b      	ldrb	r3, [r3, #1]
 8009e8a:	b133      	cbz	r3, 8009e9a <_vfprintf_r+0xa3a>
 8009e8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e8e:	3301      	adds	r3, #1
 8009e90:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e94:	3301      	adds	r3, #1
 8009e96:	930d      	str	r3, [sp, #52]	@ 0x34
 8009e98:	e7e6      	b.n	8009e68 <_vfprintf_r+0xa08>
 8009e9a:	3701      	adds	r7, #1
 8009e9c:	e7e4      	b.n	8009e68 <_vfprintf_r+0xa08>
 8009e9e:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8009ea0:	e66c      	b.n	8009b7c <_vfprintf_r+0x71c>
 8009ea2:	232d      	movs	r3, #45	@ 0x2d
 8009ea4:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8009ea8:	e66c      	b.n	8009b84 <_vfprintf_r+0x724>
 8009eaa:	f01b 0f20 	tst.w	fp, #32
 8009eae:	d007      	beq.n	8009ec0 <_vfprintf_r+0xa60>
 8009eb0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009eb2:	6833      	ldr	r3, [r6, #0]
 8009eb4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009eb6:	17d2      	asrs	r2, r2, #31
 8009eb8:	e9c3 1200 	strd	r1, r2, [r3]
 8009ebc:	3604      	adds	r6, #4
 8009ebe:	e734      	b.n	8009d2a <_vfprintf_r+0x8ca>
 8009ec0:	f01b 0f10 	tst.w	fp, #16
 8009ec4:	d003      	beq.n	8009ece <_vfprintf_r+0xa6e>
 8009ec6:	6833      	ldr	r3, [r6, #0]
 8009ec8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009eca:	601a      	str	r2, [r3, #0]
 8009ecc:	e7f6      	b.n	8009ebc <_vfprintf_r+0xa5c>
 8009ece:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8009ed2:	d003      	beq.n	8009edc <_vfprintf_r+0xa7c>
 8009ed4:	6833      	ldr	r3, [r6, #0]
 8009ed6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009ed8:	801a      	strh	r2, [r3, #0]
 8009eda:	e7ef      	b.n	8009ebc <_vfprintf_r+0xa5c>
 8009edc:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8009ee0:	d0f1      	beq.n	8009ec6 <_vfprintf_r+0xa66>
 8009ee2:	6833      	ldr	r3, [r6, #0]
 8009ee4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009ee6:	701a      	strb	r2, [r3, #0]
 8009ee8:	e7e8      	b.n	8009ebc <_vfprintf_r+0xa5c>
 8009eea:	f04b 0b10 	orr.w	fp, fp, #16
 8009eee:	f01b 0320 	ands.w	r3, fp, #32
 8009ef2:	d01e      	beq.n	8009f32 <_vfprintf_r+0xad2>
 8009ef4:	3607      	adds	r6, #7
 8009ef6:	f026 0307 	bic.w	r3, r6, #7
 8009efa:	461a      	mov	r2, r3
 8009efc:	f852 6b08 	ldr.w	r6, [r2], #8
 8009f00:	685f      	ldr	r7, [r3, #4]
 8009f02:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009f04:	2300      	movs	r3, #0
 8009f06:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8009f10:	1c6a      	adds	r2, r5, #1
 8009f12:	f000 847a 	beq.w	800a80a <_vfprintf_r+0x13aa>
 8009f16:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8009f1a:	920c      	str	r2, [sp, #48]	@ 0x30
 8009f1c:	ea56 0207 	orrs.w	r2, r6, r7
 8009f20:	f040 8479 	bne.w	800a816 <_vfprintf_r+0x13b6>
 8009f24:	2d00      	cmp	r5, #0
 8009f26:	f000 80dc 	beq.w	800a0e2 <_vfprintf_r+0xc82>
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	f040 8476 	bne.w	800a81c <_vfprintf_r+0x13bc>
 8009f30:	e081      	b.n	800a036 <_vfprintf_r+0xbd6>
 8009f32:	4632      	mov	r2, r6
 8009f34:	f852 6b04 	ldr.w	r6, [r2], #4
 8009f38:	f01b 0710 	ands.w	r7, fp, #16
 8009f3c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009f3e:	d001      	beq.n	8009f44 <_vfprintf_r+0xae4>
 8009f40:	461f      	mov	r7, r3
 8009f42:	e7df      	b.n	8009f04 <_vfprintf_r+0xaa4>
 8009f44:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8009f48:	d001      	beq.n	8009f4e <_vfprintf_r+0xaee>
 8009f4a:	b2b6      	uxth	r6, r6
 8009f4c:	e7da      	b.n	8009f04 <_vfprintf_r+0xaa4>
 8009f4e:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8009f52:	d0d7      	beq.n	8009f04 <_vfprintf_r+0xaa4>
 8009f54:	b2f6      	uxtb	r6, r6
 8009f56:	e7f3      	b.n	8009f40 <_vfprintf_r+0xae0>
 8009f58:	4633      	mov	r3, r6
 8009f5a:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f5e:	2278      	movs	r2, #120	@ 0x78
 8009f60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f62:	f647 0330 	movw	r3, #30768	@ 0x7830
 8009f66:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8009f6a:	4b95      	ldr	r3, [pc, #596]	@ (800a1c0 <_vfprintf_r+0xd60>)
 8009f6c:	2700      	movs	r7, #0
 8009f6e:	931d      	str	r3, [sp, #116]	@ 0x74
 8009f70:	f04b 0b02 	orr.w	fp, fp, #2
 8009f74:	2302      	movs	r3, #2
 8009f76:	920a      	str	r2, [sp, #40]	@ 0x28
 8009f78:	e7c7      	b.n	8009f0a <_vfprintf_r+0xaaa>
 8009f7a:	4633      	mov	r3, r6
 8009f7c:	2600      	movs	r6, #0
 8009f7e:	f853 ab04 	ldr.w	sl, [r3], #4
 8009f82:	1c69      	adds	r1, r5, #1
 8009f84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f86:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8009f8a:	d00f      	beq.n	8009fac <_vfprintf_r+0xb4c>
 8009f8c:	462a      	mov	r2, r5
 8009f8e:	4631      	mov	r1, r6
 8009f90:	4650      	mov	r0, sl
 8009f92:	f001 fdd5 	bl	800bb40 <memchr>
 8009f96:	4681      	mov	r9, r0
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	f43f ac84 	beq.w	80098a6 <_vfprintf_r+0x446>
 8009f9e:	46b1      	mov	r9, r6
 8009fa0:	4637      	mov	r7, r6
 8009fa2:	eba0 050a 	sub.w	r5, r0, sl
 8009fa6:	9614      	str	r6, [sp, #80]	@ 0x50
 8009fa8:	960c      	str	r6, [sp, #48]	@ 0x30
 8009faa:	e5ef      	b.n	8009b8c <_vfprintf_r+0x72c>
 8009fac:	4650      	mov	r0, sl
 8009fae:	f7f6 f8cf 	bl	8000150 <strlen>
 8009fb2:	46b1      	mov	r9, r6
 8009fb4:	4605      	mov	r5, r0
 8009fb6:	e476      	b.n	80098a6 <_vfprintf_r+0x446>
 8009fb8:	f04b 0b10 	orr.w	fp, fp, #16
 8009fbc:	f01b 0320 	ands.w	r3, fp, #32
 8009fc0:	d009      	beq.n	8009fd6 <_vfprintf_r+0xb76>
 8009fc2:	3607      	adds	r6, #7
 8009fc4:	f026 0307 	bic.w	r3, r6, #7
 8009fc8:	461a      	mov	r2, r3
 8009fca:	f852 6b08 	ldr.w	r6, [r2], #8
 8009fce:	685f      	ldr	r7, [r3, #4]
 8009fd0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e799      	b.n	8009f0a <_vfprintf_r+0xaaa>
 8009fd6:	4632      	mov	r2, r6
 8009fd8:	f852 6b04 	ldr.w	r6, [r2], #4
 8009fdc:	f01b 0710 	ands.w	r7, fp, #16
 8009fe0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009fe2:	d001      	beq.n	8009fe8 <_vfprintf_r+0xb88>
 8009fe4:	461f      	mov	r7, r3
 8009fe6:	e7f4      	b.n	8009fd2 <_vfprintf_r+0xb72>
 8009fe8:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8009fec:	d001      	beq.n	8009ff2 <_vfprintf_r+0xb92>
 8009fee:	b2b6      	uxth	r6, r6
 8009ff0:	e7ef      	b.n	8009fd2 <_vfprintf_r+0xb72>
 8009ff2:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8009ff6:	d0ec      	beq.n	8009fd2 <_vfprintf_r+0xb72>
 8009ff8:	b2f6      	uxtb	r6, r6
 8009ffa:	e7f3      	b.n	8009fe4 <_vfprintf_r+0xb84>
 8009ffc:	4b71      	ldr	r3, [pc, #452]	@ (800a1c4 <_vfprintf_r+0xd64>)
 8009ffe:	f7ff bb43 	b.w	8009688 <_vfprintf_r+0x228>
 800a002:	4632      	mov	r2, r6
 800a004:	f852 6b04 	ldr.w	r6, [r2], #4
 800a008:	f01b 0710 	ands.w	r7, fp, #16
 800a00c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a00e:	d002      	beq.n	800a016 <_vfprintf_r+0xbb6>
 800a010:	461f      	mov	r7, r3
 800a012:	f7ff bb46 	b.w	80096a2 <_vfprintf_r+0x242>
 800a016:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 800a01a:	d002      	beq.n	800a022 <_vfprintf_r+0xbc2>
 800a01c:	b2b6      	uxth	r6, r6
 800a01e:	f7ff bb40 	b.w	80096a2 <_vfprintf_r+0x242>
 800a022:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800a026:	f43f ab3c 	beq.w	80096a2 <_vfprintf_r+0x242>
 800a02a:	b2f6      	uxtb	r6, r6
 800a02c:	e7f0      	b.n	800a010 <_vfprintf_r+0xbb0>
 800a02e:	2e0a      	cmp	r6, #10
 800a030:	f177 0300 	sbcs.w	r3, r7, #0
 800a034:	d207      	bcs.n	800a046 <_vfprintf_r+0xbe6>
 800a036:	3630      	adds	r6, #48	@ 0x30
 800a038:	b2f6      	uxtb	r6, r6
 800a03a:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 800a03e:	f20d 1a57 	addw	sl, sp, #343	@ 0x157
 800a042:	f000 bc07 	b.w	800a854 <_vfprintf_r+0x13f4>
 800a046:	2300      	movs	r3, #0
 800a048:	9308      	str	r3, [sp, #32]
 800a04a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a04c:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 800a050:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a054:	9314      	str	r3, [sp, #80]	@ 0x50
 800a056:	220a      	movs	r2, #10
 800a058:	2300      	movs	r3, #0
 800a05a:	4630      	mov	r0, r6
 800a05c:	4639      	mov	r1, r7
 800a05e:	f7f6 fd63 	bl	8000b28 <__aeabi_uldivmod>
 800a062:	3230      	adds	r2, #48	@ 0x30
 800a064:	f809 2c01 	strb.w	r2, [r9, #-1]
 800a068:	9a08      	ldr	r2, [sp, #32]
 800a06a:	4683      	mov	fp, r0
 800a06c:	3201      	adds	r2, #1
 800a06e:	9208      	str	r2, [sp, #32]
 800a070:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a072:	460b      	mov	r3, r1
 800a074:	f109 3aff 	add.w	sl, r9, #4294967295
 800a078:	b1e2      	cbz	r2, 800a0b4 <_vfprintf_r+0xc54>
 800a07a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a07c:	9908      	ldr	r1, [sp, #32]
 800a07e:	7812      	ldrb	r2, [r2, #0]
 800a080:	4291      	cmp	r1, r2
 800a082:	d117      	bne.n	800a0b4 <_vfprintf_r+0xc54>
 800a084:	29ff      	cmp	r1, #255	@ 0xff
 800a086:	d015      	beq.n	800a0b4 <_vfprintf_r+0xc54>
 800a088:	2e0a      	cmp	r6, #10
 800a08a:	f177 0200 	sbcs.w	r2, r7, #0
 800a08e:	d311      	bcc.n	800a0b4 <_vfprintf_r+0xc54>
 800a090:	9308      	str	r3, [sp, #32]
 800a092:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a094:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800a096:	ebaa 0a03 	sub.w	sl, sl, r3
 800a09a:	461a      	mov	r2, r3
 800a09c:	4650      	mov	r0, sl
 800a09e:	f001 fcfb 	bl	800ba98 <strncpy>
 800a0a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0a4:	785a      	ldrb	r2, [r3, #1]
 800a0a6:	9b08      	ldr	r3, [sp, #32]
 800a0a8:	b11a      	cbz	r2, 800a0b2 <_vfprintf_r+0xc52>
 800a0aa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a0ac:	3201      	adds	r2, #1
 800a0ae:	920d      	str	r2, [sp, #52]	@ 0x34
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	9208      	str	r2, [sp, #32]
 800a0b4:	2e0a      	cmp	r6, #10
 800a0b6:	f177 0700 	sbcs.w	r7, r7, #0
 800a0ba:	f0c0 83cb 	bcc.w	800a854 <_vfprintf_r+0x13f4>
 800a0be:	465e      	mov	r6, fp
 800a0c0:	461f      	mov	r7, r3
 800a0c2:	46d1      	mov	r9, sl
 800a0c4:	e7c7      	b.n	800a056 <_vfprintf_r+0xbf6>
 800a0c6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a0c8:	f006 030f 	and.w	r3, r6, #15
 800a0cc:	5cd3      	ldrb	r3, [r2, r3]
 800a0ce:	0936      	lsrs	r6, r6, #4
 800a0d0:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800a0d4:	093f      	lsrs	r7, r7, #4
 800a0d6:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800a0da:	ea56 0307 	orrs.w	r3, r6, r7
 800a0de:	d1f2      	bne.n	800a0c6 <_vfprintf_r+0xc66>
 800a0e0:	e3b8      	b.n	800a854 <_vfprintf_r+0x13f4>
 800a0e2:	b923      	cbnz	r3, 800a0ee <_vfprintf_r+0xc8e>
 800a0e4:	f01b 0f01 	tst.w	fp, #1
 800a0e8:	d001      	beq.n	800a0ee <_vfprintf_r+0xc8e>
 800a0ea:	2630      	movs	r6, #48	@ 0x30
 800a0ec:	e7a5      	b.n	800a03a <_vfprintf_r+0xbda>
 800a0ee:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 800a0f2:	e3af      	b.n	800a854 <_vfprintf_r+0x13f4>
 800a0f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	f000 8378 	beq.w	800a7ec <_vfprintf_r+0x138c>
 800a0fc:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 800a100:	2300      	movs	r3, #0
 800a102:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a104:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800a108:	f7ff bb60 	b.w	80097cc <_vfprintf_r+0x36c>
 800a10c:	2010      	movs	r0, #16
 800a10e:	2a07      	cmp	r2, #7
 800a110:	4403      	add	r3, r0
 800a112:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a116:	6060      	str	r0, [r4, #4]
 800a118:	dd08      	ble.n	800a12c <_vfprintf_r+0xccc>
 800a11a:	4641      	mov	r1, r8
 800a11c:	9807      	ldr	r0, [sp, #28]
 800a11e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a120:	f000 fbea 	bl	800a8f8 <__sprint_r>
 800a124:	2800      	cmp	r0, #0
 800a126:	f040 833f 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a12a:	a92d      	add	r1, sp, #180	@ 0xb4
 800a12c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a12e:	460c      	mov	r4, r1
 800a130:	3b10      	subs	r3, #16
 800a132:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a134:	e546      	b.n	8009bc4 <_vfprintf_r+0x764>
 800a136:	460c      	mov	r4, r1
 800a138:	e560      	b.n	8009bfc <_vfprintf_r+0x79c>
 800a13a:	4641      	mov	r1, r8
 800a13c:	9807      	ldr	r0, [sp, #28]
 800a13e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a140:	f000 fbda 	bl	800a8f8 <__sprint_r>
 800a144:	2800      	cmp	r0, #0
 800a146:	f040 832f 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a14a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a14c:	e568      	b.n	8009c20 <_vfprintf_r+0x7c0>
 800a14e:	4641      	mov	r1, r8
 800a150:	9807      	ldr	r0, [sp, #28]
 800a152:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a154:	f000 fbd0 	bl	800a8f8 <__sprint_r>
 800a158:	2800      	cmp	r0, #0
 800a15a:	f040 8325 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a15e:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a160:	e56e      	b.n	8009c40 <_vfprintf_r+0x7e0>
 800a162:	2010      	movs	r0, #16
 800a164:	2a07      	cmp	r2, #7
 800a166:	4403      	add	r3, r0
 800a168:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a16c:	6060      	str	r0, [r4, #4]
 800a16e:	dd08      	ble.n	800a182 <_vfprintf_r+0xd22>
 800a170:	4641      	mov	r1, r8
 800a172:	9807      	ldr	r0, [sp, #28]
 800a174:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a176:	f000 fbbf 	bl	800a8f8 <__sprint_r>
 800a17a:	2800      	cmp	r0, #0
 800a17c:	f040 8314 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a180:	a92d      	add	r1, sp, #180	@ 0xb4
 800a182:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a184:	460c      	mov	r4, r1
 800a186:	3b10      	subs	r3, #16
 800a188:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a18a:	e562      	b.n	8009c52 <_vfprintf_r+0x7f2>
 800a18c:	460c      	mov	r4, r1
 800a18e:	e57c      	b.n	8009c8a <_vfprintf_r+0x82a>
 800a190:	2010      	movs	r0, #16
 800a192:	2a07      	cmp	r2, #7
 800a194:	4403      	add	r3, r0
 800a196:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a19a:	6060      	str	r0, [r4, #4]
 800a19c:	dd08      	ble.n	800a1b0 <_vfprintf_r+0xd50>
 800a19e:	4641      	mov	r1, r8
 800a1a0:	9807      	ldr	r0, [sp, #28]
 800a1a2:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a1a4:	f000 fba8 	bl	800a8f8 <__sprint_r>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	f040 82fd 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a1ae:	a92d      	add	r1, sp, #180	@ 0xb4
 800a1b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	3b10      	subs	r3, #16
 800a1b6:	9314      	str	r3, [sp, #80]	@ 0x50
 800a1b8:	e56c      	b.n	8009c94 <_vfprintf_r+0x834>
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	e586      	b.n	8009ccc <_vfprintf_r+0x86c>
 800a1be:	bf00      	nop
 800a1c0:	0800dda0 	.word	0x0800dda0
 800a1c4:	0800ddb1 	.word	0x0800ddb1
 800a1c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1ca:	2b65      	cmp	r3, #101	@ 0x65
 800a1cc:	f340 8232 	ble.w	800a634 <_vfprintf_r+0x11d4>
 800a1d0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	f7f6 fbe6 	bl	80009a8 <__aeabi_dcmpeq>
 800a1dc:	2800      	cmp	r0, #0
 800a1de:	d069      	beq.n	800a2b4 <_vfprintf_r+0xe54>
 800a1e0:	4b6e      	ldr	r3, [pc, #440]	@ (800a39c <_vfprintf_r+0xf3c>)
 800a1e2:	6023      	str	r3, [r4, #0]
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	6063      	str	r3, [r4, #4]
 800a1e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a1ee:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	2b07      	cmp	r3, #7
 800a1f4:	932b      	str	r3, [sp, #172]	@ 0xac
 800a1f6:	dc37      	bgt.n	800a268 <_vfprintf_r+0xe08>
 800a1f8:	3408      	adds	r4, #8
 800a1fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a1fc:	9a08      	ldr	r2, [sp, #32]
 800a1fe:	4293      	cmp	r3, r2
 800a200:	db03      	blt.n	800a20a <_vfprintf_r+0xdaa>
 800a202:	f01b 0f01 	tst.w	fp, #1
 800a206:	f43f ad72 	beq.w	8009cee <_vfprintf_r+0x88e>
 800a20a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a20c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a20e:	6023      	str	r3, [r4, #0]
 800a210:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a212:	6063      	str	r3, [r4, #4]
 800a214:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a216:	4413      	add	r3, r2
 800a218:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a21a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a21c:	3301      	adds	r3, #1
 800a21e:	2b07      	cmp	r3, #7
 800a220:	932b      	str	r3, [sp, #172]	@ 0xac
 800a222:	dc2b      	bgt.n	800a27c <_vfprintf_r+0xe1c>
 800a224:	3408      	adds	r4, #8
 800a226:	9b08      	ldr	r3, [sp, #32]
 800a228:	1e5d      	subs	r5, r3, #1
 800a22a:	2d00      	cmp	r5, #0
 800a22c:	f77f ad5f 	ble.w	8009cee <_vfprintf_r+0x88e>
 800a230:	2710      	movs	r7, #16
 800a232:	4e5b      	ldr	r6, [pc, #364]	@ (800a3a0 <_vfprintf_r+0xf40>)
 800a234:	2d10      	cmp	r5, #16
 800a236:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a23a:	f104 0108 	add.w	r1, r4, #8
 800a23e:	f103 0301 	add.w	r3, r3, #1
 800a242:	6026      	str	r6, [r4, #0]
 800a244:	dc24      	bgt.n	800a290 <_vfprintf_r+0xe30>
 800a246:	6065      	str	r5, [r4, #4]
 800a248:	2b07      	cmp	r3, #7
 800a24a:	4415      	add	r5, r2
 800a24c:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800a250:	f340 8289 	ble.w	800a766 <_vfprintf_r+0x1306>
 800a254:	4641      	mov	r1, r8
 800a256:	9807      	ldr	r0, [sp, #28]
 800a258:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a25a:	f000 fb4d 	bl	800a8f8 <__sprint_r>
 800a25e:	2800      	cmp	r0, #0
 800a260:	f040 82a2 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a264:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a266:	e542      	b.n	8009cee <_vfprintf_r+0x88e>
 800a268:	4641      	mov	r1, r8
 800a26a:	9807      	ldr	r0, [sp, #28]
 800a26c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a26e:	f000 fb43 	bl	800a8f8 <__sprint_r>
 800a272:	2800      	cmp	r0, #0
 800a274:	f040 8298 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a278:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a27a:	e7be      	b.n	800a1fa <_vfprintf_r+0xd9a>
 800a27c:	4641      	mov	r1, r8
 800a27e:	9807      	ldr	r0, [sp, #28]
 800a280:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a282:	f000 fb39 	bl	800a8f8 <__sprint_r>
 800a286:	2800      	cmp	r0, #0
 800a288:	f040 828e 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a28c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a28e:	e7ca      	b.n	800a226 <_vfprintf_r+0xdc6>
 800a290:	3210      	adds	r2, #16
 800a292:	2b07      	cmp	r3, #7
 800a294:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a298:	6067      	str	r7, [r4, #4]
 800a29a:	dd08      	ble.n	800a2ae <_vfprintf_r+0xe4e>
 800a29c:	4641      	mov	r1, r8
 800a29e:	9807      	ldr	r0, [sp, #28]
 800a2a0:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a2a2:	f000 fb29 	bl	800a8f8 <__sprint_r>
 800a2a6:	2800      	cmp	r0, #0
 800a2a8:	f040 827e 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a2ac:	a92d      	add	r1, sp, #180	@ 0xb4
 800a2ae:	460c      	mov	r4, r1
 800a2b0:	3d10      	subs	r5, #16
 800a2b2:	e7bf      	b.n	800a234 <_vfprintf_r+0xdd4>
 800a2b4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	dc74      	bgt.n	800a3a4 <_vfprintf_r+0xf44>
 800a2ba:	4b38      	ldr	r3, [pc, #224]	@ (800a39c <_vfprintf_r+0xf3c>)
 800a2bc:	6023      	str	r3, [r4, #0]
 800a2be:	2301      	movs	r3, #1
 800a2c0:	6063      	str	r3, [r4, #4]
 800a2c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a2c4:	3301      	adds	r3, #1
 800a2c6:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a2c8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a2ca:	3301      	adds	r3, #1
 800a2cc:	2b07      	cmp	r3, #7
 800a2ce:	932b      	str	r3, [sp, #172]	@ 0xac
 800a2d0:	dc3d      	bgt.n	800a34e <_vfprintf_r+0xeee>
 800a2d2:	3408      	adds	r4, #8
 800a2d4:	9908      	ldr	r1, [sp, #32]
 800a2d6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a2d8:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 800a2da:	430b      	orrs	r3, r1
 800a2dc:	f00b 0101 	and.w	r1, fp, #1
 800a2e0:	430b      	orrs	r3, r1
 800a2e2:	f43f ad04 	beq.w	8009cee <_vfprintf_r+0x88e>
 800a2e6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a2e8:	6023      	str	r3, [r4, #0]
 800a2ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a2ec:	441a      	add	r2, r3
 800a2ee:	6063      	str	r3, [r4, #4]
 800a2f0:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a2f2:	922c      	str	r2, [sp, #176]	@ 0xb0
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	2b07      	cmp	r3, #7
 800a2f8:	932b      	str	r3, [sp, #172]	@ 0xac
 800a2fa:	dc32      	bgt.n	800a362 <_vfprintf_r+0xf02>
 800a2fc:	3408      	adds	r4, #8
 800a2fe:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800a300:	2d00      	cmp	r5, #0
 800a302:	da1b      	bge.n	800a33c <_vfprintf_r+0xedc>
 800a304:	4623      	mov	r3, r4
 800a306:	2710      	movs	r7, #16
 800a308:	4e25      	ldr	r6, [pc, #148]	@ (800a3a0 <_vfprintf_r+0xf40>)
 800a30a:	426d      	negs	r5, r5
 800a30c:	2d10      	cmp	r5, #16
 800a30e:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 800a312:	f104 0408 	add.w	r4, r4, #8
 800a316:	f102 0201 	add.w	r2, r2, #1
 800a31a:	601e      	str	r6, [r3, #0]
 800a31c:	dc2b      	bgt.n	800a376 <_vfprintf_r+0xf16>
 800a31e:	605d      	str	r5, [r3, #4]
 800a320:	2a07      	cmp	r2, #7
 800a322:	440d      	add	r5, r1
 800a324:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 800a328:	dd08      	ble.n	800a33c <_vfprintf_r+0xedc>
 800a32a:	4641      	mov	r1, r8
 800a32c:	9807      	ldr	r0, [sp, #28]
 800a32e:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a330:	f000 fae2 	bl	800a8f8 <__sprint_r>
 800a334:	2800      	cmp	r0, #0
 800a336:	f040 8237 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a33a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a33c:	9b08      	ldr	r3, [sp, #32]
 800a33e:	9a08      	ldr	r2, [sp, #32]
 800a340:	6063      	str	r3, [r4, #4]
 800a342:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a344:	f8c4 a000 	str.w	sl, [r4]
 800a348:	4413      	add	r3, r2
 800a34a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a34c:	e4c8      	b.n	8009ce0 <_vfprintf_r+0x880>
 800a34e:	4641      	mov	r1, r8
 800a350:	9807      	ldr	r0, [sp, #28]
 800a352:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a354:	f000 fad0 	bl	800a8f8 <__sprint_r>
 800a358:	2800      	cmp	r0, #0
 800a35a:	f040 8225 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a35e:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a360:	e7b8      	b.n	800a2d4 <_vfprintf_r+0xe74>
 800a362:	4641      	mov	r1, r8
 800a364:	9807      	ldr	r0, [sp, #28]
 800a366:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a368:	f000 fac6 	bl	800a8f8 <__sprint_r>
 800a36c:	2800      	cmp	r0, #0
 800a36e:	f040 821b 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a372:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a374:	e7c3      	b.n	800a2fe <_vfprintf_r+0xe9e>
 800a376:	3110      	adds	r1, #16
 800a378:	2a07      	cmp	r2, #7
 800a37a:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 800a37e:	605f      	str	r7, [r3, #4]
 800a380:	dd08      	ble.n	800a394 <_vfprintf_r+0xf34>
 800a382:	4641      	mov	r1, r8
 800a384:	9807      	ldr	r0, [sp, #28]
 800a386:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a388:	f000 fab6 	bl	800a8f8 <__sprint_r>
 800a38c:	2800      	cmp	r0, #0
 800a38e:	f040 820b 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a392:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a394:	4623      	mov	r3, r4
 800a396:	3d10      	subs	r5, #16
 800a398:	e7b8      	b.n	800a30c <_vfprintf_r+0xeac>
 800a39a:	bf00      	nop
 800a39c:	0800ddc2 	.word	0x0800ddc2
 800a3a0:	0800dde4 	.word	0x0800dde4
 800a3a4:	9b08      	ldr	r3, [sp, #32]
 800a3a6:	4453      	add	r3, sl
 800a3a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3aa:	9b08      	ldr	r3, [sp, #32]
 800a3ac:	42b3      	cmp	r3, r6
 800a3ae:	bfa8      	it	ge
 800a3b0:	4633      	movge	r3, r6
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	461d      	mov	r5, r3
 800a3b6:	dd0b      	ble.n	800a3d0 <_vfprintf_r+0xf70>
 800a3b8:	e9c4 a300 	strd	sl, r3, [r4]
 800a3bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a3be:	442b      	add	r3, r5
 800a3c0:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a3c2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	2b07      	cmp	r3, #7
 800a3c8:	932b      	str	r3, [sp, #172]	@ 0xac
 800a3ca:	f300 8082 	bgt.w	800a4d2 <_vfprintf_r+0x1072>
 800a3ce:	3408      	adds	r4, #8
 800a3d0:	2d00      	cmp	r5, #0
 800a3d2:	bfb4      	ite	lt
 800a3d4:	4635      	movlt	r5, r6
 800a3d6:	1b75      	subge	r5, r6, r5
 800a3d8:	2d00      	cmp	r5, #0
 800a3da:	dd19      	ble.n	800a410 <_vfprintf_r+0xfb0>
 800a3dc:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a3e0:	4893      	ldr	r0, [pc, #588]	@ (800a630 <_vfprintf_r+0x11d0>)
 800a3e2:	2d10      	cmp	r5, #16
 800a3e4:	f103 0301 	add.w	r3, r3, #1
 800a3e8:	f104 0108 	add.w	r1, r4, #8
 800a3ec:	6020      	str	r0, [r4, #0]
 800a3ee:	dc7a      	bgt.n	800a4e6 <_vfprintf_r+0x1086>
 800a3f0:	6065      	str	r5, [r4, #4]
 800a3f2:	2b07      	cmp	r3, #7
 800a3f4:	4415      	add	r5, r2
 800a3f6:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800a3fa:	f340 8087 	ble.w	800a50c <_vfprintf_r+0x10ac>
 800a3fe:	4641      	mov	r1, r8
 800a400:	9807      	ldr	r0, [sp, #28]
 800a402:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a404:	f000 fa78 	bl	800a8f8 <__sprint_r>
 800a408:	2800      	cmp	r0, #0
 800a40a:	f040 81cd 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a40e:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a410:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 800a414:	4456      	add	r6, sl
 800a416:	d008      	beq.n	800a42a <_vfprintf_r+0xfca>
 800a418:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d178      	bne.n	800a510 <_vfprintf_r+0x10b0>
 800a41e:	2f00      	cmp	r7, #0
 800a420:	d178      	bne.n	800a514 <_vfprintf_r+0x10b4>
 800a422:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a424:	429e      	cmp	r6, r3
 800a426:	bf28      	it	cs
 800a428:	461e      	movcs	r6, r3
 800a42a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a42c:	9a08      	ldr	r2, [sp, #32]
 800a42e:	4293      	cmp	r3, r2
 800a430:	db02      	blt.n	800a438 <_vfprintf_r+0xfd8>
 800a432:	f01b 0f01 	tst.w	fp, #1
 800a436:	d00e      	beq.n	800a456 <_vfprintf_r+0xff6>
 800a438:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a43a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a43c:	6023      	str	r3, [r4, #0]
 800a43e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a440:	6063      	str	r3, [r4, #4]
 800a442:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a444:	4413      	add	r3, r2
 800a446:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a448:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a44a:	3301      	adds	r3, #1
 800a44c:	2b07      	cmp	r3, #7
 800a44e:	932b      	str	r3, [sp, #172]	@ 0xac
 800a450:	f300 80da 	bgt.w	800a608 <_vfprintf_r+0x11a8>
 800a454:	3408      	adds	r4, #8
 800a456:	9b08      	ldr	r3, [sp, #32]
 800a458:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 800a45a:	1bdf      	subs	r7, r3, r7
 800a45c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a45e:	1b9b      	subs	r3, r3, r6
 800a460:	429f      	cmp	r7, r3
 800a462:	bfa8      	it	ge
 800a464:	461f      	movge	r7, r3
 800a466:	2f00      	cmp	r7, #0
 800a468:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a46a:	dd0a      	ble.n	800a482 <_vfprintf_r+0x1022>
 800a46c:	443b      	add	r3, r7
 800a46e:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a470:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a472:	e9c4 6700 	strd	r6, r7, [r4]
 800a476:	3301      	adds	r3, #1
 800a478:	2b07      	cmp	r3, #7
 800a47a:	932b      	str	r3, [sp, #172]	@ 0xac
 800a47c:	f300 80ce 	bgt.w	800a61c <_vfprintf_r+0x11bc>
 800a480:	3408      	adds	r4, #8
 800a482:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800a484:	9b08      	ldr	r3, [sp, #32]
 800a486:	2f00      	cmp	r7, #0
 800a488:	eba3 0505 	sub.w	r5, r3, r5
 800a48c:	bfa8      	it	ge
 800a48e:	1bed      	subge	r5, r5, r7
 800a490:	2d00      	cmp	r5, #0
 800a492:	f77f ac2c 	ble.w	8009cee <_vfprintf_r+0x88e>
 800a496:	2710      	movs	r7, #16
 800a498:	4e65      	ldr	r6, [pc, #404]	@ (800a630 <_vfprintf_r+0x11d0>)
 800a49a:	2d10      	cmp	r5, #16
 800a49c:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a4a0:	f104 0108 	add.w	r1, r4, #8
 800a4a4:	f103 0301 	add.w	r3, r3, #1
 800a4a8:	6026      	str	r6, [r4, #0]
 800a4aa:	f77f aecc 	ble.w	800a246 <_vfprintf_r+0xde6>
 800a4ae:	3210      	adds	r2, #16
 800a4b0:	2b07      	cmp	r3, #7
 800a4b2:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a4b6:	6067      	str	r7, [r4, #4]
 800a4b8:	dd08      	ble.n	800a4cc <_vfprintf_r+0x106c>
 800a4ba:	4641      	mov	r1, r8
 800a4bc:	9807      	ldr	r0, [sp, #28]
 800a4be:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a4c0:	f000 fa1a 	bl	800a8f8 <__sprint_r>
 800a4c4:	2800      	cmp	r0, #0
 800a4c6:	f040 816f 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a4ca:	a92d      	add	r1, sp, #180	@ 0xb4
 800a4cc:	460c      	mov	r4, r1
 800a4ce:	3d10      	subs	r5, #16
 800a4d0:	e7e3      	b.n	800a49a <_vfprintf_r+0x103a>
 800a4d2:	4641      	mov	r1, r8
 800a4d4:	9807      	ldr	r0, [sp, #28]
 800a4d6:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a4d8:	f000 fa0e 	bl	800a8f8 <__sprint_r>
 800a4dc:	2800      	cmp	r0, #0
 800a4de:	f040 8163 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a4e2:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a4e4:	e774      	b.n	800a3d0 <_vfprintf_r+0xf70>
 800a4e6:	2010      	movs	r0, #16
 800a4e8:	2b07      	cmp	r3, #7
 800a4ea:	4402      	add	r2, r0
 800a4ec:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a4f0:	6060      	str	r0, [r4, #4]
 800a4f2:	dd08      	ble.n	800a506 <_vfprintf_r+0x10a6>
 800a4f4:	4641      	mov	r1, r8
 800a4f6:	9807      	ldr	r0, [sp, #28]
 800a4f8:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a4fa:	f000 f9fd 	bl	800a8f8 <__sprint_r>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	f040 8152 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a504:	a92d      	add	r1, sp, #180	@ 0xb4
 800a506:	460c      	mov	r4, r1
 800a508:	3d10      	subs	r5, #16
 800a50a:	e767      	b.n	800a3dc <_vfprintf_r+0xf7c>
 800a50c:	460c      	mov	r4, r1
 800a50e:	e77f      	b.n	800a410 <_vfprintf_r+0xfb0>
 800a510:	2f00      	cmp	r7, #0
 800a512:	d049      	beq.n	800a5a8 <_vfprintf_r+0x1148>
 800a514:	3f01      	subs	r7, #1
 800a516:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a518:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a51a:	6023      	str	r3, [r4, #0]
 800a51c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a51e:	6063      	str	r3, [r4, #4]
 800a520:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a522:	4413      	add	r3, r2
 800a524:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a526:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a528:	3301      	adds	r3, #1
 800a52a:	2b07      	cmp	r3, #7
 800a52c:	932b      	str	r3, [sp, #172]	@ 0xac
 800a52e:	dc42      	bgt.n	800a5b6 <_vfprintf_r+0x1156>
 800a530:	3408      	adds	r4, #8
 800a532:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a534:	781a      	ldrb	r2, [r3, #0]
 800a536:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a538:	1b9b      	subs	r3, r3, r6
 800a53a:	429a      	cmp	r2, r3
 800a53c:	bfa8      	it	ge
 800a53e:	461a      	movge	r2, r3
 800a540:	2a00      	cmp	r2, #0
 800a542:	4692      	mov	sl, r2
 800a544:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a546:	dd09      	ble.n	800a55c <_vfprintf_r+0x10fc>
 800a548:	4413      	add	r3, r2
 800a54a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a54c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a54e:	e9c4 6200 	strd	r6, r2, [r4]
 800a552:	3301      	adds	r3, #1
 800a554:	2b07      	cmp	r3, #7
 800a556:	932b      	str	r3, [sp, #172]	@ 0xac
 800a558:	dc37      	bgt.n	800a5ca <_vfprintf_r+0x116a>
 800a55a:	3408      	adds	r4, #8
 800a55c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a55e:	f1ba 0f00 	cmp.w	sl, #0
 800a562:	781d      	ldrb	r5, [r3, #0]
 800a564:	bfa8      	it	ge
 800a566:	eba5 050a 	subge.w	r5, r5, sl
 800a56a:	2d00      	cmp	r5, #0
 800a56c:	dd18      	ble.n	800a5a0 <_vfprintf_r+0x1140>
 800a56e:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a572:	482f      	ldr	r0, [pc, #188]	@ (800a630 <_vfprintf_r+0x11d0>)
 800a574:	2d10      	cmp	r5, #16
 800a576:	f103 0301 	add.w	r3, r3, #1
 800a57a:	f104 0108 	add.w	r1, r4, #8
 800a57e:	6020      	str	r0, [r4, #0]
 800a580:	dc2d      	bgt.n	800a5de <_vfprintf_r+0x117e>
 800a582:	6065      	str	r5, [r4, #4]
 800a584:	2b07      	cmp	r3, #7
 800a586:	4415      	add	r5, r2
 800a588:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800a58c:	dd3a      	ble.n	800a604 <_vfprintf_r+0x11a4>
 800a58e:	4641      	mov	r1, r8
 800a590:	9807      	ldr	r0, [sp, #28]
 800a592:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a594:	f000 f9b0 	bl	800a8f8 <__sprint_r>
 800a598:	2800      	cmp	r0, #0
 800a59a:	f040 8105 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a59e:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a5a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	441e      	add	r6, r3
 800a5a6:	e737      	b.n	800a418 <_vfprintf_r+0xfb8>
 800a5a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5aa:	3b01      	subs	r3, #1
 800a5ac:	930d      	str	r3, [sp, #52]	@ 0x34
 800a5ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5b0:	3b01      	subs	r3, #1
 800a5b2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a5b4:	e7af      	b.n	800a516 <_vfprintf_r+0x10b6>
 800a5b6:	4641      	mov	r1, r8
 800a5b8:	9807      	ldr	r0, [sp, #28]
 800a5ba:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a5bc:	f000 f99c 	bl	800a8f8 <__sprint_r>
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	f040 80f1 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a5c6:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a5c8:	e7b3      	b.n	800a532 <_vfprintf_r+0x10d2>
 800a5ca:	4641      	mov	r1, r8
 800a5cc:	9807      	ldr	r0, [sp, #28]
 800a5ce:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a5d0:	f000 f992 	bl	800a8f8 <__sprint_r>
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	f040 80e7 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a5da:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a5dc:	e7be      	b.n	800a55c <_vfprintf_r+0x10fc>
 800a5de:	2010      	movs	r0, #16
 800a5e0:	2b07      	cmp	r3, #7
 800a5e2:	4402      	add	r2, r0
 800a5e4:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a5e8:	6060      	str	r0, [r4, #4]
 800a5ea:	dd08      	ble.n	800a5fe <_vfprintf_r+0x119e>
 800a5ec:	4641      	mov	r1, r8
 800a5ee:	9807      	ldr	r0, [sp, #28]
 800a5f0:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a5f2:	f000 f981 	bl	800a8f8 <__sprint_r>
 800a5f6:	2800      	cmp	r0, #0
 800a5f8:	f040 80d6 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a5fc:	a92d      	add	r1, sp, #180	@ 0xb4
 800a5fe:	460c      	mov	r4, r1
 800a600:	3d10      	subs	r5, #16
 800a602:	e7b4      	b.n	800a56e <_vfprintf_r+0x110e>
 800a604:	460c      	mov	r4, r1
 800a606:	e7cb      	b.n	800a5a0 <_vfprintf_r+0x1140>
 800a608:	4641      	mov	r1, r8
 800a60a:	9807      	ldr	r0, [sp, #28]
 800a60c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a60e:	f000 f973 	bl	800a8f8 <__sprint_r>
 800a612:	2800      	cmp	r0, #0
 800a614:	f040 80c8 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a618:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a61a:	e71c      	b.n	800a456 <_vfprintf_r+0xff6>
 800a61c:	4641      	mov	r1, r8
 800a61e:	9807      	ldr	r0, [sp, #28]
 800a620:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a622:	f000 f969 	bl	800a8f8 <__sprint_r>
 800a626:	2800      	cmp	r0, #0
 800a628:	f040 80be 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a62c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a62e:	e728      	b.n	800a482 <_vfprintf_r+0x1022>
 800a630:	0800dde4 	.word	0x0800dde4
 800a634:	9908      	ldr	r1, [sp, #32]
 800a636:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a638:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 800a63a:	2901      	cmp	r1, #1
 800a63c:	f103 0301 	add.w	r3, r3, #1
 800a640:	f102 0201 	add.w	r2, r2, #1
 800a644:	f104 0508 	add.w	r5, r4, #8
 800a648:	dc02      	bgt.n	800a650 <_vfprintf_r+0x11f0>
 800a64a:	f01b 0f01 	tst.w	fp, #1
 800a64e:	d07f      	beq.n	800a750 <_vfprintf_r+0x12f0>
 800a650:	2101      	movs	r1, #1
 800a652:	2a07      	cmp	r2, #7
 800a654:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a658:	f8c4 a000 	str.w	sl, [r4]
 800a65c:	6061      	str	r1, [r4, #4]
 800a65e:	dd08      	ble.n	800a672 <_vfprintf_r+0x1212>
 800a660:	4641      	mov	r1, r8
 800a662:	9807      	ldr	r0, [sp, #28]
 800a664:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a666:	f000 f947 	bl	800a8f8 <__sprint_r>
 800a66a:	2800      	cmp	r0, #0
 800a66c:	f040 809c 	bne.w	800a7a8 <_vfprintf_r+0x1348>
 800a670:	ad2d      	add	r5, sp, #180	@ 0xb4
 800a672:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a674:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a676:	602b      	str	r3, [r5, #0]
 800a678:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a67a:	606b      	str	r3, [r5, #4]
 800a67c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a67e:	4413      	add	r3, r2
 800a680:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a682:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a684:	3301      	adds	r3, #1
 800a686:	2b07      	cmp	r3, #7
 800a688:	932b      	str	r3, [sp, #172]	@ 0xac
 800a68a:	dc32      	bgt.n	800a6f2 <_vfprintf_r+0x1292>
 800a68c:	3508      	adds	r5, #8
 800a68e:	9b08      	ldr	r3, [sp, #32]
 800a690:	2200      	movs	r2, #0
 800a692:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a696:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 800a69a:	1e5c      	subs	r4, r3, #1
 800a69c:	2300      	movs	r3, #0
 800a69e:	f7f6 f983 	bl	80009a8 <__aeabi_dcmpeq>
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	d12e      	bne.n	800a704 <_vfprintf_r+0x12a4>
 800a6a6:	f10a 0301 	add.w	r3, sl, #1
 800a6aa:	e9c5 3400 	strd	r3, r4, [r5]
 800a6ae:	9b08      	ldr	r3, [sp, #32]
 800a6b0:	3701      	adds	r7, #1
 800a6b2:	3e01      	subs	r6, #1
 800a6b4:	441e      	add	r6, r3
 800a6b6:	2f07      	cmp	r7, #7
 800a6b8:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 800a6bc:	dd51      	ble.n	800a762 <_vfprintf_r+0x1302>
 800a6be:	4641      	mov	r1, r8
 800a6c0:	9807      	ldr	r0, [sp, #28]
 800a6c2:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a6c4:	f000 f918 	bl	800a8f8 <__sprint_r>
 800a6c8:	2800      	cmp	r0, #0
 800a6ca:	d16d      	bne.n	800a7a8 <_vfprintf_r+0x1348>
 800a6cc:	ad2d      	add	r5, sp, #180	@ 0xb4
 800a6ce:	ab26      	add	r3, sp, #152	@ 0x98
 800a6d0:	602b      	str	r3, [r5, #0]
 800a6d2:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a6d4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a6d6:	606b      	str	r3, [r5, #4]
 800a6d8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a6da:	4413      	add	r3, r2
 800a6dc:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a6de:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	2b07      	cmp	r3, #7
 800a6e4:	932b      	str	r3, [sp, #172]	@ 0xac
 800a6e6:	f73f adb5 	bgt.w	800a254 <_vfprintf_r+0xdf4>
 800a6ea:	f105 0408 	add.w	r4, r5, #8
 800a6ee:	f7ff bafe 	b.w	8009cee <_vfprintf_r+0x88e>
 800a6f2:	4641      	mov	r1, r8
 800a6f4:	9807      	ldr	r0, [sp, #28]
 800a6f6:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a6f8:	f000 f8fe 	bl	800a8f8 <__sprint_r>
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	d153      	bne.n	800a7a8 <_vfprintf_r+0x1348>
 800a700:	ad2d      	add	r5, sp, #180	@ 0xb4
 800a702:	e7c4      	b.n	800a68e <_vfprintf_r+0x122e>
 800a704:	9b08      	ldr	r3, [sp, #32]
 800a706:	2b01      	cmp	r3, #1
 800a708:	dde1      	ble.n	800a6ce <_vfprintf_r+0x126e>
 800a70a:	2710      	movs	r7, #16
 800a70c:	4e58      	ldr	r6, [pc, #352]	@ (800a870 <_vfprintf_r+0x1410>)
 800a70e:	2c10      	cmp	r4, #16
 800a710:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a714:	f105 0108 	add.w	r1, r5, #8
 800a718:	f103 0301 	add.w	r3, r3, #1
 800a71c:	602e      	str	r6, [r5, #0]
 800a71e:	dc07      	bgt.n	800a730 <_vfprintf_r+0x12d0>
 800a720:	606c      	str	r4, [r5, #4]
 800a722:	2b07      	cmp	r3, #7
 800a724:	4414      	add	r4, r2
 800a726:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 800a72a:	dcc8      	bgt.n	800a6be <_vfprintf_r+0x125e>
 800a72c:	460d      	mov	r5, r1
 800a72e:	e7ce      	b.n	800a6ce <_vfprintf_r+0x126e>
 800a730:	3210      	adds	r2, #16
 800a732:	2b07      	cmp	r3, #7
 800a734:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a738:	606f      	str	r7, [r5, #4]
 800a73a:	dd06      	ble.n	800a74a <_vfprintf_r+0x12ea>
 800a73c:	4641      	mov	r1, r8
 800a73e:	9807      	ldr	r0, [sp, #28]
 800a740:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a742:	f000 f8d9 	bl	800a8f8 <__sprint_r>
 800a746:	bb78      	cbnz	r0, 800a7a8 <_vfprintf_r+0x1348>
 800a748:	a92d      	add	r1, sp, #180	@ 0xb4
 800a74a:	460d      	mov	r5, r1
 800a74c:	3c10      	subs	r4, #16
 800a74e:	e7de      	b.n	800a70e <_vfprintf_r+0x12ae>
 800a750:	2101      	movs	r1, #1
 800a752:	2a07      	cmp	r2, #7
 800a754:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800a758:	f8c4 a000 	str.w	sl, [r4]
 800a75c:	6061      	str	r1, [r4, #4]
 800a75e:	ddb6      	ble.n	800a6ce <_vfprintf_r+0x126e>
 800a760:	e7ad      	b.n	800a6be <_vfprintf_r+0x125e>
 800a762:	3508      	adds	r5, #8
 800a764:	e7b3      	b.n	800a6ce <_vfprintf_r+0x126e>
 800a766:	460c      	mov	r4, r1
 800a768:	f7ff bac1 	b.w	8009cee <_vfprintf_r+0x88e>
 800a76c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a76e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a770:	1a9d      	subs	r5, r3, r2
 800a772:	2d00      	cmp	r5, #0
 800a774:	f77f aabf 	ble.w	8009cf6 <_vfprintf_r+0x896>
 800a778:	2710      	movs	r7, #16
 800a77a:	4e3e      	ldr	r6, [pc, #248]	@ (800a874 <_vfprintf_r+0x1414>)
 800a77c:	2d10      	cmp	r5, #16
 800a77e:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800a782:	6026      	str	r6, [r4, #0]
 800a784:	f103 0301 	add.w	r3, r3, #1
 800a788:	dc18      	bgt.n	800a7bc <_vfprintf_r+0x135c>
 800a78a:	6065      	str	r5, [r4, #4]
 800a78c:	2b07      	cmp	r3, #7
 800a78e:	4415      	add	r5, r2
 800a790:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800a794:	f77f aaaf 	ble.w	8009cf6 <_vfprintf_r+0x896>
 800a798:	4641      	mov	r1, r8
 800a79a:	9807      	ldr	r0, [sp, #28]
 800a79c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a79e:	f000 f8ab 	bl	800a8f8 <__sprint_r>
 800a7a2:	2800      	cmp	r0, #0
 800a7a4:	f43f aaa7 	beq.w	8009cf6 <_vfprintf_r+0x896>
 800a7a8:	f1b9 0f00 	cmp.w	r9, #0
 800a7ac:	f43f a8ae 	beq.w	800990c <_vfprintf_r+0x4ac>
 800a7b0:	4649      	mov	r1, r9
 800a7b2:	9807      	ldr	r0, [sp, #28]
 800a7b4:	f7fd fbd8 	bl	8007f68 <_free_r>
 800a7b8:	f7ff b8a8 	b.w	800990c <_vfprintf_r+0x4ac>
 800a7bc:	3210      	adds	r2, #16
 800a7be:	2b07      	cmp	r3, #7
 800a7c0:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800a7c4:	6067      	str	r7, [r4, #4]
 800a7c6:	dc02      	bgt.n	800a7ce <_vfprintf_r+0x136e>
 800a7c8:	3408      	adds	r4, #8
 800a7ca:	3d10      	subs	r5, #16
 800a7cc:	e7d6      	b.n	800a77c <_vfprintf_r+0x131c>
 800a7ce:	4641      	mov	r1, r8
 800a7d0:	9807      	ldr	r0, [sp, #28]
 800a7d2:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a7d4:	f000 f890 	bl	800a8f8 <__sprint_r>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	d1e5      	bne.n	800a7a8 <_vfprintf_r+0x1348>
 800a7dc:	ac2d      	add	r4, sp, #180	@ 0xb4
 800a7de:	e7f4      	b.n	800a7ca <_vfprintf_r+0x136a>
 800a7e0:	4649      	mov	r1, r9
 800a7e2:	9807      	ldr	r0, [sp, #28]
 800a7e4:	f7fd fbc0 	bl	8007f68 <_free_r>
 800a7e8:	f7ff ba9d 	b.w	8009d26 <_vfprintf_r+0x8c6>
 800a7ec:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800a7ee:	b91b      	cbnz	r3, 800a7f8 <_vfprintf_r+0x1398>
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	932b      	str	r3, [sp, #172]	@ 0xac
 800a7f4:	f7ff b88a 	b.w	800990c <_vfprintf_r+0x4ac>
 800a7f8:	4641      	mov	r1, r8
 800a7fa:	9807      	ldr	r0, [sp, #28]
 800a7fc:	aa2a      	add	r2, sp, #168	@ 0xa8
 800a7fe:	f000 f87b 	bl	800a8f8 <__sprint_r>
 800a802:	2800      	cmp	r0, #0
 800a804:	d0f4      	beq.n	800a7f0 <_vfprintf_r+0x1390>
 800a806:	f7ff b881 	b.w	800990c <_vfprintf_r+0x4ac>
 800a80a:	ea56 0207 	orrs.w	r2, r6, r7
 800a80e:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a812:	f43f ab8a 	beq.w	8009f2a <_vfprintf_r+0xaca>
 800a816:	2b01      	cmp	r3, #1
 800a818:	f43f ac09 	beq.w	800a02e <_vfprintf_r+0xbce>
 800a81c:	2b02      	cmp	r3, #2
 800a81e:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 800a822:	f43f ac50 	beq.w	800a0c6 <_vfprintf_r+0xc66>
 800a826:	f006 0307 	and.w	r3, r6, #7
 800a82a:	08f6      	lsrs	r6, r6, #3
 800a82c:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800a830:	08ff      	lsrs	r7, r7, #3
 800a832:	3330      	adds	r3, #48	@ 0x30
 800a834:	ea56 0107 	orrs.w	r1, r6, r7
 800a838:	4652      	mov	r2, sl
 800a83a:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800a83e:	d1f2      	bne.n	800a826 <_vfprintf_r+0x13c6>
 800a840:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a842:	07c8      	lsls	r0, r1, #31
 800a844:	d506      	bpl.n	800a854 <_vfprintf_r+0x13f4>
 800a846:	2b30      	cmp	r3, #48	@ 0x30
 800a848:	d004      	beq.n	800a854 <_vfprintf_r+0x13f4>
 800a84a:	2330      	movs	r3, #48	@ 0x30
 800a84c:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800a850:	f1a2 0a02 	sub.w	sl, r2, #2
 800a854:	f04f 0900 	mov.w	r9, #0
 800a858:	ab56      	add	r3, sp, #344	@ 0x158
 800a85a:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800a85e:	9514      	str	r5, [sp, #80]	@ 0x50
 800a860:	eba3 050a 	sub.w	r5, r3, sl
 800a864:	464f      	mov	r7, r9
 800a866:	464e      	mov	r6, r9
 800a868:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 800a86c:	f7ff b98e 	b.w	8009b8c <_vfprintf_r+0x72c>
 800a870:	0800dde4 	.word	0x0800dde4
 800a874:	0800ddf4 	.word	0x0800ddf4

0800a878 <__sbprintf>:
 800a878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a87a:	461f      	mov	r7, r3
 800a87c:	898b      	ldrh	r3, [r1, #12]
 800a87e:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800a882:	f023 0302 	bic.w	r3, r3, #2
 800a886:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a88a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800a88c:	4615      	mov	r5, r2
 800a88e:	9319      	str	r3, [sp, #100]	@ 0x64
 800a890:	89cb      	ldrh	r3, [r1, #14]
 800a892:	4606      	mov	r6, r0
 800a894:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a898:	69cb      	ldr	r3, [r1, #28]
 800a89a:	a816      	add	r0, sp, #88	@ 0x58
 800a89c:	9307      	str	r3, [sp, #28]
 800a89e:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800a8a0:	460c      	mov	r4, r1
 800a8a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8a4:	ab1a      	add	r3, sp, #104	@ 0x68
 800a8a6:	9300      	str	r3, [sp, #0]
 800a8a8:	9304      	str	r3, [sp, #16]
 800a8aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8ae:	9302      	str	r3, [sp, #8]
 800a8b0:	9305      	str	r3, [sp, #20]
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	9306      	str	r3, [sp, #24]
 800a8b6:	f7fd fae1 	bl	8007e7c <__retarget_lock_init_recursive>
 800a8ba:	462a      	mov	r2, r5
 800a8bc:	463b      	mov	r3, r7
 800a8be:	4669      	mov	r1, sp
 800a8c0:	4630      	mov	r0, r6
 800a8c2:	f7fe fdcd 	bl	8009460 <_vfprintf_r>
 800a8c6:	1e05      	subs	r5, r0, #0
 800a8c8:	db07      	blt.n	800a8da <__sbprintf+0x62>
 800a8ca:	4669      	mov	r1, sp
 800a8cc:	4630      	mov	r0, r6
 800a8ce:	f000 fde9 	bl	800b4a4 <_fflush_r>
 800a8d2:	2800      	cmp	r0, #0
 800a8d4:	bf18      	it	ne
 800a8d6:	f04f 35ff 	movne.w	r5, #4294967295
 800a8da:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a8de:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a8e0:	065b      	lsls	r3, r3, #25
 800a8e2:	bf42      	ittt	mi
 800a8e4:	89a3      	ldrhmi	r3, [r4, #12]
 800a8e6:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800a8ea:	81a3      	strhmi	r3, [r4, #12]
 800a8ec:	f7fd fac7 	bl	8007e7e <__retarget_lock_close_recursive>
 800a8f0:	4628      	mov	r0, r5
 800a8f2:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800a8f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a8f8 <__sprint_r>:
 800a8f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8fc:	6893      	ldr	r3, [r2, #8]
 800a8fe:	4680      	mov	r8, r0
 800a900:	460e      	mov	r6, r1
 800a902:	4614      	mov	r4, r2
 800a904:	b343      	cbz	r3, 800a958 <__sprint_r+0x60>
 800a906:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800a908:	049d      	lsls	r5, r3, #18
 800a90a:	d522      	bpl.n	800a952 <__sprint_r+0x5a>
 800a90c:	6815      	ldr	r5, [r2, #0]
 800a90e:	68a0      	ldr	r0, [r4, #8]
 800a910:	3508      	adds	r5, #8
 800a912:	b928      	cbnz	r0, 800a920 <__sprint_r+0x28>
 800a914:	2300      	movs	r3, #0
 800a916:	60a3      	str	r3, [r4, #8]
 800a918:	2300      	movs	r3, #0
 800a91a:	6063      	str	r3, [r4, #4]
 800a91c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a920:	f04f 0900 	mov.w	r9, #0
 800a924:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 800a928:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 800a92c:	45ca      	cmp	sl, r9
 800a92e:	dc05      	bgt.n	800a93c <__sprint_r+0x44>
 800a930:	68a3      	ldr	r3, [r4, #8]
 800a932:	f027 0703 	bic.w	r7, r7, #3
 800a936:	1bdb      	subs	r3, r3, r7
 800a938:	60a3      	str	r3, [r4, #8]
 800a93a:	e7e8      	b.n	800a90e <__sprint_r+0x16>
 800a93c:	4632      	mov	r2, r6
 800a93e:	4640      	mov	r0, r8
 800a940:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800a944:	f001 f865 	bl	800ba12 <_fputwc_r>
 800a948:	1c43      	adds	r3, r0, #1
 800a94a:	d0e3      	beq.n	800a914 <__sprint_r+0x1c>
 800a94c:	f109 0901 	add.w	r9, r9, #1
 800a950:	e7ec      	b.n	800a92c <__sprint_r+0x34>
 800a952:	f000 fdcd 	bl	800b4f0 <__sfvwrite_r>
 800a956:	e7dd      	b.n	800a914 <__sprint_r+0x1c>
 800a958:	4618      	mov	r0, r3
 800a95a:	e7dd      	b.n	800a918 <__sprint_r+0x20>

0800a95c <_vfiprintf_r>:
 800a95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a960:	b0bb      	sub	sp, #236	@ 0xec
 800a962:	460f      	mov	r7, r1
 800a964:	4693      	mov	fp, r2
 800a966:	461c      	mov	r4, r3
 800a968:	461d      	mov	r5, r3
 800a96a:	9000      	str	r0, [sp, #0]
 800a96c:	b118      	cbz	r0, 800a976 <_vfiprintf_r+0x1a>
 800a96e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a970:	b90b      	cbnz	r3, 800a976 <_vfiprintf_r+0x1a>
 800a972:	f7fd f83d 	bl	80079f0 <__sinit>
 800a976:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a978:	07db      	lsls	r3, r3, #31
 800a97a:	d405      	bmi.n	800a988 <_vfiprintf_r+0x2c>
 800a97c:	89bb      	ldrh	r3, [r7, #12]
 800a97e:	059e      	lsls	r6, r3, #22
 800a980:	d402      	bmi.n	800a988 <_vfiprintf_r+0x2c>
 800a982:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a984:	f7fd fa7c 	bl	8007e80 <__retarget_lock_acquire_recursive>
 800a988:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a98c:	0498      	lsls	r0, r3, #18
 800a98e:	d406      	bmi.n	800a99e <_vfiprintf_r+0x42>
 800a990:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a994:	81bb      	strh	r3, [r7, #12]
 800a996:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a998:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a99c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a99e:	89bb      	ldrh	r3, [r7, #12]
 800a9a0:	0719      	lsls	r1, r3, #28
 800a9a2:	d501      	bpl.n	800a9a8 <_vfiprintf_r+0x4c>
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	b9ab      	cbnz	r3, 800a9d4 <_vfiprintf_r+0x78>
 800a9a8:	4639      	mov	r1, r7
 800a9aa:	9800      	ldr	r0, [sp, #0]
 800a9ac:	f000 ff9a 	bl	800b8e4 <__swsetup_r>
 800a9b0:	b180      	cbz	r0, 800a9d4 <_vfiprintf_r+0x78>
 800a9b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9b4:	07da      	lsls	r2, r3, #31
 800a9b6:	d506      	bpl.n	800a9c6 <_vfiprintf_r+0x6a>
 800a9b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a9bc:	9303      	str	r3, [sp, #12]
 800a9be:	9803      	ldr	r0, [sp, #12]
 800a9c0:	b03b      	add	sp, #236	@ 0xec
 800a9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9c6:	89bb      	ldrh	r3, [r7, #12]
 800a9c8:	059b      	lsls	r3, r3, #22
 800a9ca:	d4f5      	bmi.n	800a9b8 <_vfiprintf_r+0x5c>
 800a9cc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a9ce:	f7fd fa58 	bl	8007e82 <__retarget_lock_release_recursive>
 800a9d2:	e7f1      	b.n	800a9b8 <_vfiprintf_r+0x5c>
 800a9d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a9d8:	f003 021a 	and.w	r2, r3, #26
 800a9dc:	2a0a      	cmp	r2, #10
 800a9de:	d114      	bne.n	800aa0a <_vfiprintf_r+0xae>
 800a9e0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800a9e4:	2a00      	cmp	r2, #0
 800a9e6:	db10      	blt.n	800aa0a <_vfiprintf_r+0xae>
 800a9e8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a9ea:	07d6      	lsls	r6, r2, #31
 800a9ec:	d404      	bmi.n	800a9f8 <_vfiprintf_r+0x9c>
 800a9ee:	059d      	lsls	r5, r3, #22
 800a9f0:	d402      	bmi.n	800a9f8 <_vfiprintf_r+0x9c>
 800a9f2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a9f4:	f7fd fa45 	bl	8007e82 <__retarget_lock_release_recursive>
 800a9f8:	4623      	mov	r3, r4
 800a9fa:	465a      	mov	r2, fp
 800a9fc:	4639      	mov	r1, r7
 800a9fe:	9800      	ldr	r0, [sp, #0]
 800aa00:	b03b      	add	sp, #236	@ 0xec
 800aa02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa06:	f000 bc33 	b.w	800b270 <__sbprintf>
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800aa10:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800aa14:	ae11      	add	r6, sp, #68	@ 0x44
 800aa16:	960e      	str	r6, [sp, #56]	@ 0x38
 800aa18:	9307      	str	r3, [sp, #28]
 800aa1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa1c:	9303      	str	r3, [sp, #12]
 800aa1e:	465b      	mov	r3, fp
 800aa20:	461c      	mov	r4, r3
 800aa22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa26:	b10a      	cbz	r2, 800aa2c <_vfiprintf_r+0xd0>
 800aa28:	2a25      	cmp	r2, #37	@ 0x25
 800aa2a:	d1f9      	bne.n	800aa20 <_vfiprintf_r+0xc4>
 800aa2c:	ebb4 080b 	subs.w	r8, r4, fp
 800aa30:	d00d      	beq.n	800aa4e <_vfiprintf_r+0xf2>
 800aa32:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aa34:	e9c6 b800 	strd	fp, r8, [r6]
 800aa38:	4443      	add	r3, r8
 800aa3a:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa3e:	3301      	adds	r3, #1
 800aa40:	2b07      	cmp	r3, #7
 800aa42:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aa44:	dc75      	bgt.n	800ab32 <_vfiprintf_r+0x1d6>
 800aa46:	3608      	adds	r6, #8
 800aa48:	9b03      	ldr	r3, [sp, #12]
 800aa4a:	4443      	add	r3, r8
 800aa4c:	9303      	str	r3, [sp, #12]
 800aa4e:	7823      	ldrb	r3, [r4, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	f000 83cf 	beq.w	800b1f4 <_vfiprintf_r+0x898>
 800aa56:	2300      	movs	r3, #0
 800aa58:	f04f 32ff 	mov.w	r2, #4294967295
 800aa5c:	469a      	mov	sl, r3
 800aa5e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800aa62:	3401      	adds	r4, #1
 800aa64:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800aa68:	46a3      	mov	fp, r4
 800aa6a:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800aa6e:	f1a3 0220 	sub.w	r2, r3, #32
 800aa72:	2a5a      	cmp	r2, #90	@ 0x5a
 800aa74:	f200 8313 	bhi.w	800b09e <_vfiprintf_r+0x742>
 800aa78:	e8df f012 	tbh	[pc, r2, lsl #1]
 800aa7c:	0311009a 	.word	0x0311009a
 800aa80:	00a20311 	.word	0x00a20311
 800aa84:	03110311 	.word	0x03110311
 800aa88:	00820311 	.word	0x00820311
 800aa8c:	03110311 	.word	0x03110311
 800aa90:	00af00a5 	.word	0x00af00a5
 800aa94:	00ac0311 	.word	0x00ac0311
 800aa98:	031100b1 	.word	0x031100b1
 800aa9c:	00d000cd 	.word	0x00d000cd
 800aaa0:	00d000d0 	.word	0x00d000d0
 800aaa4:	00d000d0 	.word	0x00d000d0
 800aaa8:	00d000d0 	.word	0x00d000d0
 800aaac:	00d000d0 	.word	0x00d000d0
 800aab0:	03110311 	.word	0x03110311
 800aab4:	03110311 	.word	0x03110311
 800aab8:	03110311 	.word	0x03110311
 800aabc:	03110311 	.word	0x03110311
 800aac0:	00f70311 	.word	0x00f70311
 800aac4:	03110104 	.word	0x03110104
 800aac8:	03110311 	.word	0x03110311
 800aacc:	03110311 	.word	0x03110311
 800aad0:	03110311 	.word	0x03110311
 800aad4:	03110311 	.word	0x03110311
 800aad8:	01510311 	.word	0x01510311
 800aadc:	03110311 	.word	0x03110311
 800aae0:	01980311 	.word	0x01980311
 800aae4:	02770311 	.word	0x02770311
 800aae8:	03110311 	.word	0x03110311
 800aaec:	03110297 	.word	0x03110297
 800aaf0:	03110311 	.word	0x03110311
 800aaf4:	03110311 	.word	0x03110311
 800aaf8:	03110311 	.word	0x03110311
 800aafc:	03110311 	.word	0x03110311
 800ab00:	00f70311 	.word	0x00f70311
 800ab04:	03110106 	.word	0x03110106
 800ab08:	03110311 	.word	0x03110311
 800ab0c:	010600e0 	.word	0x010600e0
 800ab10:	031100f1 	.word	0x031100f1
 800ab14:	031100eb 	.word	0x031100eb
 800ab18:	01530131 	.word	0x01530131
 800ab1c:	00f10188 	.word	0x00f10188
 800ab20:	01980311 	.word	0x01980311
 800ab24:	02790098 	.word	0x02790098
 800ab28:	03110311 	.word	0x03110311
 800ab2c:	03110065 	.word	0x03110065
 800ab30:	0098      	.short	0x0098
 800ab32:	4639      	mov	r1, r7
 800ab34:	9800      	ldr	r0, [sp, #0]
 800ab36:	aa0e      	add	r2, sp, #56	@ 0x38
 800ab38:	f7ff fede 	bl	800a8f8 <__sprint_r>
 800ab3c:	2800      	cmp	r0, #0
 800ab3e:	f040 8338 	bne.w	800b1b2 <_vfiprintf_r+0x856>
 800ab42:	ae11      	add	r6, sp, #68	@ 0x44
 800ab44:	e780      	b.n	800aa48 <_vfiprintf_r+0xec>
 800ab46:	4a98      	ldr	r2, [pc, #608]	@ (800ada8 <_vfiprintf_r+0x44c>)
 800ab48:	9205      	str	r2, [sp, #20]
 800ab4a:	f01a 0220 	ands.w	r2, sl, #32
 800ab4e:	f000 822e 	beq.w	800afae <_vfiprintf_r+0x652>
 800ab52:	3507      	adds	r5, #7
 800ab54:	f025 0507 	bic.w	r5, r5, #7
 800ab58:	46a8      	mov	r8, r5
 800ab5a:	686d      	ldr	r5, [r5, #4]
 800ab5c:	f858 4b08 	ldr.w	r4, [r8], #8
 800ab60:	f01a 0f01 	tst.w	sl, #1
 800ab64:	d009      	beq.n	800ab7a <_vfiprintf_r+0x21e>
 800ab66:	ea54 0205 	orrs.w	r2, r4, r5
 800ab6a:	bf1f      	itttt	ne
 800ab6c:	2230      	movne	r2, #48	@ 0x30
 800ab6e:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800ab72:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800ab76:	f04a 0a02 	orrne.w	sl, sl, #2
 800ab7a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800ab7e:	e111      	b.n	800ada4 <_vfiprintf_r+0x448>
 800ab80:	9800      	ldr	r0, [sp, #0]
 800ab82:	f000 ffa3 	bl	800bacc <_localeconv_r>
 800ab86:	6843      	ldr	r3, [r0, #4]
 800ab88:	4618      	mov	r0, r3
 800ab8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab8c:	f7f5 fae0 	bl	8000150 <strlen>
 800ab90:	9007      	str	r0, [sp, #28]
 800ab92:	9800      	ldr	r0, [sp, #0]
 800ab94:	f000 ff9a 	bl	800bacc <_localeconv_r>
 800ab98:	6883      	ldr	r3, [r0, #8]
 800ab9a:	9306      	str	r3, [sp, #24]
 800ab9c:	9b07      	ldr	r3, [sp, #28]
 800ab9e:	b12b      	cbz	r3, 800abac <_vfiprintf_r+0x250>
 800aba0:	9b06      	ldr	r3, [sp, #24]
 800aba2:	b11b      	cbz	r3, 800abac <_vfiprintf_r+0x250>
 800aba4:	781b      	ldrb	r3, [r3, #0]
 800aba6:	b10b      	cbz	r3, 800abac <_vfiprintf_r+0x250>
 800aba8:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800abac:	465c      	mov	r4, fp
 800abae:	e75b      	b.n	800aa68 <_vfiprintf_r+0x10c>
 800abb0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d1f9      	bne.n	800abac <_vfiprintf_r+0x250>
 800abb8:	2320      	movs	r3, #32
 800abba:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800abbe:	e7f5      	b.n	800abac <_vfiprintf_r+0x250>
 800abc0:	f04a 0a01 	orr.w	sl, sl, #1
 800abc4:	e7f2      	b.n	800abac <_vfiprintf_r+0x250>
 800abc6:	f855 3b04 	ldr.w	r3, [r5], #4
 800abca:	2b00      	cmp	r3, #0
 800abcc:	9302      	str	r3, [sp, #8]
 800abce:	daed      	bge.n	800abac <_vfiprintf_r+0x250>
 800abd0:	425b      	negs	r3, r3
 800abd2:	9302      	str	r3, [sp, #8]
 800abd4:	f04a 0a04 	orr.w	sl, sl, #4
 800abd8:	e7e8      	b.n	800abac <_vfiprintf_r+0x250>
 800abda:	232b      	movs	r3, #43	@ 0x2b
 800abdc:	e7ed      	b.n	800abba <_vfiprintf_r+0x25e>
 800abde:	465a      	mov	r2, fp
 800abe0:	f812 3b01 	ldrb.w	r3, [r2], #1
 800abe4:	2b2a      	cmp	r3, #42	@ 0x2a
 800abe6:	d112      	bne.n	800ac0e <_vfiprintf_r+0x2b2>
 800abe8:	f855 3b04 	ldr.w	r3, [r5], #4
 800abec:	4693      	mov	fp, r2
 800abee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800abf2:	9301      	str	r3, [sp, #4]
 800abf4:	e7da      	b.n	800abac <_vfiprintf_r+0x250>
 800abf6:	9b01      	ldr	r3, [sp, #4]
 800abf8:	fb00 1303 	mla	r3, r0, r3, r1
 800abfc:	9301      	str	r3, [sp, #4]
 800abfe:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ac02:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800ac06:	2909      	cmp	r1, #9
 800ac08:	d9f5      	bls.n	800abf6 <_vfiprintf_r+0x29a>
 800ac0a:	4693      	mov	fp, r2
 800ac0c:	e72f      	b.n	800aa6e <_vfiprintf_r+0x112>
 800ac0e:	2100      	movs	r1, #0
 800ac10:	200a      	movs	r0, #10
 800ac12:	9101      	str	r1, [sp, #4]
 800ac14:	e7f5      	b.n	800ac02 <_vfiprintf_r+0x2a6>
 800ac16:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800ac1a:	e7c7      	b.n	800abac <_vfiprintf_r+0x250>
 800ac1c:	2100      	movs	r1, #0
 800ac1e:	465a      	mov	r2, fp
 800ac20:	200a      	movs	r0, #10
 800ac22:	9102      	str	r1, [sp, #8]
 800ac24:	9902      	ldr	r1, [sp, #8]
 800ac26:	3b30      	subs	r3, #48	@ 0x30
 800ac28:	fb00 3301 	mla	r3, r0, r1, r3
 800ac2c:	9302      	str	r3, [sp, #8]
 800ac2e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ac32:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800ac36:	2909      	cmp	r1, #9
 800ac38:	d9f4      	bls.n	800ac24 <_vfiprintf_r+0x2c8>
 800ac3a:	e7e6      	b.n	800ac0a <_vfiprintf_r+0x2ae>
 800ac3c:	f89b 3000 	ldrb.w	r3, [fp]
 800ac40:	2b68      	cmp	r3, #104	@ 0x68
 800ac42:	bf06      	itte	eq
 800ac44:	f10b 0b01 	addeq.w	fp, fp, #1
 800ac48:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800ac4c:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800ac50:	e7ac      	b.n	800abac <_vfiprintf_r+0x250>
 800ac52:	f89b 3000 	ldrb.w	r3, [fp]
 800ac56:	2b6c      	cmp	r3, #108	@ 0x6c
 800ac58:	d104      	bne.n	800ac64 <_vfiprintf_r+0x308>
 800ac5a:	f10b 0b01 	add.w	fp, fp, #1
 800ac5e:	f04a 0a20 	orr.w	sl, sl, #32
 800ac62:	e7a3      	b.n	800abac <_vfiprintf_r+0x250>
 800ac64:	f04a 0a10 	orr.w	sl, sl, #16
 800ac68:	e7a0      	b.n	800abac <_vfiprintf_r+0x250>
 800ac6a:	46a8      	mov	r8, r5
 800ac6c:	2400      	movs	r4, #0
 800ac6e:	f858 3b04 	ldr.w	r3, [r8], #4
 800ac72:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800ac76:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800ac80:	9301      	str	r3, [sp, #4]
 800ac82:	e0a8      	b.n	800add6 <_vfiprintf_r+0x47a>
 800ac84:	f04a 0a10 	orr.w	sl, sl, #16
 800ac88:	f01a 0f20 	tst.w	sl, #32
 800ac8c:	d010      	beq.n	800acb0 <_vfiprintf_r+0x354>
 800ac8e:	3507      	adds	r5, #7
 800ac90:	f025 0507 	bic.w	r5, r5, #7
 800ac94:	46a8      	mov	r8, r5
 800ac96:	686d      	ldr	r5, [r5, #4]
 800ac98:	f858 4b08 	ldr.w	r4, [r8], #8
 800ac9c:	2d00      	cmp	r5, #0
 800ac9e:	da05      	bge.n	800acac <_vfiprintf_r+0x350>
 800aca0:	232d      	movs	r3, #45	@ 0x2d
 800aca2:	4264      	negs	r4, r4
 800aca4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800aca8:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800acac:	2301      	movs	r3, #1
 800acae:	e048      	b.n	800ad42 <_vfiprintf_r+0x3e6>
 800acb0:	46a8      	mov	r8, r5
 800acb2:	f01a 0f10 	tst.w	sl, #16
 800acb6:	f858 5b04 	ldr.w	r5, [r8], #4
 800acba:	d002      	beq.n	800acc2 <_vfiprintf_r+0x366>
 800acbc:	462c      	mov	r4, r5
 800acbe:	17ed      	asrs	r5, r5, #31
 800acc0:	e7ec      	b.n	800ac9c <_vfiprintf_r+0x340>
 800acc2:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800acc6:	d003      	beq.n	800acd0 <_vfiprintf_r+0x374>
 800acc8:	b22c      	sxth	r4, r5
 800acca:	f345 35c0 	sbfx	r5, r5, #15, #1
 800acce:	e7e5      	b.n	800ac9c <_vfiprintf_r+0x340>
 800acd0:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800acd4:	d0f2      	beq.n	800acbc <_vfiprintf_r+0x360>
 800acd6:	b26c      	sxtb	r4, r5
 800acd8:	f345 15c0 	sbfx	r5, r5, #7, #1
 800acdc:	e7de      	b.n	800ac9c <_vfiprintf_r+0x340>
 800acde:	f01a 0f20 	tst.w	sl, #32
 800ace2:	d007      	beq.n	800acf4 <_vfiprintf_r+0x398>
 800ace4:	9a03      	ldr	r2, [sp, #12]
 800ace6:	682b      	ldr	r3, [r5, #0]
 800ace8:	9903      	ldr	r1, [sp, #12]
 800acea:	17d2      	asrs	r2, r2, #31
 800acec:	e9c3 1200 	strd	r1, r2, [r3]
 800acf0:	3504      	adds	r5, #4
 800acf2:	e694      	b.n	800aa1e <_vfiprintf_r+0xc2>
 800acf4:	f01a 0f10 	tst.w	sl, #16
 800acf8:	d003      	beq.n	800ad02 <_vfiprintf_r+0x3a6>
 800acfa:	682b      	ldr	r3, [r5, #0]
 800acfc:	9a03      	ldr	r2, [sp, #12]
 800acfe:	601a      	str	r2, [r3, #0]
 800ad00:	e7f6      	b.n	800acf0 <_vfiprintf_r+0x394>
 800ad02:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800ad06:	d003      	beq.n	800ad10 <_vfiprintf_r+0x3b4>
 800ad08:	682b      	ldr	r3, [r5, #0]
 800ad0a:	9a03      	ldr	r2, [sp, #12]
 800ad0c:	801a      	strh	r2, [r3, #0]
 800ad0e:	e7ef      	b.n	800acf0 <_vfiprintf_r+0x394>
 800ad10:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800ad14:	d0f1      	beq.n	800acfa <_vfiprintf_r+0x39e>
 800ad16:	682b      	ldr	r3, [r5, #0]
 800ad18:	9a03      	ldr	r2, [sp, #12]
 800ad1a:	701a      	strb	r2, [r3, #0]
 800ad1c:	e7e8      	b.n	800acf0 <_vfiprintf_r+0x394>
 800ad1e:	f04a 0a10 	orr.w	sl, sl, #16
 800ad22:	f01a 0320 	ands.w	r3, sl, #32
 800ad26:	d01f      	beq.n	800ad68 <_vfiprintf_r+0x40c>
 800ad28:	3507      	adds	r5, #7
 800ad2a:	f025 0507 	bic.w	r5, r5, #7
 800ad2e:	46a8      	mov	r8, r5
 800ad30:	686d      	ldr	r5, [r5, #4]
 800ad32:	f858 4b08 	ldr.w	r4, [r8], #8
 800ad36:	2300      	movs	r3, #0
 800ad38:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800ad42:	9a01      	ldr	r2, [sp, #4]
 800ad44:	3201      	adds	r2, #1
 800ad46:	f000 8262 	beq.w	800b20e <_vfiprintf_r+0x8b2>
 800ad4a:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800ad4e:	9204      	str	r2, [sp, #16]
 800ad50:	ea54 0205 	orrs.w	r2, r4, r5
 800ad54:	f040 8261 	bne.w	800b21a <_vfiprintf_r+0x8be>
 800ad58:	9a01      	ldr	r2, [sp, #4]
 800ad5a:	2a00      	cmp	r2, #0
 800ad5c:	f000 8196 	beq.w	800b08c <_vfiprintf_r+0x730>
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	f040 825d 	bne.w	800b220 <_vfiprintf_r+0x8c4>
 800ad66:	e139      	b.n	800afdc <_vfiprintf_r+0x680>
 800ad68:	46a8      	mov	r8, r5
 800ad6a:	f01a 0510 	ands.w	r5, sl, #16
 800ad6e:	f858 4b04 	ldr.w	r4, [r8], #4
 800ad72:	d001      	beq.n	800ad78 <_vfiprintf_r+0x41c>
 800ad74:	461d      	mov	r5, r3
 800ad76:	e7de      	b.n	800ad36 <_vfiprintf_r+0x3da>
 800ad78:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800ad7c:	d001      	beq.n	800ad82 <_vfiprintf_r+0x426>
 800ad7e:	b2a4      	uxth	r4, r4
 800ad80:	e7d9      	b.n	800ad36 <_vfiprintf_r+0x3da>
 800ad82:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800ad86:	d0d6      	beq.n	800ad36 <_vfiprintf_r+0x3da>
 800ad88:	b2e4      	uxtb	r4, r4
 800ad8a:	e7f3      	b.n	800ad74 <_vfiprintf_r+0x418>
 800ad8c:	f647 0330 	movw	r3, #30768	@ 0x7830
 800ad90:	46a8      	mov	r8, r5
 800ad92:	2500      	movs	r5, #0
 800ad94:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800ad98:	4b03      	ldr	r3, [pc, #12]	@ (800ada8 <_vfiprintf_r+0x44c>)
 800ad9a:	f858 4b04 	ldr.w	r4, [r8], #4
 800ad9e:	f04a 0a02 	orr.w	sl, sl, #2
 800ada2:	9305      	str	r3, [sp, #20]
 800ada4:	2302      	movs	r3, #2
 800ada6:	e7c9      	b.n	800ad3c <_vfiprintf_r+0x3e0>
 800ada8:	0800dda0 	.word	0x0800dda0
 800adac:	46a8      	mov	r8, r5
 800adae:	2500      	movs	r5, #0
 800adb0:	9b01      	ldr	r3, [sp, #4]
 800adb2:	f858 9b04 	ldr.w	r9, [r8], #4
 800adb6:	1c5c      	adds	r4, r3, #1
 800adb8:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800adbc:	f000 80d0 	beq.w	800af60 <_vfiprintf_r+0x604>
 800adc0:	461a      	mov	r2, r3
 800adc2:	4629      	mov	r1, r5
 800adc4:	4648      	mov	r0, r9
 800adc6:	f000 febb 	bl	800bb40 <memchr>
 800adca:	4604      	mov	r4, r0
 800adcc:	b118      	cbz	r0, 800add6 <_vfiprintf_r+0x47a>
 800adce:	eba0 0309 	sub.w	r3, r0, r9
 800add2:	9301      	str	r3, [sp, #4]
 800add4:	462c      	mov	r4, r5
 800add6:	9b01      	ldr	r3, [sp, #4]
 800add8:	42a3      	cmp	r3, r4
 800adda:	bfb8      	it	lt
 800addc:	4623      	movlt	r3, r4
 800adde:	9304      	str	r3, [sp, #16]
 800ade0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800ade4:	b113      	cbz	r3, 800adec <_vfiprintf_r+0x490>
 800ade6:	9b04      	ldr	r3, [sp, #16]
 800ade8:	3301      	adds	r3, #1
 800adea:	9304      	str	r3, [sp, #16]
 800adec:	f01a 0302 	ands.w	r3, sl, #2
 800adf0:	9308      	str	r3, [sp, #32]
 800adf2:	bf1e      	ittt	ne
 800adf4:	9b04      	ldrne	r3, [sp, #16]
 800adf6:	3302      	addne	r3, #2
 800adf8:	9304      	strne	r3, [sp, #16]
 800adfa:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800adfe:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae00:	d11f      	bne.n	800ae42 <_vfiprintf_r+0x4e6>
 800ae02:	9b02      	ldr	r3, [sp, #8]
 800ae04:	9a04      	ldr	r2, [sp, #16]
 800ae06:	1a9d      	subs	r5, r3, r2
 800ae08:	2d00      	cmp	r5, #0
 800ae0a:	dd1a      	ble.n	800ae42 <_vfiprintf_r+0x4e6>
 800ae0c:	4ba9      	ldr	r3, [pc, #676]	@ (800b0b4 <_vfiprintf_r+0x758>)
 800ae0e:	2d10      	cmp	r5, #16
 800ae10:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800ae14:	f106 0008 	add.w	r0, r6, #8
 800ae18:	f102 0201 	add.w	r2, r2, #1
 800ae1c:	6033      	str	r3, [r6, #0]
 800ae1e:	f300 814f 	bgt.w	800b0c0 <_vfiprintf_r+0x764>
 800ae22:	6075      	str	r5, [r6, #4]
 800ae24:	2a07      	cmp	r2, #7
 800ae26:	440d      	add	r5, r1
 800ae28:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800ae2c:	f340 815d 	ble.w	800b0ea <_vfiprintf_r+0x78e>
 800ae30:	4639      	mov	r1, r7
 800ae32:	9800      	ldr	r0, [sp, #0]
 800ae34:	aa0e      	add	r2, sp, #56	@ 0x38
 800ae36:	f7ff fd5f 	bl	800a8f8 <__sprint_r>
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	f040 81b9 	bne.w	800b1b2 <_vfiprintf_r+0x856>
 800ae40:	ae11      	add	r6, sp, #68	@ 0x44
 800ae42:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800ae46:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800ae4a:	b161      	cbz	r1, 800ae66 <_vfiprintf_r+0x50a>
 800ae4c:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800ae50:	6031      	str	r1, [r6, #0]
 800ae52:	2101      	movs	r1, #1
 800ae54:	3301      	adds	r3, #1
 800ae56:	440a      	add	r2, r1
 800ae58:	2b07      	cmp	r3, #7
 800ae5a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800ae5e:	6071      	str	r1, [r6, #4]
 800ae60:	f300 8145 	bgt.w	800b0ee <_vfiprintf_r+0x792>
 800ae64:	3608      	adds	r6, #8
 800ae66:	9908      	ldr	r1, [sp, #32]
 800ae68:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800ae6c:	b159      	cbz	r1, 800ae86 <_vfiprintf_r+0x52a>
 800ae6e:	a90d      	add	r1, sp, #52	@ 0x34
 800ae70:	6031      	str	r1, [r6, #0]
 800ae72:	2102      	movs	r1, #2
 800ae74:	3301      	adds	r3, #1
 800ae76:	440a      	add	r2, r1
 800ae78:	2b07      	cmp	r3, #7
 800ae7a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800ae7e:	6071      	str	r1, [r6, #4]
 800ae80:	f300 813e 	bgt.w	800b100 <_vfiprintf_r+0x7a4>
 800ae84:	3608      	adds	r6, #8
 800ae86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae88:	2b80      	cmp	r3, #128	@ 0x80
 800ae8a:	d11f      	bne.n	800aecc <_vfiprintf_r+0x570>
 800ae8c:	9b02      	ldr	r3, [sp, #8]
 800ae8e:	9a04      	ldr	r2, [sp, #16]
 800ae90:	1a9d      	subs	r5, r3, r2
 800ae92:	2d00      	cmp	r5, #0
 800ae94:	dd1a      	ble.n	800aecc <_vfiprintf_r+0x570>
 800ae96:	4b88      	ldr	r3, [pc, #544]	@ (800b0b8 <_vfiprintf_r+0x75c>)
 800ae98:	2d10      	cmp	r5, #16
 800ae9a:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800ae9e:	f106 0008 	add.w	r0, r6, #8
 800aea2:	f102 0201 	add.w	r2, r2, #1
 800aea6:	6033      	str	r3, [r6, #0]
 800aea8:	f300 8133 	bgt.w	800b112 <_vfiprintf_r+0x7b6>
 800aeac:	6075      	str	r5, [r6, #4]
 800aeae:	2a07      	cmp	r2, #7
 800aeb0:	440d      	add	r5, r1
 800aeb2:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800aeb6:	f340 8141 	ble.w	800b13c <_vfiprintf_r+0x7e0>
 800aeba:	4639      	mov	r1, r7
 800aebc:	9800      	ldr	r0, [sp, #0]
 800aebe:	aa0e      	add	r2, sp, #56	@ 0x38
 800aec0:	f7ff fd1a 	bl	800a8f8 <__sprint_r>
 800aec4:	2800      	cmp	r0, #0
 800aec6:	f040 8174 	bne.w	800b1b2 <_vfiprintf_r+0x856>
 800aeca:	ae11      	add	r6, sp, #68	@ 0x44
 800aecc:	9b01      	ldr	r3, [sp, #4]
 800aece:	1ae4      	subs	r4, r4, r3
 800aed0:	2c00      	cmp	r4, #0
 800aed2:	dd1a      	ble.n	800af0a <_vfiprintf_r+0x5ae>
 800aed4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800aed8:	4877      	ldr	r0, [pc, #476]	@ (800b0b8 <_vfiprintf_r+0x75c>)
 800aeda:	2c10      	cmp	r4, #16
 800aedc:	f103 0301 	add.w	r3, r3, #1
 800aee0:	f106 0108 	add.w	r1, r6, #8
 800aee4:	6030      	str	r0, [r6, #0]
 800aee6:	f300 812b 	bgt.w	800b140 <_vfiprintf_r+0x7e4>
 800aeea:	6074      	str	r4, [r6, #4]
 800aeec:	2b07      	cmp	r3, #7
 800aeee:	4414      	add	r4, r2
 800aef0:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800aef4:	f340 8135 	ble.w	800b162 <_vfiprintf_r+0x806>
 800aef8:	4639      	mov	r1, r7
 800aefa:	9800      	ldr	r0, [sp, #0]
 800aefc:	aa0e      	add	r2, sp, #56	@ 0x38
 800aefe:	f7ff fcfb 	bl	800a8f8 <__sprint_r>
 800af02:	2800      	cmp	r0, #0
 800af04:	f040 8155 	bne.w	800b1b2 <_vfiprintf_r+0x856>
 800af08:	ae11      	add	r6, sp, #68	@ 0x44
 800af0a:	9b01      	ldr	r3, [sp, #4]
 800af0c:	9a01      	ldr	r2, [sp, #4]
 800af0e:	6073      	str	r3, [r6, #4]
 800af10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af12:	f8c6 9000 	str.w	r9, [r6]
 800af16:	4413      	add	r3, r2
 800af18:	9310      	str	r3, [sp, #64]	@ 0x40
 800af1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af1c:	3301      	adds	r3, #1
 800af1e:	2b07      	cmp	r3, #7
 800af20:	930f      	str	r3, [sp, #60]	@ 0x3c
 800af22:	f300 8120 	bgt.w	800b166 <_vfiprintf_r+0x80a>
 800af26:	f106 0308 	add.w	r3, r6, #8
 800af2a:	f01a 0f04 	tst.w	sl, #4
 800af2e:	f040 8122 	bne.w	800b176 <_vfiprintf_r+0x81a>
 800af32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af36:	9904      	ldr	r1, [sp, #16]
 800af38:	428a      	cmp	r2, r1
 800af3a:	bfac      	ite	ge
 800af3c:	189b      	addge	r3, r3, r2
 800af3e:	185b      	addlt	r3, r3, r1
 800af40:	9303      	str	r3, [sp, #12]
 800af42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af44:	b13b      	cbz	r3, 800af56 <_vfiprintf_r+0x5fa>
 800af46:	4639      	mov	r1, r7
 800af48:	9800      	ldr	r0, [sp, #0]
 800af4a:	aa0e      	add	r2, sp, #56	@ 0x38
 800af4c:	f7ff fcd4 	bl	800a8f8 <__sprint_r>
 800af50:	2800      	cmp	r0, #0
 800af52:	f040 812e 	bne.w	800b1b2 <_vfiprintf_r+0x856>
 800af56:	2300      	movs	r3, #0
 800af58:	4645      	mov	r5, r8
 800af5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800af5c:	ae11      	add	r6, sp, #68	@ 0x44
 800af5e:	e55e      	b.n	800aa1e <_vfiprintf_r+0xc2>
 800af60:	4648      	mov	r0, r9
 800af62:	f7f5 f8f5 	bl	8000150 <strlen>
 800af66:	9001      	str	r0, [sp, #4]
 800af68:	e734      	b.n	800add4 <_vfiprintf_r+0x478>
 800af6a:	f04a 0a10 	orr.w	sl, sl, #16
 800af6e:	f01a 0320 	ands.w	r3, sl, #32
 800af72:	d008      	beq.n	800af86 <_vfiprintf_r+0x62a>
 800af74:	3507      	adds	r5, #7
 800af76:	f025 0507 	bic.w	r5, r5, #7
 800af7a:	46a8      	mov	r8, r5
 800af7c:	686d      	ldr	r5, [r5, #4]
 800af7e:	f858 4b08 	ldr.w	r4, [r8], #8
 800af82:	2301      	movs	r3, #1
 800af84:	e6da      	b.n	800ad3c <_vfiprintf_r+0x3e0>
 800af86:	46a8      	mov	r8, r5
 800af88:	f01a 0510 	ands.w	r5, sl, #16
 800af8c:	f858 4b04 	ldr.w	r4, [r8], #4
 800af90:	d001      	beq.n	800af96 <_vfiprintf_r+0x63a>
 800af92:	461d      	mov	r5, r3
 800af94:	e7f5      	b.n	800af82 <_vfiprintf_r+0x626>
 800af96:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800af9a:	d001      	beq.n	800afa0 <_vfiprintf_r+0x644>
 800af9c:	b2a4      	uxth	r4, r4
 800af9e:	e7f0      	b.n	800af82 <_vfiprintf_r+0x626>
 800afa0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800afa4:	d0ed      	beq.n	800af82 <_vfiprintf_r+0x626>
 800afa6:	b2e4      	uxtb	r4, r4
 800afa8:	e7f3      	b.n	800af92 <_vfiprintf_r+0x636>
 800afaa:	4a44      	ldr	r2, [pc, #272]	@ (800b0bc <_vfiprintf_r+0x760>)
 800afac:	e5cc      	b.n	800ab48 <_vfiprintf_r+0x1ec>
 800afae:	46a8      	mov	r8, r5
 800afb0:	f01a 0510 	ands.w	r5, sl, #16
 800afb4:	f858 4b04 	ldr.w	r4, [r8], #4
 800afb8:	d001      	beq.n	800afbe <_vfiprintf_r+0x662>
 800afba:	4615      	mov	r5, r2
 800afbc:	e5d0      	b.n	800ab60 <_vfiprintf_r+0x204>
 800afbe:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800afc2:	d001      	beq.n	800afc8 <_vfiprintf_r+0x66c>
 800afc4:	b2a4      	uxth	r4, r4
 800afc6:	e5cb      	b.n	800ab60 <_vfiprintf_r+0x204>
 800afc8:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800afcc:	f43f adc8 	beq.w	800ab60 <_vfiprintf_r+0x204>
 800afd0:	b2e4      	uxtb	r4, r4
 800afd2:	e7f2      	b.n	800afba <_vfiprintf_r+0x65e>
 800afd4:	2c0a      	cmp	r4, #10
 800afd6:	f175 0300 	sbcs.w	r3, r5, #0
 800afda:	d206      	bcs.n	800afea <_vfiprintf_r+0x68e>
 800afdc:	3430      	adds	r4, #48	@ 0x30
 800afde:	b2e4      	uxtb	r4, r4
 800afe0:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800afe4:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800afe8:	e136      	b.n	800b258 <_vfiprintf_r+0x8fc>
 800afea:	f04f 0a00 	mov.w	sl, #0
 800afee:	ab3a      	add	r3, sp, #232	@ 0xe8
 800aff0:	9308      	str	r3, [sp, #32]
 800aff2:	9b04      	ldr	r3, [sp, #16]
 800aff4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aff8:	930a      	str	r3, [sp, #40]	@ 0x28
 800affa:	220a      	movs	r2, #10
 800affc:	2300      	movs	r3, #0
 800affe:	4620      	mov	r0, r4
 800b000:	4629      	mov	r1, r5
 800b002:	f7f5 fd91 	bl	8000b28 <__aeabi_uldivmod>
 800b006:	460b      	mov	r3, r1
 800b008:	9908      	ldr	r1, [sp, #32]
 800b00a:	3230      	adds	r2, #48	@ 0x30
 800b00c:	f801 2c01 	strb.w	r2, [r1, #-1]
 800b010:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b012:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b014:	f101 39ff 	add.w	r9, r1, #4294967295
 800b018:	f10a 0a01 	add.w	sl, sl, #1
 800b01c:	b1e2      	cbz	r2, 800b058 <_vfiprintf_r+0x6fc>
 800b01e:	9a06      	ldr	r2, [sp, #24]
 800b020:	7812      	ldrb	r2, [r2, #0]
 800b022:	4552      	cmp	r2, sl
 800b024:	d118      	bne.n	800b058 <_vfiprintf_r+0x6fc>
 800b026:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800b02a:	d015      	beq.n	800b058 <_vfiprintf_r+0x6fc>
 800b02c:	2c0a      	cmp	r4, #10
 800b02e:	f175 0200 	sbcs.w	r2, r5, #0
 800b032:	d311      	bcc.n	800b058 <_vfiprintf_r+0x6fc>
 800b034:	9308      	str	r3, [sp, #32]
 800b036:	9b07      	ldr	r3, [sp, #28]
 800b038:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b03a:	eba9 0903 	sub.w	r9, r9, r3
 800b03e:	461a      	mov	r2, r3
 800b040:	4648      	mov	r0, r9
 800b042:	f000 fd29 	bl	800ba98 <strncpy>
 800b046:	9b06      	ldr	r3, [sp, #24]
 800b048:	785a      	ldrb	r2, [r3, #1]
 800b04a:	9b08      	ldr	r3, [sp, #32]
 800b04c:	b172      	cbz	r2, 800b06c <_vfiprintf_r+0x710>
 800b04e:	f04f 0a00 	mov.w	sl, #0
 800b052:	9a06      	ldr	r2, [sp, #24]
 800b054:	3201      	adds	r2, #1
 800b056:	9206      	str	r2, [sp, #24]
 800b058:	2c0a      	cmp	r4, #10
 800b05a:	f175 0500 	sbcs.w	r5, r5, #0
 800b05e:	f0c0 80fb 	bcc.w	800b258 <_vfiprintf_r+0x8fc>
 800b062:	461d      	mov	r5, r3
 800b064:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b066:	f8cd 9020 	str.w	r9, [sp, #32]
 800b06a:	e7c6      	b.n	800affa <_vfiprintf_r+0x69e>
 800b06c:	4692      	mov	sl, r2
 800b06e:	e7f3      	b.n	800b058 <_vfiprintf_r+0x6fc>
 800b070:	9a05      	ldr	r2, [sp, #20]
 800b072:	f004 030f 	and.w	r3, r4, #15
 800b076:	5cd3      	ldrb	r3, [r2, r3]
 800b078:	0924      	lsrs	r4, r4, #4
 800b07a:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800b07e:	092d      	lsrs	r5, r5, #4
 800b080:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b084:	ea54 0305 	orrs.w	r3, r4, r5
 800b088:	d1f2      	bne.n	800b070 <_vfiprintf_r+0x714>
 800b08a:	e0e5      	b.n	800b258 <_vfiprintf_r+0x8fc>
 800b08c:	b923      	cbnz	r3, 800b098 <_vfiprintf_r+0x73c>
 800b08e:	f01a 0f01 	tst.w	sl, #1
 800b092:	d001      	beq.n	800b098 <_vfiprintf_r+0x73c>
 800b094:	2430      	movs	r4, #48	@ 0x30
 800b096:	e7a3      	b.n	800afe0 <_vfiprintf_r+0x684>
 800b098:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800b09c:	e0dc      	b.n	800b258 <_vfiprintf_r+0x8fc>
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	f000 80a8 	beq.w	800b1f4 <_vfiprintf_r+0x898>
 800b0a4:	2400      	movs	r4, #0
 800b0a6:	46a8      	mov	r8, r5
 800b0a8:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800b0ac:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800b0b0:	e5e3      	b.n	800ac7a <_vfiprintf_r+0x31e>
 800b0b2:	bf00      	nop
 800b0b4:	0800de14 	.word	0x0800de14
 800b0b8:	0800de04 	.word	0x0800de04
 800b0bc:	0800ddb1 	.word	0x0800ddb1
 800b0c0:	f04f 0c10 	mov.w	ip, #16
 800b0c4:	2a07      	cmp	r2, #7
 800b0c6:	4461      	add	r1, ip
 800b0c8:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b0cc:	f8c6 c004 	str.w	ip, [r6, #4]
 800b0d0:	dd08      	ble.n	800b0e4 <_vfiprintf_r+0x788>
 800b0d2:	4639      	mov	r1, r7
 800b0d4:	9800      	ldr	r0, [sp, #0]
 800b0d6:	aa0e      	add	r2, sp, #56	@ 0x38
 800b0d8:	f7ff fc0e 	bl	800a8f8 <__sprint_r>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d168      	bne.n	800b1b2 <_vfiprintf_r+0x856>
 800b0e0:	4b61      	ldr	r3, [pc, #388]	@ (800b268 <_vfiprintf_r+0x90c>)
 800b0e2:	a811      	add	r0, sp, #68	@ 0x44
 800b0e4:	4606      	mov	r6, r0
 800b0e6:	3d10      	subs	r5, #16
 800b0e8:	e691      	b.n	800ae0e <_vfiprintf_r+0x4b2>
 800b0ea:	4606      	mov	r6, r0
 800b0ec:	e6a9      	b.n	800ae42 <_vfiprintf_r+0x4e6>
 800b0ee:	4639      	mov	r1, r7
 800b0f0:	9800      	ldr	r0, [sp, #0]
 800b0f2:	aa0e      	add	r2, sp, #56	@ 0x38
 800b0f4:	f7ff fc00 	bl	800a8f8 <__sprint_r>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d15a      	bne.n	800b1b2 <_vfiprintf_r+0x856>
 800b0fc:	ae11      	add	r6, sp, #68	@ 0x44
 800b0fe:	e6b2      	b.n	800ae66 <_vfiprintf_r+0x50a>
 800b100:	4639      	mov	r1, r7
 800b102:	9800      	ldr	r0, [sp, #0]
 800b104:	aa0e      	add	r2, sp, #56	@ 0x38
 800b106:	f7ff fbf7 	bl	800a8f8 <__sprint_r>
 800b10a:	2800      	cmp	r0, #0
 800b10c:	d151      	bne.n	800b1b2 <_vfiprintf_r+0x856>
 800b10e:	ae11      	add	r6, sp, #68	@ 0x44
 800b110:	e6b9      	b.n	800ae86 <_vfiprintf_r+0x52a>
 800b112:	f04f 0c10 	mov.w	ip, #16
 800b116:	2a07      	cmp	r2, #7
 800b118:	4461      	add	r1, ip
 800b11a:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b11e:	f8c6 c004 	str.w	ip, [r6, #4]
 800b122:	dd08      	ble.n	800b136 <_vfiprintf_r+0x7da>
 800b124:	4639      	mov	r1, r7
 800b126:	9800      	ldr	r0, [sp, #0]
 800b128:	aa0e      	add	r2, sp, #56	@ 0x38
 800b12a:	f7ff fbe5 	bl	800a8f8 <__sprint_r>
 800b12e:	2800      	cmp	r0, #0
 800b130:	d13f      	bne.n	800b1b2 <_vfiprintf_r+0x856>
 800b132:	4b4e      	ldr	r3, [pc, #312]	@ (800b26c <_vfiprintf_r+0x910>)
 800b134:	a811      	add	r0, sp, #68	@ 0x44
 800b136:	4606      	mov	r6, r0
 800b138:	3d10      	subs	r5, #16
 800b13a:	e6ad      	b.n	800ae98 <_vfiprintf_r+0x53c>
 800b13c:	4606      	mov	r6, r0
 800b13e:	e6c5      	b.n	800aecc <_vfiprintf_r+0x570>
 800b140:	2010      	movs	r0, #16
 800b142:	2b07      	cmp	r3, #7
 800b144:	4402      	add	r2, r0
 800b146:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800b14a:	6070      	str	r0, [r6, #4]
 800b14c:	dd06      	ble.n	800b15c <_vfiprintf_r+0x800>
 800b14e:	4639      	mov	r1, r7
 800b150:	9800      	ldr	r0, [sp, #0]
 800b152:	aa0e      	add	r2, sp, #56	@ 0x38
 800b154:	f7ff fbd0 	bl	800a8f8 <__sprint_r>
 800b158:	bb58      	cbnz	r0, 800b1b2 <_vfiprintf_r+0x856>
 800b15a:	a911      	add	r1, sp, #68	@ 0x44
 800b15c:	460e      	mov	r6, r1
 800b15e:	3c10      	subs	r4, #16
 800b160:	e6b8      	b.n	800aed4 <_vfiprintf_r+0x578>
 800b162:	460e      	mov	r6, r1
 800b164:	e6d1      	b.n	800af0a <_vfiprintf_r+0x5ae>
 800b166:	4639      	mov	r1, r7
 800b168:	9800      	ldr	r0, [sp, #0]
 800b16a:	aa0e      	add	r2, sp, #56	@ 0x38
 800b16c:	f7ff fbc4 	bl	800a8f8 <__sprint_r>
 800b170:	b9f8      	cbnz	r0, 800b1b2 <_vfiprintf_r+0x856>
 800b172:	ab11      	add	r3, sp, #68	@ 0x44
 800b174:	e6d9      	b.n	800af2a <_vfiprintf_r+0x5ce>
 800b176:	9a02      	ldr	r2, [sp, #8]
 800b178:	9904      	ldr	r1, [sp, #16]
 800b17a:	1a54      	subs	r4, r2, r1
 800b17c:	2c00      	cmp	r4, #0
 800b17e:	f77f aed8 	ble.w	800af32 <_vfiprintf_r+0x5d6>
 800b182:	2610      	movs	r6, #16
 800b184:	4d38      	ldr	r5, [pc, #224]	@ (800b268 <_vfiprintf_r+0x90c>)
 800b186:	2c10      	cmp	r4, #16
 800b188:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800b18c:	601d      	str	r5, [r3, #0]
 800b18e:	f102 0201 	add.w	r2, r2, #1
 800b192:	dc1d      	bgt.n	800b1d0 <_vfiprintf_r+0x874>
 800b194:	605c      	str	r4, [r3, #4]
 800b196:	2a07      	cmp	r2, #7
 800b198:	440c      	add	r4, r1
 800b19a:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800b19e:	f77f aec8 	ble.w	800af32 <_vfiprintf_r+0x5d6>
 800b1a2:	4639      	mov	r1, r7
 800b1a4:	9800      	ldr	r0, [sp, #0]
 800b1a6:	aa0e      	add	r2, sp, #56	@ 0x38
 800b1a8:	f7ff fba6 	bl	800a8f8 <__sprint_r>
 800b1ac:	2800      	cmp	r0, #0
 800b1ae:	f43f aec0 	beq.w	800af32 <_vfiprintf_r+0x5d6>
 800b1b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1b4:	07d9      	lsls	r1, r3, #31
 800b1b6:	d405      	bmi.n	800b1c4 <_vfiprintf_r+0x868>
 800b1b8:	89bb      	ldrh	r3, [r7, #12]
 800b1ba:	059a      	lsls	r2, r3, #22
 800b1bc:	d402      	bmi.n	800b1c4 <_vfiprintf_r+0x868>
 800b1be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b1c0:	f7fc fe5f 	bl	8007e82 <__retarget_lock_release_recursive>
 800b1c4:	89bb      	ldrh	r3, [r7, #12]
 800b1c6:	065b      	lsls	r3, r3, #25
 800b1c8:	f57f abf9 	bpl.w	800a9be <_vfiprintf_r+0x62>
 800b1cc:	f7ff bbf4 	b.w	800a9b8 <_vfiprintf_r+0x5c>
 800b1d0:	3110      	adds	r1, #16
 800b1d2:	2a07      	cmp	r2, #7
 800b1d4:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b1d8:	605e      	str	r6, [r3, #4]
 800b1da:	dc02      	bgt.n	800b1e2 <_vfiprintf_r+0x886>
 800b1dc:	3308      	adds	r3, #8
 800b1de:	3c10      	subs	r4, #16
 800b1e0:	e7d1      	b.n	800b186 <_vfiprintf_r+0x82a>
 800b1e2:	4639      	mov	r1, r7
 800b1e4:	9800      	ldr	r0, [sp, #0]
 800b1e6:	aa0e      	add	r2, sp, #56	@ 0x38
 800b1e8:	f7ff fb86 	bl	800a8f8 <__sprint_r>
 800b1ec:	2800      	cmp	r0, #0
 800b1ee:	d1e0      	bne.n	800b1b2 <_vfiprintf_r+0x856>
 800b1f0:	ab11      	add	r3, sp, #68	@ 0x44
 800b1f2:	e7f4      	b.n	800b1de <_vfiprintf_r+0x882>
 800b1f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b1f6:	b913      	cbnz	r3, 800b1fe <_vfiprintf_r+0x8a2>
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b1fc:	e7d9      	b.n	800b1b2 <_vfiprintf_r+0x856>
 800b1fe:	4639      	mov	r1, r7
 800b200:	9800      	ldr	r0, [sp, #0]
 800b202:	aa0e      	add	r2, sp, #56	@ 0x38
 800b204:	f7ff fb78 	bl	800a8f8 <__sprint_r>
 800b208:	2800      	cmp	r0, #0
 800b20a:	d0f5      	beq.n	800b1f8 <_vfiprintf_r+0x89c>
 800b20c:	e7d1      	b.n	800b1b2 <_vfiprintf_r+0x856>
 800b20e:	ea54 0205 	orrs.w	r2, r4, r5
 800b212:	f8cd a010 	str.w	sl, [sp, #16]
 800b216:	f43f ada3 	beq.w	800ad60 <_vfiprintf_r+0x404>
 800b21a:	2b01      	cmp	r3, #1
 800b21c:	f43f aeda 	beq.w	800afd4 <_vfiprintf_r+0x678>
 800b220:	2b02      	cmp	r3, #2
 800b222:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800b226:	f43f af23 	beq.w	800b070 <_vfiprintf_r+0x714>
 800b22a:	f004 0307 	and.w	r3, r4, #7
 800b22e:	08e4      	lsrs	r4, r4, #3
 800b230:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800b234:	08ed      	lsrs	r5, r5, #3
 800b236:	3330      	adds	r3, #48	@ 0x30
 800b238:	ea54 0105 	orrs.w	r1, r4, r5
 800b23c:	464a      	mov	r2, r9
 800b23e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b242:	d1f2      	bne.n	800b22a <_vfiprintf_r+0x8ce>
 800b244:	9904      	ldr	r1, [sp, #16]
 800b246:	07c8      	lsls	r0, r1, #31
 800b248:	d506      	bpl.n	800b258 <_vfiprintf_r+0x8fc>
 800b24a:	2b30      	cmp	r3, #48	@ 0x30
 800b24c:	d004      	beq.n	800b258 <_vfiprintf_r+0x8fc>
 800b24e:	2330      	movs	r3, #48	@ 0x30
 800b250:	f809 3c01 	strb.w	r3, [r9, #-1]
 800b254:	f1a2 0902 	sub.w	r9, r2, #2
 800b258:	ab3a      	add	r3, sp, #232	@ 0xe8
 800b25a:	eba3 0309 	sub.w	r3, r3, r9
 800b25e:	9c01      	ldr	r4, [sp, #4]
 800b260:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b264:	9301      	str	r3, [sp, #4]
 800b266:	e5b6      	b.n	800add6 <_vfiprintf_r+0x47a>
 800b268:	0800de14 	.word	0x0800de14
 800b26c:	0800de04 	.word	0x0800de04

0800b270 <__sbprintf>:
 800b270:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b272:	461f      	mov	r7, r3
 800b274:	898b      	ldrh	r3, [r1, #12]
 800b276:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800b27a:	f023 0302 	bic.w	r3, r3, #2
 800b27e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b282:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800b284:	4615      	mov	r5, r2
 800b286:	9319      	str	r3, [sp, #100]	@ 0x64
 800b288:	89cb      	ldrh	r3, [r1, #14]
 800b28a:	4606      	mov	r6, r0
 800b28c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b290:	69cb      	ldr	r3, [r1, #28]
 800b292:	a816      	add	r0, sp, #88	@ 0x58
 800b294:	9307      	str	r3, [sp, #28]
 800b296:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800b298:	460c      	mov	r4, r1
 800b29a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b29c:	ab1a      	add	r3, sp, #104	@ 0x68
 800b29e:	9300      	str	r3, [sp, #0]
 800b2a0:	9304      	str	r3, [sp, #16]
 800b2a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2a6:	9302      	str	r3, [sp, #8]
 800b2a8:	9305      	str	r3, [sp, #20]
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	9306      	str	r3, [sp, #24]
 800b2ae:	f7fc fde5 	bl	8007e7c <__retarget_lock_init_recursive>
 800b2b2:	462a      	mov	r2, r5
 800b2b4:	463b      	mov	r3, r7
 800b2b6:	4669      	mov	r1, sp
 800b2b8:	4630      	mov	r0, r6
 800b2ba:	f7ff fb4f 	bl	800a95c <_vfiprintf_r>
 800b2be:	1e05      	subs	r5, r0, #0
 800b2c0:	db07      	blt.n	800b2d2 <__sbprintf+0x62>
 800b2c2:	4669      	mov	r1, sp
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	f000 f8ed 	bl	800b4a4 <_fflush_r>
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	bf18      	it	ne
 800b2ce:	f04f 35ff 	movne.w	r5, #4294967295
 800b2d2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b2d6:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800b2d8:	065b      	lsls	r3, r3, #25
 800b2da:	bf42      	ittt	mi
 800b2dc:	89a3      	ldrhmi	r3, [r4, #12]
 800b2de:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800b2e2:	81a3      	strhmi	r3, [r4, #12]
 800b2e4:	f7fc fdcb 	bl	8007e7e <__retarget_lock_close_recursive>
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800b2ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b2f0 <_fclose_r>:
 800b2f0:	b570      	push	{r4, r5, r6, lr}
 800b2f2:	4605      	mov	r5, r0
 800b2f4:	460c      	mov	r4, r1
 800b2f6:	b1b1      	cbz	r1, 800b326 <_fclose_r+0x36>
 800b2f8:	b118      	cbz	r0, 800b302 <_fclose_r+0x12>
 800b2fa:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b2fc:	b90b      	cbnz	r3, 800b302 <_fclose_r+0x12>
 800b2fe:	f7fc fb77 	bl	80079f0 <__sinit>
 800b302:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b304:	07de      	lsls	r6, r3, #31
 800b306:	d405      	bmi.n	800b314 <_fclose_r+0x24>
 800b308:	89a3      	ldrh	r3, [r4, #12]
 800b30a:	0598      	lsls	r0, r3, #22
 800b30c:	d402      	bmi.n	800b314 <_fclose_r+0x24>
 800b30e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b310:	f7fc fdb6 	bl	8007e80 <__retarget_lock_acquire_recursive>
 800b314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b318:	b943      	cbnz	r3, 800b32c <_fclose_r+0x3c>
 800b31a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b31c:	07d9      	lsls	r1, r3, #31
 800b31e:	d402      	bmi.n	800b326 <_fclose_r+0x36>
 800b320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b322:	f7fc fdae 	bl	8007e82 <__retarget_lock_release_recursive>
 800b326:	2600      	movs	r6, #0
 800b328:	4630      	mov	r0, r6
 800b32a:	bd70      	pop	{r4, r5, r6, pc}
 800b32c:	4621      	mov	r1, r4
 800b32e:	4628      	mov	r0, r5
 800b330:	f000 f834 	bl	800b39c <__sflush_r>
 800b334:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b336:	4606      	mov	r6, r0
 800b338:	b133      	cbz	r3, 800b348 <_fclose_r+0x58>
 800b33a:	4628      	mov	r0, r5
 800b33c:	69e1      	ldr	r1, [r4, #28]
 800b33e:	4798      	blx	r3
 800b340:	2800      	cmp	r0, #0
 800b342:	bfb8      	it	lt
 800b344:	f04f 36ff 	movlt.w	r6, #4294967295
 800b348:	89a3      	ldrh	r3, [r4, #12]
 800b34a:	061a      	lsls	r2, r3, #24
 800b34c:	d503      	bpl.n	800b356 <_fclose_r+0x66>
 800b34e:	4628      	mov	r0, r5
 800b350:	6921      	ldr	r1, [r4, #16]
 800b352:	f7fc fe09 	bl	8007f68 <_free_r>
 800b356:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b358:	b141      	cbz	r1, 800b36c <_fclose_r+0x7c>
 800b35a:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800b35e:	4299      	cmp	r1, r3
 800b360:	d002      	beq.n	800b368 <_fclose_r+0x78>
 800b362:	4628      	mov	r0, r5
 800b364:	f7fc fe00 	bl	8007f68 <_free_r>
 800b368:	2300      	movs	r3, #0
 800b36a:	6323      	str	r3, [r4, #48]	@ 0x30
 800b36c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b36e:	b121      	cbz	r1, 800b37a <_fclose_r+0x8a>
 800b370:	4628      	mov	r0, r5
 800b372:	f7fc fdf9 	bl	8007f68 <_free_r>
 800b376:	2300      	movs	r3, #0
 800b378:	6463      	str	r3, [r4, #68]	@ 0x44
 800b37a:	f7fc fb2d 	bl	80079d8 <__sfp_lock_acquire>
 800b37e:	2300      	movs	r3, #0
 800b380:	81a3      	strh	r3, [r4, #12]
 800b382:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b384:	07db      	lsls	r3, r3, #31
 800b386:	d402      	bmi.n	800b38e <_fclose_r+0x9e>
 800b388:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b38a:	f7fc fd7a 	bl	8007e82 <__retarget_lock_release_recursive>
 800b38e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b390:	f7fc fd75 	bl	8007e7e <__retarget_lock_close_recursive>
 800b394:	f7fc fb26 	bl	80079e4 <__sfp_lock_release>
 800b398:	e7c6      	b.n	800b328 <_fclose_r+0x38>
	...

0800b39c <__sflush_r>:
 800b39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b39e:	4605      	mov	r5, r0
 800b3a0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800b3a4:	460c      	mov	r4, r1
 800b3a6:	0706      	lsls	r6, r0, #28
 800b3a8:	d457      	bmi.n	800b45a <__sflush_r+0xbe>
 800b3aa:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 800b3ae:	818b      	strh	r3, [r1, #12]
 800b3b0:	684b      	ldr	r3, [r1, #4]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	dc02      	bgt.n	800b3bc <__sflush_r+0x20>
 800b3b6:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	dd4c      	ble.n	800b456 <__sflush_r+0xba>
 800b3bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b3be:	2e00      	cmp	r6, #0
 800b3c0:	d049      	beq.n	800b456 <__sflush_r+0xba>
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800b3c8:	682f      	ldr	r7, [r5, #0]
 800b3ca:	69e1      	ldr	r1, [r4, #28]
 800b3cc:	602b      	str	r3, [r5, #0]
 800b3ce:	d034      	beq.n	800b43a <__sflush_r+0x9e>
 800b3d0:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800b3d2:	89a3      	ldrh	r3, [r4, #12]
 800b3d4:	0759      	lsls	r1, r3, #29
 800b3d6:	d505      	bpl.n	800b3e4 <__sflush_r+0x48>
 800b3d8:	6863      	ldr	r3, [r4, #4]
 800b3da:	1ad2      	subs	r2, r2, r3
 800b3dc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b3de:	b10b      	cbz	r3, 800b3e4 <__sflush_r+0x48>
 800b3e0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800b3e2:	1ad2      	subs	r2, r2, r3
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	4628      	mov	r0, r5
 800b3e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b3ea:	69e1      	ldr	r1, [r4, #28]
 800b3ec:	47b0      	blx	r6
 800b3ee:	1c43      	adds	r3, r0, #1
 800b3f0:	d106      	bne.n	800b400 <__sflush_r+0x64>
 800b3f2:	682a      	ldr	r2, [r5, #0]
 800b3f4:	2a1d      	cmp	r2, #29
 800b3f6:	d847      	bhi.n	800b488 <__sflush_r+0xec>
 800b3f8:	4b29      	ldr	r3, [pc, #164]	@ (800b4a0 <__sflush_r+0x104>)
 800b3fa:	4113      	asrs	r3, r2
 800b3fc:	07de      	lsls	r6, r3, #31
 800b3fe:	d443      	bmi.n	800b488 <__sflush_r+0xec>
 800b400:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b404:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b408:	81a2      	strh	r2, [r4, #12]
 800b40a:	2200      	movs	r2, #0
 800b40c:	6062      	str	r2, [r4, #4]
 800b40e:	6922      	ldr	r2, [r4, #16]
 800b410:	04d9      	lsls	r1, r3, #19
 800b412:	6022      	str	r2, [r4, #0]
 800b414:	d504      	bpl.n	800b420 <__sflush_r+0x84>
 800b416:	1c42      	adds	r2, r0, #1
 800b418:	d101      	bne.n	800b41e <__sflush_r+0x82>
 800b41a:	682b      	ldr	r3, [r5, #0]
 800b41c:	b903      	cbnz	r3, 800b420 <__sflush_r+0x84>
 800b41e:	6520      	str	r0, [r4, #80]	@ 0x50
 800b420:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b422:	602f      	str	r7, [r5, #0]
 800b424:	b1b9      	cbz	r1, 800b456 <__sflush_r+0xba>
 800b426:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800b42a:	4299      	cmp	r1, r3
 800b42c:	d002      	beq.n	800b434 <__sflush_r+0x98>
 800b42e:	4628      	mov	r0, r5
 800b430:	f7fc fd9a 	bl	8007f68 <_free_r>
 800b434:	2300      	movs	r3, #0
 800b436:	6323      	str	r3, [r4, #48]	@ 0x30
 800b438:	e00d      	b.n	800b456 <__sflush_r+0xba>
 800b43a:	2301      	movs	r3, #1
 800b43c:	4628      	mov	r0, r5
 800b43e:	47b0      	blx	r6
 800b440:	4602      	mov	r2, r0
 800b442:	1c50      	adds	r0, r2, #1
 800b444:	d1c5      	bne.n	800b3d2 <__sflush_r+0x36>
 800b446:	682b      	ldr	r3, [r5, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d0c2      	beq.n	800b3d2 <__sflush_r+0x36>
 800b44c:	2b1d      	cmp	r3, #29
 800b44e:	d001      	beq.n	800b454 <__sflush_r+0xb8>
 800b450:	2b16      	cmp	r3, #22
 800b452:	d119      	bne.n	800b488 <__sflush_r+0xec>
 800b454:	602f      	str	r7, [r5, #0]
 800b456:	2000      	movs	r0, #0
 800b458:	e01d      	b.n	800b496 <__sflush_r+0xfa>
 800b45a:	690f      	ldr	r7, [r1, #16]
 800b45c:	2f00      	cmp	r7, #0
 800b45e:	d0fa      	beq.n	800b456 <__sflush_r+0xba>
 800b460:	0783      	lsls	r3, r0, #30
 800b462:	bf18      	it	ne
 800b464:	2300      	movne	r3, #0
 800b466:	680e      	ldr	r6, [r1, #0]
 800b468:	bf08      	it	eq
 800b46a:	694b      	ldreq	r3, [r1, #20]
 800b46c:	1bf6      	subs	r6, r6, r7
 800b46e:	600f      	str	r7, [r1, #0]
 800b470:	608b      	str	r3, [r1, #8]
 800b472:	2e00      	cmp	r6, #0
 800b474:	ddef      	ble.n	800b456 <__sflush_r+0xba>
 800b476:	4633      	mov	r3, r6
 800b478:	463a      	mov	r2, r7
 800b47a:	4628      	mov	r0, r5
 800b47c:	69e1      	ldr	r1, [r4, #28]
 800b47e:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 800b482:	47e0      	blx	ip
 800b484:	2800      	cmp	r0, #0
 800b486:	dc07      	bgt.n	800b498 <__sflush_r+0xfc>
 800b488:	f04f 30ff 	mov.w	r0, #4294967295
 800b48c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b490:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b494:	81a3      	strh	r3, [r4, #12]
 800b496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b498:	4407      	add	r7, r0
 800b49a:	1a36      	subs	r6, r6, r0
 800b49c:	e7e9      	b.n	800b472 <__sflush_r+0xd6>
 800b49e:	bf00      	nop
 800b4a0:	dfbffffe 	.word	0xdfbffffe

0800b4a4 <_fflush_r>:
 800b4a4:	b538      	push	{r3, r4, r5, lr}
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	4605      	mov	r5, r0
 800b4aa:	b118      	cbz	r0, 800b4b4 <_fflush_r+0x10>
 800b4ac:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b4ae:	b90b      	cbnz	r3, 800b4b4 <_fflush_r+0x10>
 800b4b0:	f7fc fa9e 	bl	80079f0 <__sinit>
 800b4b4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800b4b8:	b1b8      	cbz	r0, 800b4ea <_fflush_r+0x46>
 800b4ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4bc:	07db      	lsls	r3, r3, #31
 800b4be:	d404      	bmi.n	800b4ca <_fflush_r+0x26>
 800b4c0:	0581      	lsls	r1, r0, #22
 800b4c2:	d402      	bmi.n	800b4ca <_fflush_r+0x26>
 800b4c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4c6:	f7fc fcdb 	bl	8007e80 <__retarget_lock_acquire_recursive>
 800b4ca:	4628      	mov	r0, r5
 800b4cc:	4621      	mov	r1, r4
 800b4ce:	f7ff ff65 	bl	800b39c <__sflush_r>
 800b4d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4d4:	4605      	mov	r5, r0
 800b4d6:	07da      	lsls	r2, r3, #31
 800b4d8:	d405      	bmi.n	800b4e6 <_fflush_r+0x42>
 800b4da:	89a3      	ldrh	r3, [r4, #12]
 800b4dc:	059b      	lsls	r3, r3, #22
 800b4de:	d402      	bmi.n	800b4e6 <_fflush_r+0x42>
 800b4e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4e2:	f7fc fcce 	bl	8007e82 <__retarget_lock_release_recursive>
 800b4e6:	4628      	mov	r0, r5
 800b4e8:	bd38      	pop	{r3, r4, r5, pc}
 800b4ea:	4605      	mov	r5, r0
 800b4ec:	e7fb      	b.n	800b4e6 <_fflush_r+0x42>
	...

0800b4f0 <__sfvwrite_r>:
 800b4f0:	6893      	ldr	r3, [r2, #8]
 800b4f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4f6:	4606      	mov	r6, r0
 800b4f8:	460c      	mov	r4, r1
 800b4fa:	4691      	mov	r9, r2
 800b4fc:	b91b      	cbnz	r3, 800b506 <__sfvwrite_r+0x16>
 800b4fe:	2000      	movs	r0, #0
 800b500:	b003      	add	sp, #12
 800b502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b506:	898b      	ldrh	r3, [r1, #12]
 800b508:	0718      	lsls	r0, r3, #28
 800b50a:	d550      	bpl.n	800b5ae <__sfvwrite_r+0xbe>
 800b50c:	690b      	ldr	r3, [r1, #16]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d04d      	beq.n	800b5ae <__sfvwrite_r+0xbe>
 800b512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b516:	f8d9 8000 	ldr.w	r8, [r9]
 800b51a:	f013 0702 	ands.w	r7, r3, #2
 800b51e:	d16b      	bne.n	800b5f8 <__sfvwrite_r+0x108>
 800b520:	f013 0301 	ands.w	r3, r3, #1
 800b524:	f000 809c 	beq.w	800b660 <__sfvwrite_r+0x170>
 800b528:	4638      	mov	r0, r7
 800b52a:	46ba      	mov	sl, r7
 800b52c:	46bb      	mov	fp, r7
 800b52e:	f1bb 0f00 	cmp.w	fp, #0
 800b532:	f000 8103 	beq.w	800b73c <__sfvwrite_r+0x24c>
 800b536:	b950      	cbnz	r0, 800b54e <__sfvwrite_r+0x5e>
 800b538:	465a      	mov	r2, fp
 800b53a:	210a      	movs	r1, #10
 800b53c:	4650      	mov	r0, sl
 800b53e:	f000 faff 	bl	800bb40 <memchr>
 800b542:	2800      	cmp	r0, #0
 800b544:	f000 8100 	beq.w	800b748 <__sfvwrite_r+0x258>
 800b548:	3001      	adds	r0, #1
 800b54a:	eba0 070a 	sub.w	r7, r0, sl
 800b54e:	6820      	ldr	r0, [r4, #0]
 800b550:	6921      	ldr	r1, [r4, #16]
 800b552:	455f      	cmp	r7, fp
 800b554:	463a      	mov	r2, r7
 800b556:	bf28      	it	cs
 800b558:	465a      	movcs	r2, fp
 800b55a:	4288      	cmp	r0, r1
 800b55c:	68a5      	ldr	r5, [r4, #8]
 800b55e:	6963      	ldr	r3, [r4, #20]
 800b560:	f240 80f5 	bls.w	800b74e <__sfvwrite_r+0x25e>
 800b564:	441d      	add	r5, r3
 800b566:	42aa      	cmp	r2, r5
 800b568:	f340 80f1 	ble.w	800b74e <__sfvwrite_r+0x25e>
 800b56c:	4651      	mov	r1, sl
 800b56e:	462a      	mov	r2, r5
 800b570:	f000 fa78 	bl	800ba64 <memmove>
 800b574:	6823      	ldr	r3, [r4, #0]
 800b576:	4621      	mov	r1, r4
 800b578:	442b      	add	r3, r5
 800b57a:	4630      	mov	r0, r6
 800b57c:	6023      	str	r3, [r4, #0]
 800b57e:	f7ff ff91 	bl	800b4a4 <_fflush_r>
 800b582:	2800      	cmp	r0, #0
 800b584:	d167      	bne.n	800b656 <__sfvwrite_r+0x166>
 800b586:	1b7f      	subs	r7, r7, r5
 800b588:	f040 80f9 	bne.w	800b77e <__sfvwrite_r+0x28e>
 800b58c:	4621      	mov	r1, r4
 800b58e:	4630      	mov	r0, r6
 800b590:	f7ff ff88 	bl	800b4a4 <_fflush_r>
 800b594:	2800      	cmp	r0, #0
 800b596:	d15e      	bne.n	800b656 <__sfvwrite_r+0x166>
 800b598:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b59c:	44aa      	add	sl, r5
 800b59e:	1b5b      	subs	r3, r3, r5
 800b5a0:	ebab 0b05 	sub.w	fp, fp, r5
 800b5a4:	f8c9 3008 	str.w	r3, [r9, #8]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d1c0      	bne.n	800b52e <__sfvwrite_r+0x3e>
 800b5ac:	e7a7      	b.n	800b4fe <__sfvwrite_r+0xe>
 800b5ae:	4621      	mov	r1, r4
 800b5b0:	4630      	mov	r0, r6
 800b5b2:	f000 f997 	bl	800b8e4 <__swsetup_r>
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	d0ab      	beq.n	800b512 <__sfvwrite_r+0x22>
 800b5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b5be:	e79f      	b.n	800b500 <__sfvwrite_r+0x10>
 800b5c0:	e9d8 a500 	ldrd	sl, r5, [r8]
 800b5c4:	f108 0808 	add.w	r8, r8, #8
 800b5c8:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800b5cc:	69e1      	ldr	r1, [r4, #28]
 800b5ce:	2d00      	cmp	r5, #0
 800b5d0:	d0f6      	beq.n	800b5c0 <__sfvwrite_r+0xd0>
 800b5d2:	42bd      	cmp	r5, r7
 800b5d4:	462b      	mov	r3, r5
 800b5d6:	4652      	mov	r2, sl
 800b5d8:	bf28      	it	cs
 800b5da:	463b      	movcs	r3, r7
 800b5dc:	4630      	mov	r0, r6
 800b5de:	47d8      	blx	fp
 800b5e0:	2800      	cmp	r0, #0
 800b5e2:	dd38      	ble.n	800b656 <__sfvwrite_r+0x166>
 800b5e4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b5e8:	4482      	add	sl, r0
 800b5ea:	1a1b      	subs	r3, r3, r0
 800b5ec:	1a2d      	subs	r5, r5, r0
 800b5ee:	f8c9 3008 	str.w	r3, [r9, #8]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d1e8      	bne.n	800b5c8 <__sfvwrite_r+0xd8>
 800b5f6:	e782      	b.n	800b4fe <__sfvwrite_r+0xe>
 800b5f8:	f04f 0a00 	mov.w	sl, #0
 800b5fc:	4f61      	ldr	r7, [pc, #388]	@ (800b784 <__sfvwrite_r+0x294>)
 800b5fe:	4655      	mov	r5, sl
 800b600:	e7e2      	b.n	800b5c8 <__sfvwrite_r+0xd8>
 800b602:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800b606:	f108 0808 	add.w	r8, r8, #8
 800b60a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b60e:	6820      	ldr	r0, [r4, #0]
 800b610:	68a2      	ldr	r2, [r4, #8]
 800b612:	f1ba 0f00 	cmp.w	sl, #0
 800b616:	d0f4      	beq.n	800b602 <__sfvwrite_r+0x112>
 800b618:	0599      	lsls	r1, r3, #22
 800b61a:	d563      	bpl.n	800b6e4 <__sfvwrite_r+0x1f4>
 800b61c:	4552      	cmp	r2, sl
 800b61e:	d836      	bhi.n	800b68e <__sfvwrite_r+0x19e>
 800b620:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800b624:	d033      	beq.n	800b68e <__sfvwrite_r+0x19e>
 800b626:	6921      	ldr	r1, [r4, #16]
 800b628:	6965      	ldr	r5, [r4, #20]
 800b62a:	eba0 0b01 	sub.w	fp, r0, r1
 800b62e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b632:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b636:	f10b 0201 	add.w	r2, fp, #1
 800b63a:	106d      	asrs	r5, r5, #1
 800b63c:	4452      	add	r2, sl
 800b63e:	4295      	cmp	r5, r2
 800b640:	bf38      	it	cc
 800b642:	4615      	movcc	r5, r2
 800b644:	055b      	lsls	r3, r3, #21
 800b646:	d53d      	bpl.n	800b6c4 <__sfvwrite_r+0x1d4>
 800b648:	4629      	mov	r1, r5
 800b64a:	4630      	mov	r0, r6
 800b64c:	f7fb fefe 	bl	800744c <_malloc_r>
 800b650:	b948      	cbnz	r0, 800b666 <__sfvwrite_r+0x176>
 800b652:	230c      	movs	r3, #12
 800b654:	6033      	str	r3, [r6, #0]
 800b656:	89a3      	ldrh	r3, [r4, #12]
 800b658:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b65c:	81a3      	strh	r3, [r4, #12]
 800b65e:	e7ac      	b.n	800b5ba <__sfvwrite_r+0xca>
 800b660:	461f      	mov	r7, r3
 800b662:	469a      	mov	sl, r3
 800b664:	e7d1      	b.n	800b60a <__sfvwrite_r+0x11a>
 800b666:	465a      	mov	r2, fp
 800b668:	6921      	ldr	r1, [r4, #16]
 800b66a:	9001      	str	r0, [sp, #4]
 800b66c:	f000 fa76 	bl	800bb5c <memcpy>
 800b670:	89a2      	ldrh	r2, [r4, #12]
 800b672:	9b01      	ldr	r3, [sp, #4]
 800b674:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800b678:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b67c:	81a2      	strh	r2, [r4, #12]
 800b67e:	4652      	mov	r2, sl
 800b680:	6123      	str	r3, [r4, #16]
 800b682:	6165      	str	r5, [r4, #20]
 800b684:	445b      	add	r3, fp
 800b686:	eba5 050b 	sub.w	r5, r5, fp
 800b68a:	6023      	str	r3, [r4, #0]
 800b68c:	60a5      	str	r5, [r4, #8]
 800b68e:	4552      	cmp	r2, sl
 800b690:	bf28      	it	cs
 800b692:	4652      	movcs	r2, sl
 800b694:	4655      	mov	r5, sl
 800b696:	4639      	mov	r1, r7
 800b698:	6820      	ldr	r0, [r4, #0]
 800b69a:	9201      	str	r2, [sp, #4]
 800b69c:	f000 f9e2 	bl	800ba64 <memmove>
 800b6a0:	68a3      	ldr	r3, [r4, #8]
 800b6a2:	9a01      	ldr	r2, [sp, #4]
 800b6a4:	1a9b      	subs	r3, r3, r2
 800b6a6:	60a3      	str	r3, [r4, #8]
 800b6a8:	6823      	ldr	r3, [r4, #0]
 800b6aa:	4413      	add	r3, r2
 800b6ac:	6023      	str	r3, [r4, #0]
 800b6ae:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b6b2:	442f      	add	r7, r5
 800b6b4:	1b5b      	subs	r3, r3, r5
 800b6b6:	ebaa 0a05 	sub.w	sl, sl, r5
 800b6ba:	f8c9 3008 	str.w	r3, [r9, #8]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d1a3      	bne.n	800b60a <__sfvwrite_r+0x11a>
 800b6c2:	e71c      	b.n	800b4fe <__sfvwrite_r+0xe>
 800b6c4:	462a      	mov	r2, r5
 800b6c6:	4630      	mov	r0, r6
 800b6c8:	f001 fc42 	bl	800cf50 <_realloc_r>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	2800      	cmp	r0, #0
 800b6d0:	d1d5      	bne.n	800b67e <__sfvwrite_r+0x18e>
 800b6d2:	4630      	mov	r0, r6
 800b6d4:	6921      	ldr	r1, [r4, #16]
 800b6d6:	f7fc fc47 	bl	8007f68 <_free_r>
 800b6da:	89a3      	ldrh	r3, [r4, #12]
 800b6dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6e0:	81a3      	strh	r3, [r4, #12]
 800b6e2:	e7b6      	b.n	800b652 <__sfvwrite_r+0x162>
 800b6e4:	6923      	ldr	r3, [r4, #16]
 800b6e6:	4283      	cmp	r3, r0
 800b6e8:	d302      	bcc.n	800b6f0 <__sfvwrite_r+0x200>
 800b6ea:	6961      	ldr	r1, [r4, #20]
 800b6ec:	4551      	cmp	r1, sl
 800b6ee:	d915      	bls.n	800b71c <__sfvwrite_r+0x22c>
 800b6f0:	4552      	cmp	r2, sl
 800b6f2:	bf28      	it	cs
 800b6f4:	4652      	movcs	r2, sl
 800b6f6:	4615      	mov	r5, r2
 800b6f8:	4639      	mov	r1, r7
 800b6fa:	f000 f9b3 	bl	800ba64 <memmove>
 800b6fe:	68a3      	ldr	r3, [r4, #8]
 800b700:	6822      	ldr	r2, [r4, #0]
 800b702:	1b5b      	subs	r3, r3, r5
 800b704:	442a      	add	r2, r5
 800b706:	60a3      	str	r3, [r4, #8]
 800b708:	6022      	str	r2, [r4, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d1cf      	bne.n	800b6ae <__sfvwrite_r+0x1be>
 800b70e:	4621      	mov	r1, r4
 800b710:	4630      	mov	r0, r6
 800b712:	f7ff fec7 	bl	800b4a4 <_fflush_r>
 800b716:	2800      	cmp	r0, #0
 800b718:	d0c9      	beq.n	800b6ae <__sfvwrite_r+0x1be>
 800b71a:	e79c      	b.n	800b656 <__sfvwrite_r+0x166>
 800b71c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b720:	4553      	cmp	r3, sl
 800b722:	bf28      	it	cs
 800b724:	4653      	movcs	r3, sl
 800b726:	fb93 f3f1 	sdiv	r3, r3, r1
 800b72a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800b72c:	434b      	muls	r3, r1
 800b72e:	463a      	mov	r2, r7
 800b730:	4630      	mov	r0, r6
 800b732:	69e1      	ldr	r1, [r4, #28]
 800b734:	47a8      	blx	r5
 800b736:	1e05      	subs	r5, r0, #0
 800b738:	dcb9      	bgt.n	800b6ae <__sfvwrite_r+0x1be>
 800b73a:	e78c      	b.n	800b656 <__sfvwrite_r+0x166>
 800b73c:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800b740:	2000      	movs	r0, #0
 800b742:	f108 0808 	add.w	r8, r8, #8
 800b746:	e6f2      	b.n	800b52e <__sfvwrite_r+0x3e>
 800b748:	f10b 0701 	add.w	r7, fp, #1
 800b74c:	e6ff      	b.n	800b54e <__sfvwrite_r+0x5e>
 800b74e:	4293      	cmp	r3, r2
 800b750:	dc08      	bgt.n	800b764 <__sfvwrite_r+0x274>
 800b752:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800b754:	4652      	mov	r2, sl
 800b756:	4630      	mov	r0, r6
 800b758:	69e1      	ldr	r1, [r4, #28]
 800b75a:	47a8      	blx	r5
 800b75c:	1e05      	subs	r5, r0, #0
 800b75e:	f73f af12 	bgt.w	800b586 <__sfvwrite_r+0x96>
 800b762:	e778      	b.n	800b656 <__sfvwrite_r+0x166>
 800b764:	4651      	mov	r1, sl
 800b766:	9201      	str	r2, [sp, #4]
 800b768:	f000 f97c 	bl	800ba64 <memmove>
 800b76c:	9a01      	ldr	r2, [sp, #4]
 800b76e:	68a3      	ldr	r3, [r4, #8]
 800b770:	4615      	mov	r5, r2
 800b772:	1a9b      	subs	r3, r3, r2
 800b774:	60a3      	str	r3, [r4, #8]
 800b776:	6823      	ldr	r3, [r4, #0]
 800b778:	4413      	add	r3, r2
 800b77a:	6023      	str	r3, [r4, #0]
 800b77c:	e703      	b.n	800b586 <__sfvwrite_r+0x96>
 800b77e:	2001      	movs	r0, #1
 800b780:	e70a      	b.n	800b598 <__sfvwrite_r+0xa8>
 800b782:	bf00      	nop
 800b784:	7ffffc00 	.word	0x7ffffc00

0800b788 <__swhatbuf_r>:
 800b788:	b570      	push	{r4, r5, r6, lr}
 800b78a:	460c      	mov	r4, r1
 800b78c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b790:	4615      	mov	r5, r2
 800b792:	2900      	cmp	r1, #0
 800b794:	461e      	mov	r6, r3
 800b796:	b096      	sub	sp, #88	@ 0x58
 800b798:	da07      	bge.n	800b7aa <__swhatbuf_r+0x22>
 800b79a:	89a1      	ldrh	r1, [r4, #12]
 800b79c:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800b7a0:	d117      	bne.n	800b7d2 <__swhatbuf_r+0x4a>
 800b7a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b7a6:	4608      	mov	r0, r1
 800b7a8:	e00f      	b.n	800b7ca <__swhatbuf_r+0x42>
 800b7aa:	466a      	mov	r2, sp
 800b7ac:	f000 f992 	bl	800bad4 <_fstat_r>
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	dbf2      	blt.n	800b79a <__swhatbuf_r+0x12>
 800b7b4:	9901      	ldr	r1, [sp, #4]
 800b7b6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b7ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b7be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b7c2:	4259      	negs	r1, r3
 800b7c4:	4159      	adcs	r1, r3
 800b7c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b7ca:	6031      	str	r1, [r6, #0]
 800b7cc:	602b      	str	r3, [r5, #0]
 800b7ce:	b016      	add	sp, #88	@ 0x58
 800b7d0:	bd70      	pop	{r4, r5, r6, pc}
 800b7d2:	2100      	movs	r1, #0
 800b7d4:	2340      	movs	r3, #64	@ 0x40
 800b7d6:	e7e6      	b.n	800b7a6 <__swhatbuf_r+0x1e>

0800b7d8 <__smakebuf_r>:
 800b7d8:	898b      	ldrh	r3, [r1, #12]
 800b7da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7dc:	079d      	lsls	r5, r3, #30
 800b7de:	4606      	mov	r6, r0
 800b7e0:	460c      	mov	r4, r1
 800b7e2:	d507      	bpl.n	800b7f4 <__smakebuf_r+0x1c>
 800b7e4:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800b7e8:	6023      	str	r3, [r4, #0]
 800b7ea:	6123      	str	r3, [r4, #16]
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	6163      	str	r3, [r4, #20]
 800b7f0:	b003      	add	sp, #12
 800b7f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7f4:	466a      	mov	r2, sp
 800b7f6:	ab01      	add	r3, sp, #4
 800b7f8:	f7ff ffc6 	bl	800b788 <__swhatbuf_r>
 800b7fc:	9f00      	ldr	r7, [sp, #0]
 800b7fe:	4605      	mov	r5, r0
 800b800:	4639      	mov	r1, r7
 800b802:	4630      	mov	r0, r6
 800b804:	f7fb fe22 	bl	800744c <_malloc_r>
 800b808:	b948      	cbnz	r0, 800b81e <__smakebuf_r+0x46>
 800b80a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b80e:	059a      	lsls	r2, r3, #22
 800b810:	d4ee      	bmi.n	800b7f0 <__smakebuf_r+0x18>
 800b812:	f023 0303 	bic.w	r3, r3, #3
 800b816:	f043 0302 	orr.w	r3, r3, #2
 800b81a:	81a3      	strh	r3, [r4, #12]
 800b81c:	e7e2      	b.n	800b7e4 <__smakebuf_r+0xc>
 800b81e:	89a3      	ldrh	r3, [r4, #12]
 800b820:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b828:	81a3      	strh	r3, [r4, #12]
 800b82a:	9b01      	ldr	r3, [sp, #4]
 800b82c:	6020      	str	r0, [r4, #0]
 800b82e:	b15b      	cbz	r3, 800b848 <__smakebuf_r+0x70>
 800b830:	4630      	mov	r0, r6
 800b832:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b836:	f000 f95f 	bl	800baf8 <_isatty_r>
 800b83a:	b128      	cbz	r0, 800b848 <__smakebuf_r+0x70>
 800b83c:	89a3      	ldrh	r3, [r4, #12]
 800b83e:	f023 0303 	bic.w	r3, r3, #3
 800b842:	f043 0301 	orr.w	r3, r3, #1
 800b846:	81a3      	strh	r3, [r4, #12]
 800b848:	89a3      	ldrh	r3, [r4, #12]
 800b84a:	431d      	orrs	r5, r3
 800b84c:	81a5      	strh	r5, [r4, #12]
 800b84e:	e7cf      	b.n	800b7f0 <__smakebuf_r+0x18>

0800b850 <__swbuf_r>:
 800b850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b852:	460e      	mov	r6, r1
 800b854:	4614      	mov	r4, r2
 800b856:	4605      	mov	r5, r0
 800b858:	b118      	cbz	r0, 800b862 <__swbuf_r+0x12>
 800b85a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b85c:	b90b      	cbnz	r3, 800b862 <__swbuf_r+0x12>
 800b85e:	f7fc f8c7 	bl	80079f0 <__sinit>
 800b862:	69a3      	ldr	r3, [r4, #24]
 800b864:	60a3      	str	r3, [r4, #8]
 800b866:	89a3      	ldrh	r3, [r4, #12]
 800b868:	0719      	lsls	r1, r3, #28
 800b86a:	d501      	bpl.n	800b870 <__swbuf_r+0x20>
 800b86c:	6923      	ldr	r3, [r4, #16]
 800b86e:	b943      	cbnz	r3, 800b882 <__swbuf_r+0x32>
 800b870:	4621      	mov	r1, r4
 800b872:	4628      	mov	r0, r5
 800b874:	f000 f836 	bl	800b8e4 <__swsetup_r>
 800b878:	b118      	cbz	r0, 800b882 <__swbuf_r+0x32>
 800b87a:	f04f 37ff 	mov.w	r7, #4294967295
 800b87e:	4638      	mov	r0, r7
 800b880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b886:	b2f6      	uxtb	r6, r6
 800b888:	049a      	lsls	r2, r3, #18
 800b88a:	4637      	mov	r7, r6
 800b88c:	d406      	bmi.n	800b89c <__swbuf_r+0x4c>
 800b88e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b892:	81a3      	strh	r3, [r4, #12]
 800b894:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b896:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b89a:	6663      	str	r3, [r4, #100]	@ 0x64
 800b89c:	6823      	ldr	r3, [r4, #0]
 800b89e:	6922      	ldr	r2, [r4, #16]
 800b8a0:	1a98      	subs	r0, r3, r2
 800b8a2:	6963      	ldr	r3, [r4, #20]
 800b8a4:	4283      	cmp	r3, r0
 800b8a6:	dc05      	bgt.n	800b8b4 <__swbuf_r+0x64>
 800b8a8:	4621      	mov	r1, r4
 800b8aa:	4628      	mov	r0, r5
 800b8ac:	f7ff fdfa 	bl	800b4a4 <_fflush_r>
 800b8b0:	2800      	cmp	r0, #0
 800b8b2:	d1e2      	bne.n	800b87a <__swbuf_r+0x2a>
 800b8b4:	68a3      	ldr	r3, [r4, #8]
 800b8b6:	3b01      	subs	r3, #1
 800b8b8:	60a3      	str	r3, [r4, #8]
 800b8ba:	6823      	ldr	r3, [r4, #0]
 800b8bc:	1c5a      	adds	r2, r3, #1
 800b8be:	6022      	str	r2, [r4, #0]
 800b8c0:	701e      	strb	r6, [r3, #0]
 800b8c2:	6962      	ldr	r2, [r4, #20]
 800b8c4:	1c43      	adds	r3, r0, #1
 800b8c6:	429a      	cmp	r2, r3
 800b8c8:	d004      	beq.n	800b8d4 <__swbuf_r+0x84>
 800b8ca:	89a3      	ldrh	r3, [r4, #12]
 800b8cc:	07db      	lsls	r3, r3, #31
 800b8ce:	d5d6      	bpl.n	800b87e <__swbuf_r+0x2e>
 800b8d0:	2e0a      	cmp	r6, #10
 800b8d2:	d1d4      	bne.n	800b87e <__swbuf_r+0x2e>
 800b8d4:	4621      	mov	r1, r4
 800b8d6:	4628      	mov	r0, r5
 800b8d8:	f7ff fde4 	bl	800b4a4 <_fflush_r>
 800b8dc:	2800      	cmp	r0, #0
 800b8de:	d0ce      	beq.n	800b87e <__swbuf_r+0x2e>
 800b8e0:	e7cb      	b.n	800b87a <__swbuf_r+0x2a>
	...

0800b8e4 <__swsetup_r>:
 800b8e4:	b538      	push	{r3, r4, r5, lr}
 800b8e6:	4b29      	ldr	r3, [pc, #164]	@ (800b98c <__swsetup_r+0xa8>)
 800b8e8:	4605      	mov	r5, r0
 800b8ea:	6818      	ldr	r0, [r3, #0]
 800b8ec:	460c      	mov	r4, r1
 800b8ee:	b118      	cbz	r0, 800b8f8 <__swsetup_r+0x14>
 800b8f0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b8f2:	b90b      	cbnz	r3, 800b8f8 <__swsetup_r+0x14>
 800b8f4:	f7fc f87c 	bl	80079f0 <__sinit>
 800b8f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8fc:	0719      	lsls	r1, r3, #28
 800b8fe:	d422      	bmi.n	800b946 <__swsetup_r+0x62>
 800b900:	06da      	lsls	r2, r3, #27
 800b902:	d407      	bmi.n	800b914 <__swsetup_r+0x30>
 800b904:	2209      	movs	r2, #9
 800b906:	602a      	str	r2, [r5, #0]
 800b908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b90c:	f04f 30ff 	mov.w	r0, #4294967295
 800b910:	81a3      	strh	r3, [r4, #12]
 800b912:	e033      	b.n	800b97c <__swsetup_r+0x98>
 800b914:	0758      	lsls	r0, r3, #29
 800b916:	d512      	bpl.n	800b93e <__swsetup_r+0x5a>
 800b918:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b91a:	b141      	cbz	r1, 800b92e <__swsetup_r+0x4a>
 800b91c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800b920:	4299      	cmp	r1, r3
 800b922:	d002      	beq.n	800b92a <__swsetup_r+0x46>
 800b924:	4628      	mov	r0, r5
 800b926:	f7fc fb1f 	bl	8007f68 <_free_r>
 800b92a:	2300      	movs	r3, #0
 800b92c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b92e:	89a3      	ldrh	r3, [r4, #12]
 800b930:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b934:	81a3      	strh	r3, [r4, #12]
 800b936:	2300      	movs	r3, #0
 800b938:	6063      	str	r3, [r4, #4]
 800b93a:	6923      	ldr	r3, [r4, #16]
 800b93c:	6023      	str	r3, [r4, #0]
 800b93e:	89a3      	ldrh	r3, [r4, #12]
 800b940:	f043 0308 	orr.w	r3, r3, #8
 800b944:	81a3      	strh	r3, [r4, #12]
 800b946:	6923      	ldr	r3, [r4, #16]
 800b948:	b94b      	cbnz	r3, 800b95e <__swsetup_r+0x7a>
 800b94a:	89a3      	ldrh	r3, [r4, #12]
 800b94c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b954:	d003      	beq.n	800b95e <__swsetup_r+0x7a>
 800b956:	4621      	mov	r1, r4
 800b958:	4628      	mov	r0, r5
 800b95a:	f7ff ff3d 	bl	800b7d8 <__smakebuf_r>
 800b95e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b962:	f013 0201 	ands.w	r2, r3, #1
 800b966:	d00a      	beq.n	800b97e <__swsetup_r+0x9a>
 800b968:	2200      	movs	r2, #0
 800b96a:	60a2      	str	r2, [r4, #8]
 800b96c:	6962      	ldr	r2, [r4, #20]
 800b96e:	4252      	negs	r2, r2
 800b970:	61a2      	str	r2, [r4, #24]
 800b972:	6922      	ldr	r2, [r4, #16]
 800b974:	b942      	cbnz	r2, 800b988 <__swsetup_r+0xa4>
 800b976:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b97a:	d1c5      	bne.n	800b908 <__swsetup_r+0x24>
 800b97c:	bd38      	pop	{r3, r4, r5, pc}
 800b97e:	0799      	lsls	r1, r3, #30
 800b980:	bf58      	it	pl
 800b982:	6962      	ldrpl	r2, [r4, #20]
 800b984:	60a2      	str	r2, [r4, #8]
 800b986:	e7f4      	b.n	800b972 <__swsetup_r+0x8e>
 800b988:	2000      	movs	r0, #0
 800b98a:	e7f7      	b.n	800b97c <__swsetup_r+0x98>
 800b98c:	20000448 	.word	0x20000448

0800b990 <__fputwc>:
 800b990:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b994:	4680      	mov	r8, r0
 800b996:	460f      	mov	r7, r1
 800b998:	4614      	mov	r4, r2
 800b99a:	f000 f891 	bl	800bac0 <__locale_mb_cur_max>
 800b99e:	2801      	cmp	r0, #1
 800b9a0:	4605      	mov	r5, r0
 800b9a2:	d11b      	bne.n	800b9dc <__fputwc+0x4c>
 800b9a4:	1e7b      	subs	r3, r7, #1
 800b9a6:	2bfe      	cmp	r3, #254	@ 0xfe
 800b9a8:	d818      	bhi.n	800b9dc <__fputwc+0x4c>
 800b9aa:	f88d 7004 	strb.w	r7, [sp, #4]
 800b9ae:	2600      	movs	r6, #0
 800b9b0:	f10d 0904 	add.w	r9, sp, #4
 800b9b4:	42ae      	cmp	r6, r5
 800b9b6:	d021      	beq.n	800b9fc <__fputwc+0x6c>
 800b9b8:	68a3      	ldr	r3, [r4, #8]
 800b9ba:	f816 1009 	ldrb.w	r1, [r6, r9]
 800b9be:	3b01      	subs	r3, #1
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	60a3      	str	r3, [r4, #8]
 800b9c4:	da04      	bge.n	800b9d0 <__fputwc+0x40>
 800b9c6:	69a2      	ldr	r2, [r4, #24]
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	db1b      	blt.n	800ba04 <__fputwc+0x74>
 800b9cc:	290a      	cmp	r1, #10
 800b9ce:	d019      	beq.n	800ba04 <__fputwc+0x74>
 800b9d0:	6823      	ldr	r3, [r4, #0]
 800b9d2:	1c5a      	adds	r2, r3, #1
 800b9d4:	6022      	str	r2, [r4, #0]
 800b9d6:	7019      	strb	r1, [r3, #0]
 800b9d8:	3601      	adds	r6, #1
 800b9da:	e7eb      	b.n	800b9b4 <__fputwc+0x24>
 800b9dc:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 800b9e0:	463a      	mov	r2, r7
 800b9e2:	4640      	mov	r0, r8
 800b9e4:	a901      	add	r1, sp, #4
 800b9e6:	f001 fc6d 	bl	800d2c4 <_wcrtomb_r>
 800b9ea:	1c43      	adds	r3, r0, #1
 800b9ec:	4605      	mov	r5, r0
 800b9ee:	d1de      	bne.n	800b9ae <__fputwc+0x1e>
 800b9f0:	89a3      	ldrh	r3, [r4, #12]
 800b9f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9f6:	81a3      	strh	r3, [r4, #12]
 800b9f8:	f04f 37ff 	mov.w	r7, #4294967295
 800b9fc:	4638      	mov	r0, r7
 800b9fe:	b003      	add	sp, #12
 800ba00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba04:	4622      	mov	r2, r4
 800ba06:	4640      	mov	r0, r8
 800ba08:	f7ff ff22 	bl	800b850 <__swbuf_r>
 800ba0c:	3001      	adds	r0, #1
 800ba0e:	d1e3      	bne.n	800b9d8 <__fputwc+0x48>
 800ba10:	e7f2      	b.n	800b9f8 <__fputwc+0x68>

0800ba12 <_fputwc_r>:
 800ba12:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800ba14:	b570      	push	{r4, r5, r6, lr}
 800ba16:	07db      	lsls	r3, r3, #31
 800ba18:	4605      	mov	r5, r0
 800ba1a:	460e      	mov	r6, r1
 800ba1c:	4614      	mov	r4, r2
 800ba1e:	d405      	bmi.n	800ba2c <_fputwc_r+0x1a>
 800ba20:	8993      	ldrh	r3, [r2, #12]
 800ba22:	0598      	lsls	r0, r3, #22
 800ba24:	d402      	bmi.n	800ba2c <_fputwc_r+0x1a>
 800ba26:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 800ba28:	f7fc fa2a 	bl	8007e80 <__retarget_lock_acquire_recursive>
 800ba2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba30:	0499      	lsls	r1, r3, #18
 800ba32:	d406      	bmi.n	800ba42 <_fputwc_r+0x30>
 800ba34:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ba38:	81a3      	strh	r3, [r4, #12]
 800ba3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba3c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ba40:	6663      	str	r3, [r4, #100]	@ 0x64
 800ba42:	4622      	mov	r2, r4
 800ba44:	4628      	mov	r0, r5
 800ba46:	4631      	mov	r1, r6
 800ba48:	f7ff ffa2 	bl	800b990 <__fputwc>
 800ba4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba4e:	4605      	mov	r5, r0
 800ba50:	07da      	lsls	r2, r3, #31
 800ba52:	d405      	bmi.n	800ba60 <_fputwc_r+0x4e>
 800ba54:	89a3      	ldrh	r3, [r4, #12]
 800ba56:	059b      	lsls	r3, r3, #22
 800ba58:	d402      	bmi.n	800ba60 <_fputwc_r+0x4e>
 800ba5a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba5c:	f7fc fa11 	bl	8007e82 <__retarget_lock_release_recursive>
 800ba60:	4628      	mov	r0, r5
 800ba62:	bd70      	pop	{r4, r5, r6, pc}

0800ba64 <memmove>:
 800ba64:	4288      	cmp	r0, r1
 800ba66:	b510      	push	{r4, lr}
 800ba68:	eb01 0402 	add.w	r4, r1, r2
 800ba6c:	d902      	bls.n	800ba74 <memmove+0x10>
 800ba6e:	4284      	cmp	r4, r0
 800ba70:	4623      	mov	r3, r4
 800ba72:	d807      	bhi.n	800ba84 <memmove+0x20>
 800ba74:	1e43      	subs	r3, r0, #1
 800ba76:	42a1      	cmp	r1, r4
 800ba78:	d008      	beq.n	800ba8c <memmove+0x28>
 800ba7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ba7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ba82:	e7f8      	b.n	800ba76 <memmove+0x12>
 800ba84:	4601      	mov	r1, r0
 800ba86:	4402      	add	r2, r0
 800ba88:	428a      	cmp	r2, r1
 800ba8a:	d100      	bne.n	800ba8e <memmove+0x2a>
 800ba8c:	bd10      	pop	{r4, pc}
 800ba8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ba92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ba96:	e7f7      	b.n	800ba88 <memmove+0x24>

0800ba98 <strncpy>:
 800ba98:	4603      	mov	r3, r0
 800ba9a:	b510      	push	{r4, lr}
 800ba9c:	3901      	subs	r1, #1
 800ba9e:	b132      	cbz	r2, 800baae <strncpy+0x16>
 800baa0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800baa4:	3a01      	subs	r2, #1
 800baa6:	f803 4b01 	strb.w	r4, [r3], #1
 800baaa:	2c00      	cmp	r4, #0
 800baac:	d1f7      	bne.n	800ba9e <strncpy+0x6>
 800baae:	2100      	movs	r1, #0
 800bab0:	441a      	add	r2, r3
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d100      	bne.n	800bab8 <strncpy+0x20>
 800bab6:	bd10      	pop	{r4, pc}
 800bab8:	f803 1b01 	strb.w	r1, [r3], #1
 800babc:	e7f9      	b.n	800bab2 <strncpy+0x1a>
	...

0800bac0 <__locale_mb_cur_max>:
 800bac0:	4b01      	ldr	r3, [pc, #4]	@ (800bac8 <__locale_mb_cur_max+0x8>)
 800bac2:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 800bac6:	4770      	bx	lr
 800bac8:	20000574 	.word	0x20000574

0800bacc <_localeconv_r>:
 800bacc:	4800      	ldr	r0, [pc, #0]	@ (800bad0 <_localeconv_r+0x4>)
 800bace:	4770      	bx	lr
 800bad0:	20000664 	.word	0x20000664

0800bad4 <_fstat_r>:
 800bad4:	b538      	push	{r3, r4, r5, lr}
 800bad6:	2300      	movs	r3, #0
 800bad8:	4d06      	ldr	r5, [pc, #24]	@ (800baf4 <_fstat_r+0x20>)
 800bada:	4604      	mov	r4, r0
 800badc:	4608      	mov	r0, r1
 800bade:	4611      	mov	r1, r2
 800bae0:	602b      	str	r3, [r5, #0]
 800bae2:	f7f6 f9cd 	bl	8001e80 <_fstat>
 800bae6:	1c43      	adds	r3, r0, #1
 800bae8:	d102      	bne.n	800baf0 <_fstat_r+0x1c>
 800baea:	682b      	ldr	r3, [r5, #0]
 800baec:	b103      	cbz	r3, 800baf0 <_fstat_r+0x1c>
 800baee:	6023      	str	r3, [r4, #0]
 800baf0:	bd38      	pop	{r3, r4, r5, pc}
 800baf2:	bf00      	nop
 800baf4:	20000e24 	.word	0x20000e24

0800baf8 <_isatty_r>:
 800baf8:	b538      	push	{r3, r4, r5, lr}
 800bafa:	2300      	movs	r3, #0
 800bafc:	4d05      	ldr	r5, [pc, #20]	@ (800bb14 <_isatty_r+0x1c>)
 800bafe:	4604      	mov	r4, r0
 800bb00:	4608      	mov	r0, r1
 800bb02:	602b      	str	r3, [r5, #0]
 800bb04:	f001 fdbe 	bl	800d684 <_isatty>
 800bb08:	1c43      	adds	r3, r0, #1
 800bb0a:	d102      	bne.n	800bb12 <_isatty_r+0x1a>
 800bb0c:	682b      	ldr	r3, [r5, #0]
 800bb0e:	b103      	cbz	r3, 800bb12 <_isatty_r+0x1a>
 800bb10:	6023      	str	r3, [r4, #0]
 800bb12:	bd38      	pop	{r3, r4, r5, pc}
 800bb14:	20000e24 	.word	0x20000e24

0800bb18 <__libc_fini_array>:
 800bb18:	b538      	push	{r3, r4, r5, lr}
 800bb1a:	4d07      	ldr	r5, [pc, #28]	@ (800bb38 <__libc_fini_array+0x20>)
 800bb1c:	4c07      	ldr	r4, [pc, #28]	@ (800bb3c <__libc_fini_array+0x24>)
 800bb1e:	1b64      	subs	r4, r4, r5
 800bb20:	10a4      	asrs	r4, r4, #2
 800bb22:	b91c      	cbnz	r4, 800bb2c <__libc_fini_array+0x14>
 800bb24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb28:	f001 bdd0 	b.w	800d6cc <_fini>
 800bb2c:	3c01      	subs	r4, #1
 800bb2e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800bb32:	4798      	blx	r3
 800bb34:	e7f5      	b.n	800bb22 <__libc_fini_array+0xa>
 800bb36:	bf00      	nop
 800bb38:	0800e150 	.word	0x0800e150
 800bb3c:	0800e154 	.word	0x0800e154

0800bb40 <memchr>:
 800bb40:	4603      	mov	r3, r0
 800bb42:	b510      	push	{r4, lr}
 800bb44:	b2c9      	uxtb	r1, r1
 800bb46:	4402      	add	r2, r0
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	d101      	bne.n	800bb52 <memchr+0x12>
 800bb4e:	2000      	movs	r0, #0
 800bb50:	e003      	b.n	800bb5a <memchr+0x1a>
 800bb52:	7804      	ldrb	r4, [r0, #0]
 800bb54:	3301      	adds	r3, #1
 800bb56:	428c      	cmp	r4, r1
 800bb58:	d1f6      	bne.n	800bb48 <memchr+0x8>
 800bb5a:	bd10      	pop	{r4, pc}

0800bb5c <memcpy>:
 800bb5c:	440a      	add	r2, r1
 800bb5e:	4291      	cmp	r1, r2
 800bb60:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb64:	d100      	bne.n	800bb68 <memcpy+0xc>
 800bb66:	4770      	bx	lr
 800bb68:	b510      	push	{r4, lr}
 800bb6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb6e:	4291      	cmp	r1, r2
 800bb70:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb74:	d1f9      	bne.n	800bb6a <memcpy+0xe>
 800bb76:	bd10      	pop	{r4, pc}

0800bb78 <frexp>:
 800bb78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb7a:	4617      	mov	r7, r2
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	603a      	str	r2, [r7, #0]
 800bb80:	4a14      	ldr	r2, [pc, #80]	@ (800bbd4 <frexp+0x5c>)
 800bb82:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800bb86:	4296      	cmp	r6, r2
 800bb88:	4604      	mov	r4, r0
 800bb8a:	460d      	mov	r5, r1
 800bb8c:	460b      	mov	r3, r1
 800bb8e:	d81e      	bhi.n	800bbce <frexp+0x56>
 800bb90:	4602      	mov	r2, r0
 800bb92:	4332      	orrs	r2, r6
 800bb94:	d01b      	beq.n	800bbce <frexp+0x56>
 800bb96:	4a10      	ldr	r2, [pc, #64]	@ (800bbd8 <frexp+0x60>)
 800bb98:	400a      	ands	r2, r1
 800bb9a:	b952      	cbnz	r2, 800bbb2 <frexp+0x3a>
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	4b0f      	ldr	r3, [pc, #60]	@ (800bbdc <frexp+0x64>)
 800bba0:	f7f4 fc9a 	bl	80004d8 <__aeabi_dmul>
 800bba4:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800bba8:	4604      	mov	r4, r0
 800bbaa:	460b      	mov	r3, r1
 800bbac:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800bbb0:	603a      	str	r2, [r7, #0]
 800bbb2:	683a      	ldr	r2, [r7, #0]
 800bbb4:	1536      	asrs	r6, r6, #20
 800bbb6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bbba:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 800bbbe:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bbc2:	4432      	add	r2, r6
 800bbc4:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800bbc8:	603a      	str	r2, [r7, #0]
 800bbca:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 800bbce:	4620      	mov	r0, r4
 800bbd0:	4629      	mov	r1, r5
 800bbd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbd4:	7fefffff 	.word	0x7fefffff
 800bbd8:	7ff00000 	.word	0x7ff00000
 800bbdc:	43500000 	.word	0x43500000

0800bbe0 <__register_exitproc>:
 800bbe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbe4:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800bc54 <__register_exitproc+0x74>
 800bbe8:	4606      	mov	r6, r0
 800bbea:	f8da 0000 	ldr.w	r0, [sl]
 800bbee:	4698      	mov	r8, r3
 800bbf0:	460f      	mov	r7, r1
 800bbf2:	4691      	mov	r9, r2
 800bbf4:	f7fc f944 	bl	8007e80 <__retarget_lock_acquire_recursive>
 800bbf8:	4b17      	ldr	r3, [pc, #92]	@ (800bc58 <__register_exitproc+0x78>)
 800bbfa:	681c      	ldr	r4, [r3, #0]
 800bbfc:	b90c      	cbnz	r4, 800bc02 <__register_exitproc+0x22>
 800bbfe:	4c17      	ldr	r4, [pc, #92]	@ (800bc5c <__register_exitproc+0x7c>)
 800bc00:	601c      	str	r4, [r3, #0]
 800bc02:	6865      	ldr	r5, [r4, #4]
 800bc04:	f8da 0000 	ldr.w	r0, [sl]
 800bc08:	2d1f      	cmp	r5, #31
 800bc0a:	dd05      	ble.n	800bc18 <__register_exitproc+0x38>
 800bc0c:	f7fc f939 	bl	8007e82 <__retarget_lock_release_recursive>
 800bc10:	f04f 30ff 	mov.w	r0, #4294967295
 800bc14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc18:	b19e      	cbz	r6, 800bc42 <__register_exitproc+0x62>
 800bc1a:	2201      	movs	r2, #1
 800bc1c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800bc20:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800bc24:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 800bc28:	40aa      	lsls	r2, r5
 800bc2a:	4313      	orrs	r3, r2
 800bc2c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 800bc30:	2e02      	cmp	r6, #2
 800bc32:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800bc36:	bf02      	ittt	eq
 800bc38:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800bc3c:	4313      	orreq	r3, r2
 800bc3e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800bc42:	1c6b      	adds	r3, r5, #1
 800bc44:	3502      	adds	r5, #2
 800bc46:	6063      	str	r3, [r4, #4]
 800bc48:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800bc4c:	f7fc f919 	bl	8007e82 <__retarget_lock_release_recursive>
 800bc50:	2000      	movs	r0, #0
 800bc52:	e7df      	b.n	800bc14 <__register_exitproc+0x34>
 800bc54:	20000570 	.word	0x20000570
 800bc58:	20000e2c 	.word	0x20000e2c
 800bc5c:	20000e30 	.word	0x20000e30

0800bc60 <quorem>:
 800bc60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc64:	6903      	ldr	r3, [r0, #16]
 800bc66:	690c      	ldr	r4, [r1, #16]
 800bc68:	4607      	mov	r7, r0
 800bc6a:	42a3      	cmp	r3, r4
 800bc6c:	db7e      	blt.n	800bd6c <quorem+0x10c>
 800bc6e:	3c01      	subs	r4, #1
 800bc70:	00a3      	lsls	r3, r4, #2
 800bc72:	f100 0514 	add.w	r5, r0, #20
 800bc76:	f101 0814 	add.w	r8, r1, #20
 800bc7a:	9300      	str	r3, [sp, #0]
 800bc7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc80:	9301      	str	r3, [sp, #4]
 800bc82:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bc86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc8a:	3301      	adds	r3, #1
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	fbb2 f6f3 	udiv	r6, r2, r3
 800bc92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bc96:	d32e      	bcc.n	800bcf6 <quorem+0x96>
 800bc98:	f04f 0a00 	mov.w	sl, #0
 800bc9c:	46c4      	mov	ip, r8
 800bc9e:	46ae      	mov	lr, r5
 800bca0:	46d3      	mov	fp, sl
 800bca2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bca6:	b298      	uxth	r0, r3
 800bca8:	fb06 a000 	mla	r0, r6, r0, sl
 800bcac:	0c1b      	lsrs	r3, r3, #16
 800bcae:	0c02      	lsrs	r2, r0, #16
 800bcb0:	fb06 2303 	mla	r3, r6, r3, r2
 800bcb4:	f8de 2000 	ldr.w	r2, [lr]
 800bcb8:	b280      	uxth	r0, r0
 800bcba:	b292      	uxth	r2, r2
 800bcbc:	1a12      	subs	r2, r2, r0
 800bcbe:	445a      	add	r2, fp
 800bcc0:	f8de 0000 	ldr.w	r0, [lr]
 800bcc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bcc8:	b29b      	uxth	r3, r3
 800bcca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bcce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bcd2:	b292      	uxth	r2, r2
 800bcd4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bcd8:	45e1      	cmp	r9, ip
 800bcda:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bcde:	f84e 2b04 	str.w	r2, [lr], #4
 800bce2:	d2de      	bcs.n	800bca2 <quorem+0x42>
 800bce4:	9b00      	ldr	r3, [sp, #0]
 800bce6:	58eb      	ldr	r3, [r5, r3]
 800bce8:	b92b      	cbnz	r3, 800bcf6 <quorem+0x96>
 800bcea:	9b01      	ldr	r3, [sp, #4]
 800bcec:	3b04      	subs	r3, #4
 800bcee:	429d      	cmp	r5, r3
 800bcf0:	461a      	mov	r2, r3
 800bcf2:	d32f      	bcc.n	800bd54 <quorem+0xf4>
 800bcf4:	613c      	str	r4, [r7, #16]
 800bcf6:	4638      	mov	r0, r7
 800bcf8:	f001 f822 	bl	800cd40 <__mcmp>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	db25      	blt.n	800bd4c <quorem+0xec>
 800bd00:	4629      	mov	r1, r5
 800bd02:	2000      	movs	r0, #0
 800bd04:	f858 2b04 	ldr.w	r2, [r8], #4
 800bd08:	f8d1 c000 	ldr.w	ip, [r1]
 800bd0c:	fa1f fe82 	uxth.w	lr, r2
 800bd10:	fa1f f38c 	uxth.w	r3, ip
 800bd14:	eba3 030e 	sub.w	r3, r3, lr
 800bd18:	4403      	add	r3, r0
 800bd1a:	0c12      	lsrs	r2, r2, #16
 800bd1c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bd20:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd2a:	45c1      	cmp	r9, r8
 800bd2c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bd30:	f841 3b04 	str.w	r3, [r1], #4
 800bd34:	d2e6      	bcs.n	800bd04 <quorem+0xa4>
 800bd36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bd3e:	b922      	cbnz	r2, 800bd4a <quorem+0xea>
 800bd40:	3b04      	subs	r3, #4
 800bd42:	429d      	cmp	r5, r3
 800bd44:	461a      	mov	r2, r3
 800bd46:	d30b      	bcc.n	800bd60 <quorem+0x100>
 800bd48:	613c      	str	r4, [r7, #16]
 800bd4a:	3601      	adds	r6, #1
 800bd4c:	4630      	mov	r0, r6
 800bd4e:	b003      	add	sp, #12
 800bd50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd54:	6812      	ldr	r2, [r2, #0]
 800bd56:	3b04      	subs	r3, #4
 800bd58:	2a00      	cmp	r2, #0
 800bd5a:	d1cb      	bne.n	800bcf4 <quorem+0x94>
 800bd5c:	3c01      	subs	r4, #1
 800bd5e:	e7c6      	b.n	800bcee <quorem+0x8e>
 800bd60:	6812      	ldr	r2, [r2, #0]
 800bd62:	3b04      	subs	r3, #4
 800bd64:	2a00      	cmp	r2, #0
 800bd66:	d1ef      	bne.n	800bd48 <quorem+0xe8>
 800bd68:	3c01      	subs	r4, #1
 800bd6a:	e7ea      	b.n	800bd42 <quorem+0xe2>
 800bd6c:	2000      	movs	r0, #0
 800bd6e:	e7ee      	b.n	800bd4e <quorem+0xee>

0800bd70 <_dtoa_r>:
 800bd70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd74:	4614      	mov	r4, r2
 800bd76:	461d      	mov	r5, r3
 800bd78:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800bd7a:	b097      	sub	sp, #92	@ 0x5c
 800bd7c:	4683      	mov	fp, r0
 800bd7e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800bd82:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800bd84:	b149      	cbz	r1, 800bd9a <_dtoa_r+0x2a>
 800bd86:	2301      	movs	r3, #1
 800bd88:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd8a:	4093      	lsls	r3, r2
 800bd8c:	608b      	str	r3, [r1, #8]
 800bd8e:	604a      	str	r2, [r1, #4]
 800bd90:	f000 fdd1 	bl	800c936 <_Bfree>
 800bd94:	2300      	movs	r3, #0
 800bd96:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 800bd9a:	1e2b      	subs	r3, r5, #0
 800bd9c:	bfaf      	iteee	ge
 800bd9e:	2300      	movge	r3, #0
 800bda0:	2201      	movlt	r2, #1
 800bda2:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bda6:	9303      	strlt	r3, [sp, #12]
 800bda8:	bfa8      	it	ge
 800bdaa:	6033      	strge	r3, [r6, #0]
 800bdac:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bdb0:	4b97      	ldr	r3, [pc, #604]	@ (800c010 <_dtoa_r+0x2a0>)
 800bdb2:	bfb8      	it	lt
 800bdb4:	6032      	strlt	r2, [r6, #0]
 800bdb6:	ea33 0308 	bics.w	r3, r3, r8
 800bdba:	d114      	bne.n	800bde6 <_dtoa_r+0x76>
 800bdbc:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bdc0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bdc2:	6013      	str	r3, [r2, #0]
 800bdc4:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bdc8:	4323      	orrs	r3, r4
 800bdca:	f000 854d 	beq.w	800c868 <_dtoa_r+0xaf8>
 800bdce:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bdd0:	f8df a240 	ldr.w	sl, [pc, #576]	@ 800c014 <_dtoa_r+0x2a4>
 800bdd4:	b11b      	cbz	r3, 800bdde <_dtoa_r+0x6e>
 800bdd6:	f10a 0303 	add.w	r3, sl, #3
 800bdda:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bddc:	6013      	str	r3, [r2, #0]
 800bdde:	4650      	mov	r0, sl
 800bde0:	b017      	add	sp, #92	@ 0x5c
 800bde2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bde6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bdea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bdee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	f7f4 fdd7 	bl	80009a8 <__aeabi_dcmpeq>
 800bdfa:	4607      	mov	r7, r0
 800bdfc:	b150      	cbz	r0, 800be14 <_dtoa_r+0xa4>
 800bdfe:	2301      	movs	r3, #1
 800be00:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800be02:	6013      	str	r3, [r2, #0]
 800be04:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800be06:	b113      	cbz	r3, 800be0e <_dtoa_r+0x9e>
 800be08:	4b83      	ldr	r3, [pc, #524]	@ (800c018 <_dtoa_r+0x2a8>)
 800be0a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800be0c:	6013      	str	r3, [r2, #0]
 800be0e:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 800c01c <_dtoa_r+0x2ac>
 800be12:	e7e4      	b.n	800bdde <_dtoa_r+0x6e>
 800be14:	ab14      	add	r3, sp, #80	@ 0x50
 800be16:	9301      	str	r3, [sp, #4]
 800be18:	ab15      	add	r3, sp, #84	@ 0x54
 800be1a:	9300      	str	r3, [sp, #0]
 800be1c:	4658      	mov	r0, fp
 800be1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800be22:	f001 f83d 	bl	800cea0 <__d2b>
 800be26:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800be2a:	4681      	mov	r9, r0
 800be2c:	2e00      	cmp	r6, #0
 800be2e:	d077      	beq.n	800bf20 <_dtoa_r+0x1b0>
 800be30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800be36:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800be3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be3e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800be42:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800be46:	9712      	str	r7, [sp, #72]	@ 0x48
 800be48:	4619      	mov	r1, r3
 800be4a:	2200      	movs	r2, #0
 800be4c:	4b74      	ldr	r3, [pc, #464]	@ (800c020 <_dtoa_r+0x2b0>)
 800be4e:	f7f4 f98b 	bl	8000168 <__aeabi_dsub>
 800be52:	a369      	add	r3, pc, #420	@ (adr r3, 800bff8 <_dtoa_r+0x288>)
 800be54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be58:	f7f4 fb3e 	bl	80004d8 <__aeabi_dmul>
 800be5c:	a368      	add	r3, pc, #416	@ (adr r3, 800c000 <_dtoa_r+0x290>)
 800be5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be62:	f7f4 f983 	bl	800016c <__adddf3>
 800be66:	4604      	mov	r4, r0
 800be68:	4630      	mov	r0, r6
 800be6a:	460d      	mov	r5, r1
 800be6c:	f7f4 faca 	bl	8000404 <__aeabi_i2d>
 800be70:	a365      	add	r3, pc, #404	@ (adr r3, 800c008 <_dtoa_r+0x298>)
 800be72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be76:	f7f4 fb2f 	bl	80004d8 <__aeabi_dmul>
 800be7a:	4602      	mov	r2, r0
 800be7c:	460b      	mov	r3, r1
 800be7e:	4620      	mov	r0, r4
 800be80:	4629      	mov	r1, r5
 800be82:	f7f4 f973 	bl	800016c <__adddf3>
 800be86:	4604      	mov	r4, r0
 800be88:	460d      	mov	r5, r1
 800be8a:	f7f4 fdd5 	bl	8000a38 <__aeabi_d2iz>
 800be8e:	2200      	movs	r2, #0
 800be90:	4607      	mov	r7, r0
 800be92:	2300      	movs	r3, #0
 800be94:	4620      	mov	r0, r4
 800be96:	4629      	mov	r1, r5
 800be98:	f7f4 fd90 	bl	80009bc <__aeabi_dcmplt>
 800be9c:	b140      	cbz	r0, 800beb0 <_dtoa_r+0x140>
 800be9e:	4638      	mov	r0, r7
 800bea0:	f7f4 fab0 	bl	8000404 <__aeabi_i2d>
 800bea4:	4622      	mov	r2, r4
 800bea6:	462b      	mov	r3, r5
 800bea8:	f7f4 fd7e 	bl	80009a8 <__aeabi_dcmpeq>
 800beac:	b900      	cbnz	r0, 800beb0 <_dtoa_r+0x140>
 800beae:	3f01      	subs	r7, #1
 800beb0:	2f16      	cmp	r7, #22
 800beb2:	d853      	bhi.n	800bf5c <_dtoa_r+0x1ec>
 800beb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800beb8:	4b5a      	ldr	r3, [pc, #360]	@ (800c024 <_dtoa_r+0x2b4>)
 800beba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec2:	f7f4 fd7b 	bl	80009bc <__aeabi_dcmplt>
 800bec6:	2800      	cmp	r0, #0
 800bec8:	d04a      	beq.n	800bf60 <_dtoa_r+0x1f0>
 800beca:	2300      	movs	r3, #0
 800becc:	3f01      	subs	r7, #1
 800bece:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bed0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bed2:	1b9b      	subs	r3, r3, r6
 800bed4:	1e5a      	subs	r2, r3, #1
 800bed6:	bf46      	itte	mi
 800bed8:	f1c3 0801 	rsbmi	r8, r3, #1
 800bedc:	2300      	movmi	r3, #0
 800bede:	f04f 0800 	movpl.w	r8, #0
 800bee2:	9209      	str	r2, [sp, #36]	@ 0x24
 800bee4:	bf48      	it	mi
 800bee6:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800bee8:	2f00      	cmp	r7, #0
 800beea:	db3b      	blt.n	800bf64 <_dtoa_r+0x1f4>
 800beec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beee:	970e      	str	r7, [sp, #56]	@ 0x38
 800bef0:	443b      	add	r3, r7
 800bef2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bef4:	2300      	movs	r3, #0
 800bef6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bef8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800befa:	2b09      	cmp	r3, #9
 800befc:	d867      	bhi.n	800bfce <_dtoa_r+0x25e>
 800befe:	2b05      	cmp	r3, #5
 800bf00:	bfc4      	itt	gt
 800bf02:	3b04      	subgt	r3, #4
 800bf04:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800bf06:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bf08:	bfc8      	it	gt
 800bf0a:	2400      	movgt	r4, #0
 800bf0c:	f1a3 0302 	sub.w	r3, r3, #2
 800bf10:	bfd8      	it	le
 800bf12:	2401      	movle	r4, #1
 800bf14:	2b03      	cmp	r3, #3
 800bf16:	d865      	bhi.n	800bfe4 <_dtoa_r+0x274>
 800bf18:	e8df f003 	tbb	[pc, r3]
 800bf1c:	5736382b 	.word	0x5736382b
 800bf20:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bf24:	441e      	add	r6, r3
 800bf26:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bf2a:	2b20      	cmp	r3, #32
 800bf2c:	bfc1      	itttt	gt
 800bf2e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bf32:	fa08 f803 	lslgt.w	r8, r8, r3
 800bf36:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bf3a:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bf3e:	bfd6      	itet	le
 800bf40:	f1c3 0320 	rsble	r3, r3, #32
 800bf44:	ea48 0003 	orrgt.w	r0, r8, r3
 800bf48:	fa04 f003 	lslle.w	r0, r4, r3
 800bf4c:	f7f4 fa4a 	bl	80003e4 <__aeabi_ui2d>
 800bf50:	2201      	movs	r2, #1
 800bf52:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bf56:	3e01      	subs	r6, #1
 800bf58:	9212      	str	r2, [sp, #72]	@ 0x48
 800bf5a:	e775      	b.n	800be48 <_dtoa_r+0xd8>
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	e7b6      	b.n	800bece <_dtoa_r+0x15e>
 800bf60:	900f      	str	r0, [sp, #60]	@ 0x3c
 800bf62:	e7b5      	b.n	800bed0 <_dtoa_r+0x160>
 800bf64:	427b      	negs	r3, r7
 800bf66:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf68:	2300      	movs	r3, #0
 800bf6a:	eba8 0807 	sub.w	r8, r8, r7
 800bf6e:	930e      	str	r3, [sp, #56]	@ 0x38
 800bf70:	e7c2      	b.n	800bef8 <_dtoa_r+0x188>
 800bf72:	2300      	movs	r3, #0
 800bf74:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf76:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	dc36      	bgt.n	800bfea <_dtoa_r+0x27a>
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	461a      	mov	r2, r3
 800bf80:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800bf84:	9221      	str	r2, [sp, #132]	@ 0x84
 800bf86:	e00b      	b.n	800bfa0 <_dtoa_r+0x230>
 800bf88:	2301      	movs	r3, #1
 800bf8a:	e7f3      	b.n	800bf74 <_dtoa_r+0x204>
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf90:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf92:	18fb      	adds	r3, r7, r3
 800bf94:	9308      	str	r3, [sp, #32]
 800bf96:	3301      	adds	r3, #1
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	9307      	str	r3, [sp, #28]
 800bf9c:	bfb8      	it	lt
 800bf9e:	2301      	movlt	r3, #1
 800bfa0:	2100      	movs	r1, #0
 800bfa2:	2204      	movs	r2, #4
 800bfa4:	f102 0014 	add.w	r0, r2, #20
 800bfa8:	4298      	cmp	r0, r3
 800bfaa:	d922      	bls.n	800bff2 <_dtoa_r+0x282>
 800bfac:	4658      	mov	r0, fp
 800bfae:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 800bfb2:	f000 fc9b 	bl	800c8ec <_Balloc>
 800bfb6:	4682      	mov	sl, r0
 800bfb8:	2800      	cmp	r0, #0
 800bfba:	d139      	bne.n	800c030 <_dtoa_r+0x2c0>
 800bfbc:	4602      	mov	r2, r0
 800bfbe:	f240 11af 	movw	r1, #431	@ 0x1af
 800bfc2:	4b19      	ldr	r3, [pc, #100]	@ (800c028 <_dtoa_r+0x2b8>)
 800bfc4:	4819      	ldr	r0, [pc, #100]	@ (800c02c <_dtoa_r+0x2bc>)
 800bfc6:	f001 fa11 	bl	800d3ec <__assert_func>
 800bfca:	2301      	movs	r3, #1
 800bfcc:	e7df      	b.n	800bf8e <_dtoa_r+0x21e>
 800bfce:	2401      	movs	r4, #1
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bfd4:	9320      	str	r3, [sp, #128]	@ 0x80
 800bfd6:	f04f 33ff 	mov.w	r3, #4294967295
 800bfda:	2200      	movs	r2, #0
 800bfdc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800bfe0:	2312      	movs	r3, #18
 800bfe2:	e7cf      	b.n	800bf84 <_dtoa_r+0x214>
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bfe8:	e7f5      	b.n	800bfd6 <_dtoa_r+0x266>
 800bfea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfec:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800bff0:	e7d6      	b.n	800bfa0 <_dtoa_r+0x230>
 800bff2:	3101      	adds	r1, #1
 800bff4:	0052      	lsls	r2, r2, #1
 800bff6:	e7d5      	b.n	800bfa4 <_dtoa_r+0x234>
 800bff8:	636f4361 	.word	0x636f4361
 800bffc:	3fd287a7 	.word	0x3fd287a7
 800c000:	8b60c8b3 	.word	0x8b60c8b3
 800c004:	3fc68a28 	.word	0x3fc68a28
 800c008:	509f79fb 	.word	0x509f79fb
 800c00c:	3fd34413 	.word	0x3fd34413
 800c010:	7ff00000 	.word	0x7ff00000
 800c014:	0800de37 	.word	0x0800de37
 800c018:	0800ddc3 	.word	0x0800ddc3
 800c01c:	0800ddc2 	.word	0x0800ddc2
 800c020:	3ff80000 	.word	0x3ff80000
 800c024:	0800df38 	.word	0x0800df38
 800c028:	0800de3b 	.word	0x0800de3b
 800c02c:	0800de4c 	.word	0x0800de4c
 800c030:	9b07      	ldr	r3, [sp, #28]
 800c032:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 800c036:	2b0e      	cmp	r3, #14
 800c038:	f200 80a4 	bhi.w	800c184 <_dtoa_r+0x414>
 800c03c:	2c00      	cmp	r4, #0
 800c03e:	f000 80a1 	beq.w	800c184 <_dtoa_r+0x414>
 800c042:	2f00      	cmp	r7, #0
 800c044:	dd33      	ble.n	800c0ae <_dtoa_r+0x33e>
 800c046:	4b86      	ldr	r3, [pc, #536]	@ (800c260 <_dtoa_r+0x4f0>)
 800c048:	f007 020f 	and.w	r2, r7, #15
 800c04c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c050:	05f8      	lsls	r0, r7, #23
 800c052:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c056:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c05a:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c05e:	d516      	bpl.n	800c08e <_dtoa_r+0x31e>
 800c060:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c064:	4b7f      	ldr	r3, [pc, #508]	@ (800c264 <_dtoa_r+0x4f4>)
 800c066:	2603      	movs	r6, #3
 800c068:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c06c:	f7f4 fb5e 	bl	800072c <__aeabi_ddiv>
 800c070:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c074:	f004 040f 	and.w	r4, r4, #15
 800c078:	4d7a      	ldr	r5, [pc, #488]	@ (800c264 <_dtoa_r+0x4f4>)
 800c07a:	b954      	cbnz	r4, 800c092 <_dtoa_r+0x322>
 800c07c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c080:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c084:	f7f4 fb52 	bl	800072c <__aeabi_ddiv>
 800c088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c08c:	e028      	b.n	800c0e0 <_dtoa_r+0x370>
 800c08e:	2602      	movs	r6, #2
 800c090:	e7f2      	b.n	800c078 <_dtoa_r+0x308>
 800c092:	07e1      	lsls	r1, r4, #31
 800c094:	d508      	bpl.n	800c0a8 <_dtoa_r+0x338>
 800c096:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c09a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c09e:	f7f4 fa1b 	bl	80004d8 <__aeabi_dmul>
 800c0a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0a6:	3601      	adds	r6, #1
 800c0a8:	1064      	asrs	r4, r4, #1
 800c0aa:	3508      	adds	r5, #8
 800c0ac:	e7e5      	b.n	800c07a <_dtoa_r+0x30a>
 800c0ae:	f000 80d2 	beq.w	800c256 <_dtoa_r+0x4e6>
 800c0b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c0b6:	427c      	negs	r4, r7
 800c0b8:	4b69      	ldr	r3, [pc, #420]	@ (800c260 <_dtoa_r+0x4f0>)
 800c0ba:	f004 020f 	and.w	r2, r4, #15
 800c0be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c6:	f7f4 fa07 	bl	80004d8 <__aeabi_dmul>
 800c0ca:	2602      	movs	r6, #2
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0d2:	4d64      	ldr	r5, [pc, #400]	@ (800c264 <_dtoa_r+0x4f4>)
 800c0d4:	1124      	asrs	r4, r4, #4
 800c0d6:	2c00      	cmp	r4, #0
 800c0d8:	f040 80b2 	bne.w	800c240 <_dtoa_r+0x4d0>
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d1d3      	bne.n	800c088 <_dtoa_r+0x318>
 800c0e0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c0e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	f000 80b7 	beq.w	800c25a <_dtoa_r+0x4ea>
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	4620      	mov	r0, r4
 800c0f0:	4629      	mov	r1, r5
 800c0f2:	4b5d      	ldr	r3, [pc, #372]	@ (800c268 <_dtoa_r+0x4f8>)
 800c0f4:	f7f4 fc62 	bl	80009bc <__aeabi_dcmplt>
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	f000 80ae 	beq.w	800c25a <_dtoa_r+0x4ea>
 800c0fe:	9b07      	ldr	r3, [sp, #28]
 800c100:	2b00      	cmp	r3, #0
 800c102:	f000 80aa 	beq.w	800c25a <_dtoa_r+0x4ea>
 800c106:	9b08      	ldr	r3, [sp, #32]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	dd37      	ble.n	800c17c <_dtoa_r+0x40c>
 800c10c:	1e7b      	subs	r3, r7, #1
 800c10e:	4620      	mov	r0, r4
 800c110:	9304      	str	r3, [sp, #16]
 800c112:	2200      	movs	r2, #0
 800c114:	4629      	mov	r1, r5
 800c116:	4b55      	ldr	r3, [pc, #340]	@ (800c26c <_dtoa_r+0x4fc>)
 800c118:	f7f4 f9de 	bl	80004d8 <__aeabi_dmul>
 800c11c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c120:	9c08      	ldr	r4, [sp, #32]
 800c122:	3601      	adds	r6, #1
 800c124:	4630      	mov	r0, r6
 800c126:	f7f4 f96d 	bl	8000404 <__aeabi_i2d>
 800c12a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c12e:	f7f4 f9d3 	bl	80004d8 <__aeabi_dmul>
 800c132:	2200      	movs	r2, #0
 800c134:	4b4e      	ldr	r3, [pc, #312]	@ (800c270 <_dtoa_r+0x500>)
 800c136:	f7f4 f819 	bl	800016c <__adddf3>
 800c13a:	4605      	mov	r5, r0
 800c13c:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c140:	2c00      	cmp	r4, #0
 800c142:	f040 8099 	bne.w	800c278 <_dtoa_r+0x508>
 800c146:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c14a:	2200      	movs	r2, #0
 800c14c:	4b49      	ldr	r3, [pc, #292]	@ (800c274 <_dtoa_r+0x504>)
 800c14e:	f7f4 f80b 	bl	8000168 <__aeabi_dsub>
 800c152:	4602      	mov	r2, r0
 800c154:	460b      	mov	r3, r1
 800c156:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c15a:	462a      	mov	r2, r5
 800c15c:	4633      	mov	r3, r6
 800c15e:	f7f4 fc4b 	bl	80009f8 <__aeabi_dcmpgt>
 800c162:	2800      	cmp	r0, #0
 800c164:	f040 828d 	bne.w	800c682 <_dtoa_r+0x912>
 800c168:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c16c:	462a      	mov	r2, r5
 800c16e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c172:	f7f4 fc23 	bl	80009bc <__aeabi_dcmplt>
 800c176:	2800      	cmp	r0, #0
 800c178:	f040 8126 	bne.w	800c3c8 <_dtoa_r+0x658>
 800c17c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c180:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c184:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c186:	2b00      	cmp	r3, #0
 800c188:	f2c0 8162 	blt.w	800c450 <_dtoa_r+0x6e0>
 800c18c:	2f0e      	cmp	r7, #14
 800c18e:	f300 815f 	bgt.w	800c450 <_dtoa_r+0x6e0>
 800c192:	4b33      	ldr	r3, [pc, #204]	@ (800c260 <_dtoa_r+0x4f0>)
 800c194:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c198:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c19c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c1a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	da03      	bge.n	800c1ae <_dtoa_r+0x43e>
 800c1a6:	9b07      	ldr	r3, [sp, #28]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	f340 80ff 	ble.w	800c3ac <_dtoa_r+0x63c>
 800c1ae:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c1b2:	4656      	mov	r6, sl
 800c1b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1b8:	4620      	mov	r0, r4
 800c1ba:	4629      	mov	r1, r5
 800c1bc:	f7f4 fab6 	bl	800072c <__aeabi_ddiv>
 800c1c0:	f7f4 fc3a 	bl	8000a38 <__aeabi_d2iz>
 800c1c4:	4680      	mov	r8, r0
 800c1c6:	f7f4 f91d 	bl	8000404 <__aeabi_i2d>
 800c1ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1ce:	f7f4 f983 	bl	80004d8 <__aeabi_dmul>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	460b      	mov	r3, r1
 800c1d6:	4620      	mov	r0, r4
 800c1d8:	4629      	mov	r1, r5
 800c1da:	f7f3 ffc5 	bl	8000168 <__aeabi_dsub>
 800c1de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c1e2:	9d07      	ldr	r5, [sp, #28]
 800c1e4:	f806 4b01 	strb.w	r4, [r6], #1
 800c1e8:	eba6 040a 	sub.w	r4, r6, sl
 800c1ec:	42a5      	cmp	r5, r4
 800c1ee:	4602      	mov	r2, r0
 800c1f0:	460b      	mov	r3, r1
 800c1f2:	f040 8115 	bne.w	800c420 <_dtoa_r+0x6b0>
 800c1f6:	f7f3 ffb9 	bl	800016c <__adddf3>
 800c1fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1fe:	4604      	mov	r4, r0
 800c200:	460d      	mov	r5, r1
 800c202:	f7f4 fbf9 	bl	80009f8 <__aeabi_dcmpgt>
 800c206:	2800      	cmp	r0, #0
 800c208:	f040 80f7 	bne.w	800c3fa <_dtoa_r+0x68a>
 800c20c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c210:	4620      	mov	r0, r4
 800c212:	4629      	mov	r1, r5
 800c214:	f7f4 fbc8 	bl	80009a8 <__aeabi_dcmpeq>
 800c218:	b118      	cbz	r0, 800c222 <_dtoa_r+0x4b2>
 800c21a:	f018 0f01 	tst.w	r8, #1
 800c21e:	f040 80ec 	bne.w	800c3fa <_dtoa_r+0x68a>
 800c222:	4649      	mov	r1, r9
 800c224:	4658      	mov	r0, fp
 800c226:	f000 fb86 	bl	800c936 <_Bfree>
 800c22a:	2300      	movs	r3, #0
 800c22c:	7033      	strb	r3, [r6, #0]
 800c22e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c230:	3701      	adds	r7, #1
 800c232:	601f      	str	r7, [r3, #0]
 800c234:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c236:	2b00      	cmp	r3, #0
 800c238:	f43f add1 	beq.w	800bdde <_dtoa_r+0x6e>
 800c23c:	601e      	str	r6, [r3, #0]
 800c23e:	e5ce      	b.n	800bdde <_dtoa_r+0x6e>
 800c240:	07e2      	lsls	r2, r4, #31
 800c242:	d505      	bpl.n	800c250 <_dtoa_r+0x4e0>
 800c244:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c248:	f7f4 f946 	bl	80004d8 <__aeabi_dmul>
 800c24c:	2301      	movs	r3, #1
 800c24e:	3601      	adds	r6, #1
 800c250:	1064      	asrs	r4, r4, #1
 800c252:	3508      	adds	r5, #8
 800c254:	e73f      	b.n	800c0d6 <_dtoa_r+0x366>
 800c256:	2602      	movs	r6, #2
 800c258:	e742      	b.n	800c0e0 <_dtoa_r+0x370>
 800c25a:	9c07      	ldr	r4, [sp, #28]
 800c25c:	9704      	str	r7, [sp, #16]
 800c25e:	e761      	b.n	800c124 <_dtoa_r+0x3b4>
 800c260:	0800df38 	.word	0x0800df38
 800c264:	0800df10 	.word	0x0800df10
 800c268:	3ff00000 	.word	0x3ff00000
 800c26c:	40240000 	.word	0x40240000
 800c270:	401c0000 	.word	0x401c0000
 800c274:	40140000 	.word	0x40140000
 800c278:	4b70      	ldr	r3, [pc, #448]	@ (800c43c <_dtoa_r+0x6cc>)
 800c27a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c27c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c280:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c284:	4454      	add	r4, sl
 800c286:	2900      	cmp	r1, #0
 800c288:	d045      	beq.n	800c316 <_dtoa_r+0x5a6>
 800c28a:	2000      	movs	r0, #0
 800c28c:	496c      	ldr	r1, [pc, #432]	@ (800c440 <_dtoa_r+0x6d0>)
 800c28e:	f7f4 fa4d 	bl	800072c <__aeabi_ddiv>
 800c292:	4633      	mov	r3, r6
 800c294:	462a      	mov	r2, r5
 800c296:	f7f3 ff67 	bl	8000168 <__aeabi_dsub>
 800c29a:	4656      	mov	r6, sl
 800c29c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c2a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2a4:	f7f4 fbc8 	bl	8000a38 <__aeabi_d2iz>
 800c2a8:	4605      	mov	r5, r0
 800c2aa:	f7f4 f8ab 	bl	8000404 <__aeabi_i2d>
 800c2ae:	4602      	mov	r2, r0
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2b6:	f7f3 ff57 	bl	8000168 <__aeabi_dsub>
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	460b      	mov	r3, r1
 800c2be:	3530      	adds	r5, #48	@ 0x30
 800c2c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c2c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c2c8:	f806 5b01 	strb.w	r5, [r6], #1
 800c2cc:	f7f4 fb76 	bl	80009bc <__aeabi_dcmplt>
 800c2d0:	2800      	cmp	r0, #0
 800c2d2:	d163      	bne.n	800c39c <_dtoa_r+0x62c>
 800c2d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2d8:	2000      	movs	r0, #0
 800c2da:	495a      	ldr	r1, [pc, #360]	@ (800c444 <_dtoa_r+0x6d4>)
 800c2dc:	f7f3 ff44 	bl	8000168 <__aeabi_dsub>
 800c2e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c2e4:	f7f4 fb6a 	bl	80009bc <__aeabi_dcmplt>
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	f040 8087 	bne.w	800c3fc <_dtoa_r+0x68c>
 800c2ee:	42a6      	cmp	r6, r4
 800c2f0:	f43f af44 	beq.w	800c17c <_dtoa_r+0x40c>
 800c2f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	4b53      	ldr	r3, [pc, #332]	@ (800c448 <_dtoa_r+0x6d8>)
 800c2fc:	f7f4 f8ec 	bl	80004d8 <__aeabi_dmul>
 800c300:	2200      	movs	r2, #0
 800c302:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c306:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c30a:	4b4f      	ldr	r3, [pc, #316]	@ (800c448 <_dtoa_r+0x6d8>)
 800c30c:	f7f4 f8e4 	bl	80004d8 <__aeabi_dmul>
 800c310:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c314:	e7c4      	b.n	800c2a0 <_dtoa_r+0x530>
 800c316:	4631      	mov	r1, r6
 800c318:	4628      	mov	r0, r5
 800c31a:	f7f4 f8dd 	bl	80004d8 <__aeabi_dmul>
 800c31e:	4656      	mov	r6, sl
 800c320:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c324:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c326:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c32a:	f7f4 fb85 	bl	8000a38 <__aeabi_d2iz>
 800c32e:	4605      	mov	r5, r0
 800c330:	f7f4 f868 	bl	8000404 <__aeabi_i2d>
 800c334:	4602      	mov	r2, r0
 800c336:	460b      	mov	r3, r1
 800c338:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c33c:	f7f3 ff14 	bl	8000168 <__aeabi_dsub>
 800c340:	4602      	mov	r2, r0
 800c342:	460b      	mov	r3, r1
 800c344:	3530      	adds	r5, #48	@ 0x30
 800c346:	f806 5b01 	strb.w	r5, [r6], #1
 800c34a:	42a6      	cmp	r6, r4
 800c34c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c350:	f04f 0200 	mov.w	r2, #0
 800c354:	d124      	bne.n	800c3a0 <_dtoa_r+0x630>
 800c356:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c35a:	4b39      	ldr	r3, [pc, #228]	@ (800c440 <_dtoa_r+0x6d0>)
 800c35c:	f7f3 ff06 	bl	800016c <__adddf3>
 800c360:	4602      	mov	r2, r0
 800c362:	460b      	mov	r3, r1
 800c364:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c368:	f7f4 fb46 	bl	80009f8 <__aeabi_dcmpgt>
 800c36c:	2800      	cmp	r0, #0
 800c36e:	d145      	bne.n	800c3fc <_dtoa_r+0x68c>
 800c370:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c374:	2000      	movs	r0, #0
 800c376:	4932      	ldr	r1, [pc, #200]	@ (800c440 <_dtoa_r+0x6d0>)
 800c378:	f7f3 fef6 	bl	8000168 <__aeabi_dsub>
 800c37c:	4602      	mov	r2, r0
 800c37e:	460b      	mov	r3, r1
 800c380:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c384:	f7f4 fb1a 	bl	80009bc <__aeabi_dcmplt>
 800c388:	2800      	cmp	r0, #0
 800c38a:	f43f aef7 	beq.w	800c17c <_dtoa_r+0x40c>
 800c38e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c390:	1e73      	subs	r3, r6, #1
 800c392:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c394:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c398:	2b30      	cmp	r3, #48	@ 0x30
 800c39a:	d0f8      	beq.n	800c38e <_dtoa_r+0x61e>
 800c39c:	9f04      	ldr	r7, [sp, #16]
 800c39e:	e740      	b.n	800c222 <_dtoa_r+0x4b2>
 800c3a0:	4b29      	ldr	r3, [pc, #164]	@ (800c448 <_dtoa_r+0x6d8>)
 800c3a2:	f7f4 f899 	bl	80004d8 <__aeabi_dmul>
 800c3a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3aa:	e7bc      	b.n	800c326 <_dtoa_r+0x5b6>
 800c3ac:	d10c      	bne.n	800c3c8 <_dtoa_r+0x658>
 800c3ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	4b25      	ldr	r3, [pc, #148]	@ (800c44c <_dtoa_r+0x6dc>)
 800c3b6:	f7f4 f88f 	bl	80004d8 <__aeabi_dmul>
 800c3ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3be:	f7f4 fb11 	bl	80009e4 <__aeabi_dcmpge>
 800c3c2:	2800      	cmp	r0, #0
 800c3c4:	f000 815b 	beq.w	800c67e <_dtoa_r+0x90e>
 800c3c8:	2400      	movs	r4, #0
 800c3ca:	4625      	mov	r5, r4
 800c3cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3ce:	4656      	mov	r6, sl
 800c3d0:	43db      	mvns	r3, r3
 800c3d2:	9304      	str	r3, [sp, #16]
 800c3d4:	2700      	movs	r7, #0
 800c3d6:	4621      	mov	r1, r4
 800c3d8:	4658      	mov	r0, fp
 800c3da:	f000 faac 	bl	800c936 <_Bfree>
 800c3de:	2d00      	cmp	r5, #0
 800c3e0:	d0dc      	beq.n	800c39c <_dtoa_r+0x62c>
 800c3e2:	b12f      	cbz	r7, 800c3f0 <_dtoa_r+0x680>
 800c3e4:	42af      	cmp	r7, r5
 800c3e6:	d003      	beq.n	800c3f0 <_dtoa_r+0x680>
 800c3e8:	4639      	mov	r1, r7
 800c3ea:	4658      	mov	r0, fp
 800c3ec:	f000 faa3 	bl	800c936 <_Bfree>
 800c3f0:	4629      	mov	r1, r5
 800c3f2:	4658      	mov	r0, fp
 800c3f4:	f000 fa9f 	bl	800c936 <_Bfree>
 800c3f8:	e7d0      	b.n	800c39c <_dtoa_r+0x62c>
 800c3fa:	9704      	str	r7, [sp, #16]
 800c3fc:	4633      	mov	r3, r6
 800c3fe:	461e      	mov	r6, r3
 800c400:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c404:	2a39      	cmp	r2, #57	@ 0x39
 800c406:	d107      	bne.n	800c418 <_dtoa_r+0x6a8>
 800c408:	459a      	cmp	sl, r3
 800c40a:	d1f8      	bne.n	800c3fe <_dtoa_r+0x68e>
 800c40c:	9a04      	ldr	r2, [sp, #16]
 800c40e:	3201      	adds	r2, #1
 800c410:	9204      	str	r2, [sp, #16]
 800c412:	2230      	movs	r2, #48	@ 0x30
 800c414:	f88a 2000 	strb.w	r2, [sl]
 800c418:	781a      	ldrb	r2, [r3, #0]
 800c41a:	3201      	adds	r2, #1
 800c41c:	701a      	strb	r2, [r3, #0]
 800c41e:	e7bd      	b.n	800c39c <_dtoa_r+0x62c>
 800c420:	2200      	movs	r2, #0
 800c422:	4b09      	ldr	r3, [pc, #36]	@ (800c448 <_dtoa_r+0x6d8>)
 800c424:	f7f4 f858 	bl	80004d8 <__aeabi_dmul>
 800c428:	2200      	movs	r2, #0
 800c42a:	2300      	movs	r3, #0
 800c42c:	4604      	mov	r4, r0
 800c42e:	460d      	mov	r5, r1
 800c430:	f7f4 faba 	bl	80009a8 <__aeabi_dcmpeq>
 800c434:	2800      	cmp	r0, #0
 800c436:	f43f aebd 	beq.w	800c1b4 <_dtoa_r+0x444>
 800c43a:	e6f2      	b.n	800c222 <_dtoa_r+0x4b2>
 800c43c:	0800df38 	.word	0x0800df38
 800c440:	3fe00000 	.word	0x3fe00000
 800c444:	3ff00000 	.word	0x3ff00000
 800c448:	40240000 	.word	0x40240000
 800c44c:	40140000 	.word	0x40140000
 800c450:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c452:	2a00      	cmp	r2, #0
 800c454:	f000 80db 	beq.w	800c60e <_dtoa_r+0x89e>
 800c458:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c45a:	2a01      	cmp	r2, #1
 800c45c:	f300 80bf 	bgt.w	800c5de <_dtoa_r+0x86e>
 800c460:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c462:	2a00      	cmp	r2, #0
 800c464:	f000 80b7 	beq.w	800c5d6 <_dtoa_r+0x866>
 800c468:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c46c:	4646      	mov	r6, r8
 800c46e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c470:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c472:	2101      	movs	r1, #1
 800c474:	441a      	add	r2, r3
 800c476:	4658      	mov	r0, fp
 800c478:	4498      	add	r8, r3
 800c47a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c47c:	f000 faf6 	bl	800ca6c <__i2b>
 800c480:	4605      	mov	r5, r0
 800c482:	b15e      	cbz	r6, 800c49c <_dtoa_r+0x72c>
 800c484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c486:	2b00      	cmp	r3, #0
 800c488:	dd08      	ble.n	800c49c <_dtoa_r+0x72c>
 800c48a:	42b3      	cmp	r3, r6
 800c48c:	bfa8      	it	ge
 800c48e:	4633      	movge	r3, r6
 800c490:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c492:	eba8 0803 	sub.w	r8, r8, r3
 800c496:	1af6      	subs	r6, r6, r3
 800c498:	1ad3      	subs	r3, r2, r3
 800c49a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c49c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c49e:	b1f3      	cbz	r3, 800c4de <_dtoa_r+0x76e>
 800c4a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	f000 80b7 	beq.w	800c616 <_dtoa_r+0x8a6>
 800c4a8:	b18c      	cbz	r4, 800c4ce <_dtoa_r+0x75e>
 800c4aa:	4629      	mov	r1, r5
 800c4ac:	4622      	mov	r2, r4
 800c4ae:	4658      	mov	r0, fp
 800c4b0:	f000 fb9a 	bl	800cbe8 <__pow5mult>
 800c4b4:	464a      	mov	r2, r9
 800c4b6:	4601      	mov	r1, r0
 800c4b8:	4605      	mov	r5, r0
 800c4ba:	4658      	mov	r0, fp
 800c4bc:	f000 faec 	bl	800ca98 <__multiply>
 800c4c0:	4649      	mov	r1, r9
 800c4c2:	9004      	str	r0, [sp, #16]
 800c4c4:	4658      	mov	r0, fp
 800c4c6:	f000 fa36 	bl	800c936 <_Bfree>
 800c4ca:	9b04      	ldr	r3, [sp, #16]
 800c4cc:	4699      	mov	r9, r3
 800c4ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4d0:	1b1a      	subs	r2, r3, r4
 800c4d2:	d004      	beq.n	800c4de <_dtoa_r+0x76e>
 800c4d4:	4649      	mov	r1, r9
 800c4d6:	4658      	mov	r0, fp
 800c4d8:	f000 fb86 	bl	800cbe8 <__pow5mult>
 800c4dc:	4681      	mov	r9, r0
 800c4de:	2101      	movs	r1, #1
 800c4e0:	4658      	mov	r0, fp
 800c4e2:	f000 fac3 	bl	800ca6c <__i2b>
 800c4e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c4e8:	4604      	mov	r4, r0
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	f000 81c6 	beq.w	800c87c <_dtoa_r+0xb0c>
 800c4f0:	461a      	mov	r2, r3
 800c4f2:	4601      	mov	r1, r0
 800c4f4:	4658      	mov	r0, fp
 800c4f6:	f000 fb77 	bl	800cbe8 <__pow5mult>
 800c4fa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c4fc:	4604      	mov	r4, r0
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	f300 808f 	bgt.w	800c622 <_dtoa_r+0x8b2>
 800c504:	9b02      	ldr	r3, [sp, #8]
 800c506:	2b00      	cmp	r3, #0
 800c508:	f040 8087 	bne.w	800c61a <_dtoa_r+0x8aa>
 800c50c:	9b03      	ldr	r3, [sp, #12]
 800c50e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c512:	2b00      	cmp	r3, #0
 800c514:	f040 8083 	bne.w	800c61e <_dtoa_r+0x8ae>
 800c518:	9b03      	ldr	r3, [sp, #12]
 800c51a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c51e:	0d1b      	lsrs	r3, r3, #20
 800c520:	051b      	lsls	r3, r3, #20
 800c522:	b12b      	cbz	r3, 800c530 <_dtoa_r+0x7c0>
 800c524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c526:	f108 0801 	add.w	r8, r8, #1
 800c52a:	3301      	adds	r3, #1
 800c52c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c52e:	2301      	movs	r3, #1
 800c530:	930a      	str	r3, [sp, #40]	@ 0x28
 800c532:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c534:	2b00      	cmp	r3, #0
 800c536:	f000 81a7 	beq.w	800c888 <_dtoa_r+0xb18>
 800c53a:	6923      	ldr	r3, [r4, #16]
 800c53c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c540:	6918      	ldr	r0, [r3, #16]
 800c542:	f000 fa47 	bl	800c9d4 <__hi0bits>
 800c546:	f1c0 0020 	rsb	r0, r0, #32
 800c54a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c54c:	4418      	add	r0, r3
 800c54e:	f010 001f 	ands.w	r0, r0, #31
 800c552:	d071      	beq.n	800c638 <_dtoa_r+0x8c8>
 800c554:	f1c0 0320 	rsb	r3, r0, #32
 800c558:	2b04      	cmp	r3, #4
 800c55a:	dd65      	ble.n	800c628 <_dtoa_r+0x8b8>
 800c55c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c55e:	f1c0 001c 	rsb	r0, r0, #28
 800c562:	4403      	add	r3, r0
 800c564:	4480      	add	r8, r0
 800c566:	4406      	add	r6, r0
 800c568:	9309      	str	r3, [sp, #36]	@ 0x24
 800c56a:	f1b8 0f00 	cmp.w	r8, #0
 800c56e:	dd05      	ble.n	800c57c <_dtoa_r+0x80c>
 800c570:	4649      	mov	r1, r9
 800c572:	4642      	mov	r2, r8
 800c574:	4658      	mov	r0, fp
 800c576:	f000 fb77 	bl	800cc68 <__lshift>
 800c57a:	4681      	mov	r9, r0
 800c57c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c57e:	2b00      	cmp	r3, #0
 800c580:	dd05      	ble.n	800c58e <_dtoa_r+0x81e>
 800c582:	4621      	mov	r1, r4
 800c584:	461a      	mov	r2, r3
 800c586:	4658      	mov	r0, fp
 800c588:	f000 fb6e 	bl	800cc68 <__lshift>
 800c58c:	4604      	mov	r4, r0
 800c58e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c590:	2b00      	cmp	r3, #0
 800c592:	d053      	beq.n	800c63c <_dtoa_r+0x8cc>
 800c594:	4621      	mov	r1, r4
 800c596:	4648      	mov	r0, r9
 800c598:	f000 fbd2 	bl	800cd40 <__mcmp>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	da4d      	bge.n	800c63c <_dtoa_r+0x8cc>
 800c5a0:	1e7b      	subs	r3, r7, #1
 800c5a2:	4649      	mov	r1, r9
 800c5a4:	9304      	str	r3, [sp, #16]
 800c5a6:	220a      	movs	r2, #10
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	4658      	mov	r0, fp
 800c5ac:	f000 f9cc 	bl	800c948 <__multadd>
 800c5b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c5b2:	4681      	mov	r9, r0
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	f000 8169 	beq.w	800c88c <_dtoa_r+0xb1c>
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	4629      	mov	r1, r5
 800c5be:	220a      	movs	r2, #10
 800c5c0:	4658      	mov	r0, fp
 800c5c2:	f000 f9c1 	bl	800c948 <__multadd>
 800c5c6:	9b08      	ldr	r3, [sp, #32]
 800c5c8:	4605      	mov	r5, r0
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	dc61      	bgt.n	800c692 <_dtoa_r+0x922>
 800c5ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c5d0:	2b02      	cmp	r3, #2
 800c5d2:	dc3b      	bgt.n	800c64c <_dtoa_r+0x8dc>
 800c5d4:	e05d      	b.n	800c692 <_dtoa_r+0x922>
 800c5d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c5d8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c5dc:	e746      	b.n	800c46c <_dtoa_r+0x6fc>
 800c5de:	9b07      	ldr	r3, [sp, #28]
 800c5e0:	1e5c      	subs	r4, r3, #1
 800c5e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5e4:	42a3      	cmp	r3, r4
 800c5e6:	bfbf      	itttt	lt
 800c5e8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c5ea:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800c5ec:	1ae3      	sublt	r3, r4, r3
 800c5ee:	18d2      	addlt	r2, r2, r3
 800c5f0:	bfa8      	it	ge
 800c5f2:	1b1c      	subge	r4, r3, r4
 800c5f4:	9b07      	ldr	r3, [sp, #28]
 800c5f6:	bfbe      	ittt	lt
 800c5f8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c5fa:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800c5fc:	2400      	movlt	r4, #0
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	bfb5      	itete	lt
 800c602:	eba8 0603 	sublt.w	r6, r8, r3
 800c606:	4646      	movge	r6, r8
 800c608:	2300      	movlt	r3, #0
 800c60a:	9b07      	ldrge	r3, [sp, #28]
 800c60c:	e730      	b.n	800c470 <_dtoa_r+0x700>
 800c60e:	4646      	mov	r6, r8
 800c610:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c612:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c614:	e735      	b.n	800c482 <_dtoa_r+0x712>
 800c616:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c618:	e75c      	b.n	800c4d4 <_dtoa_r+0x764>
 800c61a:	2300      	movs	r3, #0
 800c61c:	e788      	b.n	800c530 <_dtoa_r+0x7c0>
 800c61e:	9b02      	ldr	r3, [sp, #8]
 800c620:	e786      	b.n	800c530 <_dtoa_r+0x7c0>
 800c622:	2300      	movs	r3, #0
 800c624:	930a      	str	r3, [sp, #40]	@ 0x28
 800c626:	e788      	b.n	800c53a <_dtoa_r+0x7ca>
 800c628:	d09f      	beq.n	800c56a <_dtoa_r+0x7fa>
 800c62a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c62c:	331c      	adds	r3, #28
 800c62e:	441a      	add	r2, r3
 800c630:	4498      	add	r8, r3
 800c632:	441e      	add	r6, r3
 800c634:	9209      	str	r2, [sp, #36]	@ 0x24
 800c636:	e798      	b.n	800c56a <_dtoa_r+0x7fa>
 800c638:	4603      	mov	r3, r0
 800c63a:	e7f6      	b.n	800c62a <_dtoa_r+0x8ba>
 800c63c:	9b07      	ldr	r3, [sp, #28]
 800c63e:	9704      	str	r7, [sp, #16]
 800c640:	2b00      	cmp	r3, #0
 800c642:	dc20      	bgt.n	800c686 <_dtoa_r+0x916>
 800c644:	9308      	str	r3, [sp, #32]
 800c646:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c648:	2b02      	cmp	r3, #2
 800c64a:	dd1e      	ble.n	800c68a <_dtoa_r+0x91a>
 800c64c:	9b08      	ldr	r3, [sp, #32]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	f47f aebc 	bne.w	800c3cc <_dtoa_r+0x65c>
 800c654:	4621      	mov	r1, r4
 800c656:	2205      	movs	r2, #5
 800c658:	4658      	mov	r0, fp
 800c65a:	f000 f975 	bl	800c948 <__multadd>
 800c65e:	4601      	mov	r1, r0
 800c660:	4604      	mov	r4, r0
 800c662:	4648      	mov	r0, r9
 800c664:	f000 fb6c 	bl	800cd40 <__mcmp>
 800c668:	2800      	cmp	r0, #0
 800c66a:	f77f aeaf 	ble.w	800c3cc <_dtoa_r+0x65c>
 800c66e:	2331      	movs	r3, #49	@ 0x31
 800c670:	4656      	mov	r6, sl
 800c672:	f806 3b01 	strb.w	r3, [r6], #1
 800c676:	9b04      	ldr	r3, [sp, #16]
 800c678:	3301      	adds	r3, #1
 800c67a:	9304      	str	r3, [sp, #16]
 800c67c:	e6aa      	b.n	800c3d4 <_dtoa_r+0x664>
 800c67e:	9c07      	ldr	r4, [sp, #28]
 800c680:	9704      	str	r7, [sp, #16]
 800c682:	4625      	mov	r5, r4
 800c684:	e7f3      	b.n	800c66e <_dtoa_r+0x8fe>
 800c686:	9b07      	ldr	r3, [sp, #28]
 800c688:	9308      	str	r3, [sp, #32]
 800c68a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	f000 8101 	beq.w	800c894 <_dtoa_r+0xb24>
 800c692:	2e00      	cmp	r6, #0
 800c694:	dd05      	ble.n	800c6a2 <_dtoa_r+0x932>
 800c696:	4629      	mov	r1, r5
 800c698:	4632      	mov	r2, r6
 800c69a:	4658      	mov	r0, fp
 800c69c:	f000 fae4 	bl	800cc68 <__lshift>
 800c6a0:	4605      	mov	r5, r0
 800c6a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d059      	beq.n	800c75c <_dtoa_r+0x9ec>
 800c6a8:	4658      	mov	r0, fp
 800c6aa:	6869      	ldr	r1, [r5, #4]
 800c6ac:	f000 f91e 	bl	800c8ec <_Balloc>
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	b920      	cbnz	r0, 800c6be <_dtoa_r+0x94e>
 800c6b4:	4602      	mov	r2, r0
 800c6b6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c6ba:	4b81      	ldr	r3, [pc, #516]	@ (800c8c0 <_dtoa_r+0xb50>)
 800c6bc:	e482      	b.n	800bfc4 <_dtoa_r+0x254>
 800c6be:	692a      	ldr	r2, [r5, #16]
 800c6c0:	f105 010c 	add.w	r1, r5, #12
 800c6c4:	3202      	adds	r2, #2
 800c6c6:	0092      	lsls	r2, r2, #2
 800c6c8:	300c      	adds	r0, #12
 800c6ca:	f7ff fa47 	bl	800bb5c <memcpy>
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	4631      	mov	r1, r6
 800c6d2:	4658      	mov	r0, fp
 800c6d4:	f000 fac8 	bl	800cc68 <__lshift>
 800c6d8:	462f      	mov	r7, r5
 800c6da:	4605      	mov	r5, r0
 800c6dc:	f10a 0301 	add.w	r3, sl, #1
 800c6e0:	9307      	str	r3, [sp, #28]
 800c6e2:	9b08      	ldr	r3, [sp, #32]
 800c6e4:	4453      	add	r3, sl
 800c6e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6e8:	9b02      	ldr	r3, [sp, #8]
 800c6ea:	f003 0301 	and.w	r3, r3, #1
 800c6ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6f0:	9b07      	ldr	r3, [sp, #28]
 800c6f2:	4621      	mov	r1, r4
 800c6f4:	3b01      	subs	r3, #1
 800c6f6:	4648      	mov	r0, r9
 800c6f8:	9302      	str	r3, [sp, #8]
 800c6fa:	f7ff fab1 	bl	800bc60 <quorem>
 800c6fe:	4639      	mov	r1, r7
 800c700:	9008      	str	r0, [sp, #32]
 800c702:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c706:	4648      	mov	r0, r9
 800c708:	f000 fb1a 	bl	800cd40 <__mcmp>
 800c70c:	462a      	mov	r2, r5
 800c70e:	9009      	str	r0, [sp, #36]	@ 0x24
 800c710:	4621      	mov	r1, r4
 800c712:	4658      	mov	r0, fp
 800c714:	f000 fb30 	bl	800cd78 <__mdiff>
 800c718:	68c2      	ldr	r2, [r0, #12]
 800c71a:	4606      	mov	r6, r0
 800c71c:	bb02      	cbnz	r2, 800c760 <_dtoa_r+0x9f0>
 800c71e:	4601      	mov	r1, r0
 800c720:	4648      	mov	r0, r9
 800c722:	f000 fb0d 	bl	800cd40 <__mcmp>
 800c726:	4602      	mov	r2, r0
 800c728:	4631      	mov	r1, r6
 800c72a:	4658      	mov	r0, fp
 800c72c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c72e:	f000 f902 	bl	800c936 <_Bfree>
 800c732:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c734:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c736:	9e07      	ldr	r6, [sp, #28]
 800c738:	ea43 0102 	orr.w	r1, r3, r2
 800c73c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c73e:	4319      	orrs	r1, r3
 800c740:	d110      	bne.n	800c764 <_dtoa_r+0x9f4>
 800c742:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c746:	d029      	beq.n	800c79c <_dtoa_r+0xa2c>
 800c748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	dd02      	ble.n	800c754 <_dtoa_r+0x9e4>
 800c74e:	9b08      	ldr	r3, [sp, #32]
 800c750:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c754:	9b02      	ldr	r3, [sp, #8]
 800c756:	f883 8000 	strb.w	r8, [r3]
 800c75a:	e63c      	b.n	800c3d6 <_dtoa_r+0x666>
 800c75c:	4628      	mov	r0, r5
 800c75e:	e7bb      	b.n	800c6d8 <_dtoa_r+0x968>
 800c760:	2201      	movs	r2, #1
 800c762:	e7e1      	b.n	800c728 <_dtoa_r+0x9b8>
 800c764:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c766:	2b00      	cmp	r3, #0
 800c768:	db04      	blt.n	800c774 <_dtoa_r+0xa04>
 800c76a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800c76c:	430b      	orrs	r3, r1
 800c76e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c770:	430b      	orrs	r3, r1
 800c772:	d120      	bne.n	800c7b6 <_dtoa_r+0xa46>
 800c774:	2a00      	cmp	r2, #0
 800c776:	dded      	ble.n	800c754 <_dtoa_r+0x9e4>
 800c778:	4649      	mov	r1, r9
 800c77a:	2201      	movs	r2, #1
 800c77c:	4658      	mov	r0, fp
 800c77e:	f000 fa73 	bl	800cc68 <__lshift>
 800c782:	4621      	mov	r1, r4
 800c784:	4681      	mov	r9, r0
 800c786:	f000 fadb 	bl	800cd40 <__mcmp>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	dc03      	bgt.n	800c796 <_dtoa_r+0xa26>
 800c78e:	d1e1      	bne.n	800c754 <_dtoa_r+0x9e4>
 800c790:	f018 0f01 	tst.w	r8, #1
 800c794:	d0de      	beq.n	800c754 <_dtoa_r+0x9e4>
 800c796:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c79a:	d1d8      	bne.n	800c74e <_dtoa_r+0x9de>
 800c79c:	2339      	movs	r3, #57	@ 0x39
 800c79e:	9a02      	ldr	r2, [sp, #8]
 800c7a0:	7013      	strb	r3, [r2, #0]
 800c7a2:	4633      	mov	r3, r6
 800c7a4:	461e      	mov	r6, r3
 800c7a6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c7aa:	3b01      	subs	r3, #1
 800c7ac:	2a39      	cmp	r2, #57	@ 0x39
 800c7ae:	d052      	beq.n	800c856 <_dtoa_r+0xae6>
 800c7b0:	3201      	adds	r2, #1
 800c7b2:	701a      	strb	r2, [r3, #0]
 800c7b4:	e60f      	b.n	800c3d6 <_dtoa_r+0x666>
 800c7b6:	2a00      	cmp	r2, #0
 800c7b8:	dd07      	ble.n	800c7ca <_dtoa_r+0xa5a>
 800c7ba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c7be:	d0ed      	beq.n	800c79c <_dtoa_r+0xa2c>
 800c7c0:	9a02      	ldr	r2, [sp, #8]
 800c7c2:	f108 0301 	add.w	r3, r8, #1
 800c7c6:	7013      	strb	r3, [r2, #0]
 800c7c8:	e605      	b.n	800c3d6 <_dtoa_r+0x666>
 800c7ca:	9b07      	ldr	r3, [sp, #28]
 800c7cc:	9a07      	ldr	r2, [sp, #28]
 800c7ce:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c7d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	d028      	beq.n	800c82a <_dtoa_r+0xaba>
 800c7d8:	4649      	mov	r1, r9
 800c7da:	2300      	movs	r3, #0
 800c7dc:	220a      	movs	r2, #10
 800c7de:	4658      	mov	r0, fp
 800c7e0:	f000 f8b2 	bl	800c948 <__multadd>
 800c7e4:	42af      	cmp	r7, r5
 800c7e6:	4681      	mov	r9, r0
 800c7e8:	f04f 0300 	mov.w	r3, #0
 800c7ec:	f04f 020a 	mov.w	r2, #10
 800c7f0:	4639      	mov	r1, r7
 800c7f2:	4658      	mov	r0, fp
 800c7f4:	d107      	bne.n	800c806 <_dtoa_r+0xa96>
 800c7f6:	f000 f8a7 	bl	800c948 <__multadd>
 800c7fa:	4607      	mov	r7, r0
 800c7fc:	4605      	mov	r5, r0
 800c7fe:	9b07      	ldr	r3, [sp, #28]
 800c800:	3301      	adds	r3, #1
 800c802:	9307      	str	r3, [sp, #28]
 800c804:	e774      	b.n	800c6f0 <_dtoa_r+0x980>
 800c806:	f000 f89f 	bl	800c948 <__multadd>
 800c80a:	4629      	mov	r1, r5
 800c80c:	4607      	mov	r7, r0
 800c80e:	2300      	movs	r3, #0
 800c810:	220a      	movs	r2, #10
 800c812:	4658      	mov	r0, fp
 800c814:	f000 f898 	bl	800c948 <__multadd>
 800c818:	4605      	mov	r5, r0
 800c81a:	e7f0      	b.n	800c7fe <_dtoa_r+0xa8e>
 800c81c:	9b08      	ldr	r3, [sp, #32]
 800c81e:	2700      	movs	r7, #0
 800c820:	2b00      	cmp	r3, #0
 800c822:	bfcc      	ite	gt
 800c824:	461e      	movgt	r6, r3
 800c826:	2601      	movle	r6, #1
 800c828:	4456      	add	r6, sl
 800c82a:	4649      	mov	r1, r9
 800c82c:	2201      	movs	r2, #1
 800c82e:	4658      	mov	r0, fp
 800c830:	f000 fa1a 	bl	800cc68 <__lshift>
 800c834:	4621      	mov	r1, r4
 800c836:	4681      	mov	r9, r0
 800c838:	f000 fa82 	bl	800cd40 <__mcmp>
 800c83c:	2800      	cmp	r0, #0
 800c83e:	dcb0      	bgt.n	800c7a2 <_dtoa_r+0xa32>
 800c840:	d102      	bne.n	800c848 <_dtoa_r+0xad8>
 800c842:	f018 0f01 	tst.w	r8, #1
 800c846:	d1ac      	bne.n	800c7a2 <_dtoa_r+0xa32>
 800c848:	4633      	mov	r3, r6
 800c84a:	461e      	mov	r6, r3
 800c84c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c850:	2a30      	cmp	r2, #48	@ 0x30
 800c852:	d0fa      	beq.n	800c84a <_dtoa_r+0xada>
 800c854:	e5bf      	b.n	800c3d6 <_dtoa_r+0x666>
 800c856:	459a      	cmp	sl, r3
 800c858:	d1a4      	bne.n	800c7a4 <_dtoa_r+0xa34>
 800c85a:	9b04      	ldr	r3, [sp, #16]
 800c85c:	3301      	adds	r3, #1
 800c85e:	9304      	str	r3, [sp, #16]
 800c860:	2331      	movs	r3, #49	@ 0x31
 800c862:	f88a 3000 	strb.w	r3, [sl]
 800c866:	e5b6      	b.n	800c3d6 <_dtoa_r+0x666>
 800c868:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c86a:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c8c4 <_dtoa_r+0xb54>
 800c86e:	2b00      	cmp	r3, #0
 800c870:	f43f aab5 	beq.w	800bdde <_dtoa_r+0x6e>
 800c874:	f10a 0308 	add.w	r3, sl, #8
 800c878:	f7ff baaf 	b.w	800bdda <_dtoa_r+0x6a>
 800c87c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c87e:	2b01      	cmp	r3, #1
 800c880:	f77f ae40 	ble.w	800c504 <_dtoa_r+0x794>
 800c884:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c886:	930a      	str	r3, [sp, #40]	@ 0x28
 800c888:	2001      	movs	r0, #1
 800c88a:	e65e      	b.n	800c54a <_dtoa_r+0x7da>
 800c88c:	9b08      	ldr	r3, [sp, #32]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	f77f aed9 	ble.w	800c646 <_dtoa_r+0x8d6>
 800c894:	4656      	mov	r6, sl
 800c896:	4621      	mov	r1, r4
 800c898:	4648      	mov	r0, r9
 800c89a:	f7ff f9e1 	bl	800bc60 <quorem>
 800c89e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c8a2:	9b08      	ldr	r3, [sp, #32]
 800c8a4:	f806 8b01 	strb.w	r8, [r6], #1
 800c8a8:	eba6 020a 	sub.w	r2, r6, sl
 800c8ac:	4293      	cmp	r3, r2
 800c8ae:	ddb5      	ble.n	800c81c <_dtoa_r+0xaac>
 800c8b0:	4649      	mov	r1, r9
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	220a      	movs	r2, #10
 800c8b6:	4658      	mov	r0, fp
 800c8b8:	f000 f846 	bl	800c948 <__multadd>
 800c8bc:	4681      	mov	r9, r0
 800c8be:	e7ea      	b.n	800c896 <_dtoa_r+0xb26>
 800c8c0:	0800de3b 	.word	0x0800de3b
 800c8c4:	0800de2e 	.word	0x0800de2e

0800c8c8 <__ascii_mbtowc>:
 800c8c8:	b082      	sub	sp, #8
 800c8ca:	b901      	cbnz	r1, 800c8ce <__ascii_mbtowc+0x6>
 800c8cc:	a901      	add	r1, sp, #4
 800c8ce:	b142      	cbz	r2, 800c8e2 <__ascii_mbtowc+0x1a>
 800c8d0:	b14b      	cbz	r3, 800c8e6 <__ascii_mbtowc+0x1e>
 800c8d2:	7813      	ldrb	r3, [r2, #0]
 800c8d4:	600b      	str	r3, [r1, #0]
 800c8d6:	7812      	ldrb	r2, [r2, #0]
 800c8d8:	1e10      	subs	r0, r2, #0
 800c8da:	bf18      	it	ne
 800c8dc:	2001      	movne	r0, #1
 800c8de:	b002      	add	sp, #8
 800c8e0:	4770      	bx	lr
 800c8e2:	4610      	mov	r0, r2
 800c8e4:	e7fb      	b.n	800c8de <__ascii_mbtowc+0x16>
 800c8e6:	f06f 0001 	mvn.w	r0, #1
 800c8ea:	e7f8      	b.n	800c8de <__ascii_mbtowc+0x16>

0800c8ec <_Balloc>:
 800c8ec:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800c8ee:	b570      	push	{r4, r5, r6, lr}
 800c8f0:	4605      	mov	r5, r0
 800c8f2:	460c      	mov	r4, r1
 800c8f4:	b17b      	cbz	r3, 800c916 <_Balloc+0x2a>
 800c8f6:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800c8f8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c8fc:	b9a0      	cbnz	r0, 800c928 <_Balloc+0x3c>
 800c8fe:	2101      	movs	r1, #1
 800c900:	fa01 f604 	lsl.w	r6, r1, r4
 800c904:	1d72      	adds	r2, r6, #5
 800c906:	4628      	mov	r0, r5
 800c908:	0092      	lsls	r2, r2, #2
 800c90a:	f000 fd8d 	bl	800d428 <_calloc_r>
 800c90e:	b148      	cbz	r0, 800c924 <_Balloc+0x38>
 800c910:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800c914:	e00b      	b.n	800c92e <_Balloc+0x42>
 800c916:	2221      	movs	r2, #33	@ 0x21
 800c918:	2104      	movs	r1, #4
 800c91a:	f000 fd85 	bl	800d428 <_calloc_r>
 800c91e:	6468      	str	r0, [r5, #68]	@ 0x44
 800c920:	2800      	cmp	r0, #0
 800c922:	d1e8      	bne.n	800c8f6 <_Balloc+0xa>
 800c924:	2000      	movs	r0, #0
 800c926:	bd70      	pop	{r4, r5, r6, pc}
 800c928:	6802      	ldr	r2, [r0, #0]
 800c92a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800c92e:	2300      	movs	r3, #0
 800c930:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c934:	e7f7      	b.n	800c926 <_Balloc+0x3a>

0800c936 <_Bfree>:
 800c936:	b131      	cbz	r1, 800c946 <_Bfree+0x10>
 800c938:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800c93a:	684a      	ldr	r2, [r1, #4]
 800c93c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c940:	6008      	str	r0, [r1, #0]
 800c942:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c946:	4770      	bx	lr

0800c948 <__multadd>:
 800c948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c94c:	4607      	mov	r7, r0
 800c94e:	460c      	mov	r4, r1
 800c950:	461e      	mov	r6, r3
 800c952:	2000      	movs	r0, #0
 800c954:	690d      	ldr	r5, [r1, #16]
 800c956:	f101 0c14 	add.w	ip, r1, #20
 800c95a:	f8dc 3000 	ldr.w	r3, [ip]
 800c95e:	3001      	adds	r0, #1
 800c960:	b299      	uxth	r1, r3
 800c962:	fb02 6101 	mla	r1, r2, r1, r6
 800c966:	0c1e      	lsrs	r6, r3, #16
 800c968:	0c0b      	lsrs	r3, r1, #16
 800c96a:	fb02 3306 	mla	r3, r2, r6, r3
 800c96e:	b289      	uxth	r1, r1
 800c970:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c974:	4285      	cmp	r5, r0
 800c976:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c97a:	f84c 1b04 	str.w	r1, [ip], #4
 800c97e:	dcec      	bgt.n	800c95a <__multadd+0x12>
 800c980:	b30e      	cbz	r6, 800c9c6 <__multadd+0x7e>
 800c982:	68a3      	ldr	r3, [r4, #8]
 800c984:	42ab      	cmp	r3, r5
 800c986:	dc19      	bgt.n	800c9bc <__multadd+0x74>
 800c988:	6861      	ldr	r1, [r4, #4]
 800c98a:	4638      	mov	r0, r7
 800c98c:	3101      	adds	r1, #1
 800c98e:	f7ff ffad 	bl	800c8ec <_Balloc>
 800c992:	4680      	mov	r8, r0
 800c994:	b928      	cbnz	r0, 800c9a2 <__multadd+0x5a>
 800c996:	4602      	mov	r2, r0
 800c998:	21ba      	movs	r1, #186	@ 0xba
 800c99a:	4b0c      	ldr	r3, [pc, #48]	@ (800c9cc <__multadd+0x84>)
 800c99c:	480c      	ldr	r0, [pc, #48]	@ (800c9d0 <__multadd+0x88>)
 800c99e:	f000 fd25 	bl	800d3ec <__assert_func>
 800c9a2:	6922      	ldr	r2, [r4, #16]
 800c9a4:	f104 010c 	add.w	r1, r4, #12
 800c9a8:	3202      	adds	r2, #2
 800c9aa:	0092      	lsls	r2, r2, #2
 800c9ac:	300c      	adds	r0, #12
 800c9ae:	f7ff f8d5 	bl	800bb5c <memcpy>
 800c9b2:	4621      	mov	r1, r4
 800c9b4:	4638      	mov	r0, r7
 800c9b6:	f7ff ffbe 	bl	800c936 <_Bfree>
 800c9ba:	4644      	mov	r4, r8
 800c9bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c9c0:	3501      	adds	r5, #1
 800c9c2:	615e      	str	r6, [r3, #20]
 800c9c4:	6125      	str	r5, [r4, #16]
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9cc:	0800de3b 	.word	0x0800de3b
 800c9d0:	0800dea4 	.word	0x0800dea4

0800c9d4 <__hi0bits>:
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c9da:	bf3a      	itte	cc
 800c9dc:	0403      	lslcc	r3, r0, #16
 800c9de:	2010      	movcc	r0, #16
 800c9e0:	2000      	movcs	r0, #0
 800c9e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c9e6:	bf3c      	itt	cc
 800c9e8:	021b      	lslcc	r3, r3, #8
 800c9ea:	3008      	addcc	r0, #8
 800c9ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c9f0:	bf3c      	itt	cc
 800c9f2:	011b      	lslcc	r3, r3, #4
 800c9f4:	3004      	addcc	r0, #4
 800c9f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9fa:	bf3c      	itt	cc
 800c9fc:	009b      	lslcc	r3, r3, #2
 800c9fe:	3002      	addcc	r0, #2
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	db05      	blt.n	800ca10 <__hi0bits+0x3c>
 800ca04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ca08:	f100 0001 	add.w	r0, r0, #1
 800ca0c:	bf08      	it	eq
 800ca0e:	2020      	moveq	r0, #32
 800ca10:	4770      	bx	lr

0800ca12 <__lo0bits>:
 800ca12:	6803      	ldr	r3, [r0, #0]
 800ca14:	4602      	mov	r2, r0
 800ca16:	f013 0007 	ands.w	r0, r3, #7
 800ca1a:	d00b      	beq.n	800ca34 <__lo0bits+0x22>
 800ca1c:	07d9      	lsls	r1, r3, #31
 800ca1e:	d421      	bmi.n	800ca64 <__lo0bits+0x52>
 800ca20:	0798      	lsls	r0, r3, #30
 800ca22:	bf49      	itett	mi
 800ca24:	085b      	lsrmi	r3, r3, #1
 800ca26:	089b      	lsrpl	r3, r3, #2
 800ca28:	2001      	movmi	r0, #1
 800ca2a:	6013      	strmi	r3, [r2, #0]
 800ca2c:	bf5c      	itt	pl
 800ca2e:	2002      	movpl	r0, #2
 800ca30:	6013      	strpl	r3, [r2, #0]
 800ca32:	4770      	bx	lr
 800ca34:	b299      	uxth	r1, r3
 800ca36:	b909      	cbnz	r1, 800ca3c <__lo0bits+0x2a>
 800ca38:	2010      	movs	r0, #16
 800ca3a:	0c1b      	lsrs	r3, r3, #16
 800ca3c:	b2d9      	uxtb	r1, r3
 800ca3e:	b909      	cbnz	r1, 800ca44 <__lo0bits+0x32>
 800ca40:	3008      	adds	r0, #8
 800ca42:	0a1b      	lsrs	r3, r3, #8
 800ca44:	0719      	lsls	r1, r3, #28
 800ca46:	bf04      	itt	eq
 800ca48:	091b      	lsreq	r3, r3, #4
 800ca4a:	3004      	addeq	r0, #4
 800ca4c:	0799      	lsls	r1, r3, #30
 800ca4e:	bf04      	itt	eq
 800ca50:	089b      	lsreq	r3, r3, #2
 800ca52:	3002      	addeq	r0, #2
 800ca54:	07d9      	lsls	r1, r3, #31
 800ca56:	d403      	bmi.n	800ca60 <__lo0bits+0x4e>
 800ca58:	085b      	lsrs	r3, r3, #1
 800ca5a:	f100 0001 	add.w	r0, r0, #1
 800ca5e:	d003      	beq.n	800ca68 <__lo0bits+0x56>
 800ca60:	6013      	str	r3, [r2, #0]
 800ca62:	4770      	bx	lr
 800ca64:	2000      	movs	r0, #0
 800ca66:	4770      	bx	lr
 800ca68:	2020      	movs	r0, #32
 800ca6a:	4770      	bx	lr

0800ca6c <__i2b>:
 800ca6c:	b510      	push	{r4, lr}
 800ca6e:	460c      	mov	r4, r1
 800ca70:	2101      	movs	r1, #1
 800ca72:	f7ff ff3b 	bl	800c8ec <_Balloc>
 800ca76:	4602      	mov	r2, r0
 800ca78:	b928      	cbnz	r0, 800ca86 <__i2b+0x1a>
 800ca7a:	f240 1145 	movw	r1, #325	@ 0x145
 800ca7e:	4b04      	ldr	r3, [pc, #16]	@ (800ca90 <__i2b+0x24>)
 800ca80:	4804      	ldr	r0, [pc, #16]	@ (800ca94 <__i2b+0x28>)
 800ca82:	f000 fcb3 	bl	800d3ec <__assert_func>
 800ca86:	2301      	movs	r3, #1
 800ca88:	6144      	str	r4, [r0, #20]
 800ca8a:	6103      	str	r3, [r0, #16]
 800ca8c:	bd10      	pop	{r4, pc}
 800ca8e:	bf00      	nop
 800ca90:	0800de3b 	.word	0x0800de3b
 800ca94:	0800dea4 	.word	0x0800dea4

0800ca98 <__multiply>:
 800ca98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca9c:	4614      	mov	r4, r2
 800ca9e:	690a      	ldr	r2, [r1, #16]
 800caa0:	6923      	ldr	r3, [r4, #16]
 800caa2:	460f      	mov	r7, r1
 800caa4:	429a      	cmp	r2, r3
 800caa6:	bfa2      	ittt	ge
 800caa8:	4623      	movge	r3, r4
 800caaa:	460c      	movge	r4, r1
 800caac:	461f      	movge	r7, r3
 800caae:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cab2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cab6:	68a3      	ldr	r3, [r4, #8]
 800cab8:	6861      	ldr	r1, [r4, #4]
 800caba:	eb0a 0609 	add.w	r6, sl, r9
 800cabe:	42b3      	cmp	r3, r6
 800cac0:	b085      	sub	sp, #20
 800cac2:	bfb8      	it	lt
 800cac4:	3101      	addlt	r1, #1
 800cac6:	f7ff ff11 	bl	800c8ec <_Balloc>
 800caca:	b930      	cbnz	r0, 800cada <__multiply+0x42>
 800cacc:	4602      	mov	r2, r0
 800cace:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cad2:	4b43      	ldr	r3, [pc, #268]	@ (800cbe0 <__multiply+0x148>)
 800cad4:	4843      	ldr	r0, [pc, #268]	@ (800cbe4 <__multiply+0x14c>)
 800cad6:	f000 fc89 	bl	800d3ec <__assert_func>
 800cada:	f100 0514 	add.w	r5, r0, #20
 800cade:	462b      	mov	r3, r5
 800cae0:	2200      	movs	r2, #0
 800cae2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cae6:	4543      	cmp	r3, r8
 800cae8:	d321      	bcc.n	800cb2e <__multiply+0x96>
 800caea:	f107 0114 	add.w	r1, r7, #20
 800caee:	f104 0214 	add.w	r2, r4, #20
 800caf2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800caf6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cafa:	9302      	str	r3, [sp, #8]
 800cafc:	1b13      	subs	r3, r2, r4
 800cafe:	3b15      	subs	r3, #21
 800cb00:	f023 0303 	bic.w	r3, r3, #3
 800cb04:	3304      	adds	r3, #4
 800cb06:	f104 0715 	add.w	r7, r4, #21
 800cb0a:	42ba      	cmp	r2, r7
 800cb0c:	bf38      	it	cc
 800cb0e:	2304      	movcc	r3, #4
 800cb10:	9301      	str	r3, [sp, #4]
 800cb12:	9b02      	ldr	r3, [sp, #8]
 800cb14:	9103      	str	r1, [sp, #12]
 800cb16:	428b      	cmp	r3, r1
 800cb18:	d80c      	bhi.n	800cb34 <__multiply+0x9c>
 800cb1a:	2e00      	cmp	r6, #0
 800cb1c:	dd03      	ble.n	800cb26 <__multiply+0x8e>
 800cb1e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d05a      	beq.n	800cbdc <__multiply+0x144>
 800cb26:	6106      	str	r6, [r0, #16]
 800cb28:	b005      	add	sp, #20
 800cb2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb2e:	f843 2b04 	str.w	r2, [r3], #4
 800cb32:	e7d8      	b.n	800cae6 <__multiply+0x4e>
 800cb34:	f8b1 a000 	ldrh.w	sl, [r1]
 800cb38:	f1ba 0f00 	cmp.w	sl, #0
 800cb3c:	d023      	beq.n	800cb86 <__multiply+0xee>
 800cb3e:	46a9      	mov	r9, r5
 800cb40:	f04f 0c00 	mov.w	ip, #0
 800cb44:	f104 0e14 	add.w	lr, r4, #20
 800cb48:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cb4c:	f8d9 3000 	ldr.w	r3, [r9]
 800cb50:	fa1f fb87 	uxth.w	fp, r7
 800cb54:	b29b      	uxth	r3, r3
 800cb56:	fb0a 330b 	mla	r3, sl, fp, r3
 800cb5a:	4463      	add	r3, ip
 800cb5c:	f8d9 c000 	ldr.w	ip, [r9]
 800cb60:	0c3f      	lsrs	r7, r7, #16
 800cb62:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800cb66:	fb0a c707 	mla	r7, sl, r7, ip
 800cb6a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cb6e:	b29b      	uxth	r3, r3
 800cb70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cb74:	4572      	cmp	r2, lr
 800cb76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cb7a:	f849 3b04 	str.w	r3, [r9], #4
 800cb7e:	d8e3      	bhi.n	800cb48 <__multiply+0xb0>
 800cb80:	9b01      	ldr	r3, [sp, #4]
 800cb82:	f845 c003 	str.w	ip, [r5, r3]
 800cb86:	9b03      	ldr	r3, [sp, #12]
 800cb88:	3104      	adds	r1, #4
 800cb8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cb8e:	f1b9 0f00 	cmp.w	r9, #0
 800cb92:	d021      	beq.n	800cbd8 <__multiply+0x140>
 800cb94:	46ae      	mov	lr, r5
 800cb96:	f04f 0a00 	mov.w	sl, #0
 800cb9a:	682b      	ldr	r3, [r5, #0]
 800cb9c:	f104 0c14 	add.w	ip, r4, #20
 800cba0:	f8bc b000 	ldrh.w	fp, [ip]
 800cba4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	fb09 770b 	mla	r7, r9, fp, r7
 800cbae:	4457      	add	r7, sl
 800cbb0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cbb4:	f84e 3b04 	str.w	r3, [lr], #4
 800cbb8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cbbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cbc0:	f8be 3000 	ldrh.w	r3, [lr]
 800cbc4:	4562      	cmp	r2, ip
 800cbc6:	fb09 330a 	mla	r3, r9, sl, r3
 800cbca:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cbce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cbd2:	d8e5      	bhi.n	800cba0 <__multiply+0x108>
 800cbd4:	9f01      	ldr	r7, [sp, #4]
 800cbd6:	51eb      	str	r3, [r5, r7]
 800cbd8:	3504      	adds	r5, #4
 800cbda:	e79a      	b.n	800cb12 <__multiply+0x7a>
 800cbdc:	3e01      	subs	r6, #1
 800cbde:	e79c      	b.n	800cb1a <__multiply+0x82>
 800cbe0:	0800de3b 	.word	0x0800de3b
 800cbe4:	0800dea4 	.word	0x0800dea4

0800cbe8 <__pow5mult>:
 800cbe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbec:	4615      	mov	r5, r2
 800cbee:	f012 0203 	ands.w	r2, r2, #3
 800cbf2:	4607      	mov	r7, r0
 800cbf4:	460e      	mov	r6, r1
 800cbf6:	d007      	beq.n	800cc08 <__pow5mult+0x20>
 800cbf8:	4c1a      	ldr	r4, [pc, #104]	@ (800cc64 <__pow5mult+0x7c>)
 800cbfa:	3a01      	subs	r2, #1
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc02:	f7ff fea1 	bl	800c948 <__multadd>
 800cc06:	4606      	mov	r6, r0
 800cc08:	10ad      	asrs	r5, r5, #2
 800cc0a:	d027      	beq.n	800cc5c <__pow5mult+0x74>
 800cc0c:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800cc0e:	b944      	cbnz	r4, 800cc22 <__pow5mult+0x3a>
 800cc10:	f240 2171 	movw	r1, #625	@ 0x271
 800cc14:	4638      	mov	r0, r7
 800cc16:	f7ff ff29 	bl	800ca6c <__i2b>
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	4604      	mov	r4, r0
 800cc1e:	6438      	str	r0, [r7, #64]	@ 0x40
 800cc20:	6003      	str	r3, [r0, #0]
 800cc22:	f04f 0900 	mov.w	r9, #0
 800cc26:	07eb      	lsls	r3, r5, #31
 800cc28:	d50a      	bpl.n	800cc40 <__pow5mult+0x58>
 800cc2a:	4631      	mov	r1, r6
 800cc2c:	4622      	mov	r2, r4
 800cc2e:	4638      	mov	r0, r7
 800cc30:	f7ff ff32 	bl	800ca98 <__multiply>
 800cc34:	4680      	mov	r8, r0
 800cc36:	4631      	mov	r1, r6
 800cc38:	4638      	mov	r0, r7
 800cc3a:	f7ff fe7c 	bl	800c936 <_Bfree>
 800cc3e:	4646      	mov	r6, r8
 800cc40:	106d      	asrs	r5, r5, #1
 800cc42:	d00b      	beq.n	800cc5c <__pow5mult+0x74>
 800cc44:	6820      	ldr	r0, [r4, #0]
 800cc46:	b938      	cbnz	r0, 800cc58 <__pow5mult+0x70>
 800cc48:	4622      	mov	r2, r4
 800cc4a:	4621      	mov	r1, r4
 800cc4c:	4638      	mov	r0, r7
 800cc4e:	f7ff ff23 	bl	800ca98 <__multiply>
 800cc52:	6020      	str	r0, [r4, #0]
 800cc54:	f8c0 9000 	str.w	r9, [r0]
 800cc58:	4604      	mov	r4, r0
 800cc5a:	e7e4      	b.n	800cc26 <__pow5mult+0x3e>
 800cc5c:	4630      	mov	r0, r6
 800cc5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc62:	bf00      	nop
 800cc64:	0800df00 	.word	0x0800df00

0800cc68 <__lshift>:
 800cc68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc6c:	460c      	mov	r4, r1
 800cc6e:	4607      	mov	r7, r0
 800cc70:	4691      	mov	r9, r2
 800cc72:	6923      	ldr	r3, [r4, #16]
 800cc74:	6849      	ldr	r1, [r1, #4]
 800cc76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cc7a:	68a3      	ldr	r3, [r4, #8]
 800cc7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cc80:	f108 0601 	add.w	r6, r8, #1
 800cc84:	42b3      	cmp	r3, r6
 800cc86:	db0b      	blt.n	800cca0 <__lshift+0x38>
 800cc88:	4638      	mov	r0, r7
 800cc8a:	f7ff fe2f 	bl	800c8ec <_Balloc>
 800cc8e:	4605      	mov	r5, r0
 800cc90:	b948      	cbnz	r0, 800cca6 <__lshift+0x3e>
 800cc92:	4602      	mov	r2, r0
 800cc94:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cc98:	4b27      	ldr	r3, [pc, #156]	@ (800cd38 <__lshift+0xd0>)
 800cc9a:	4828      	ldr	r0, [pc, #160]	@ (800cd3c <__lshift+0xd4>)
 800cc9c:	f000 fba6 	bl	800d3ec <__assert_func>
 800cca0:	3101      	adds	r1, #1
 800cca2:	005b      	lsls	r3, r3, #1
 800cca4:	e7ee      	b.n	800cc84 <__lshift+0x1c>
 800cca6:	2300      	movs	r3, #0
 800cca8:	f100 0114 	add.w	r1, r0, #20
 800ccac:	f100 0210 	add.w	r2, r0, #16
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	4553      	cmp	r3, sl
 800ccb4:	db33      	blt.n	800cd1e <__lshift+0xb6>
 800ccb6:	6920      	ldr	r0, [r4, #16]
 800ccb8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ccbc:	f104 0314 	add.w	r3, r4, #20
 800ccc0:	f019 091f 	ands.w	r9, r9, #31
 800ccc4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ccc8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cccc:	d02b      	beq.n	800cd26 <__lshift+0xbe>
 800ccce:	468a      	mov	sl, r1
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	f1c9 0e20 	rsb	lr, r9, #32
 800ccd6:	6818      	ldr	r0, [r3, #0]
 800ccd8:	fa00 f009 	lsl.w	r0, r0, r9
 800ccdc:	4310      	orrs	r0, r2
 800ccde:	f84a 0b04 	str.w	r0, [sl], #4
 800cce2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cce6:	459c      	cmp	ip, r3
 800cce8:	fa22 f20e 	lsr.w	r2, r2, lr
 800ccec:	d8f3      	bhi.n	800ccd6 <__lshift+0x6e>
 800ccee:	ebac 0304 	sub.w	r3, ip, r4
 800ccf2:	3b15      	subs	r3, #21
 800ccf4:	f023 0303 	bic.w	r3, r3, #3
 800ccf8:	3304      	adds	r3, #4
 800ccfa:	f104 0015 	add.w	r0, r4, #21
 800ccfe:	4584      	cmp	ip, r0
 800cd00:	bf38      	it	cc
 800cd02:	2304      	movcc	r3, #4
 800cd04:	50ca      	str	r2, [r1, r3]
 800cd06:	b10a      	cbz	r2, 800cd0c <__lshift+0xa4>
 800cd08:	f108 0602 	add.w	r6, r8, #2
 800cd0c:	3e01      	subs	r6, #1
 800cd0e:	4638      	mov	r0, r7
 800cd10:	4621      	mov	r1, r4
 800cd12:	612e      	str	r6, [r5, #16]
 800cd14:	f7ff fe0f 	bl	800c936 <_Bfree>
 800cd18:	4628      	mov	r0, r5
 800cd1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd1e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cd22:	3301      	adds	r3, #1
 800cd24:	e7c5      	b.n	800ccb2 <__lshift+0x4a>
 800cd26:	3904      	subs	r1, #4
 800cd28:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd2c:	459c      	cmp	ip, r3
 800cd2e:	f841 2f04 	str.w	r2, [r1, #4]!
 800cd32:	d8f9      	bhi.n	800cd28 <__lshift+0xc0>
 800cd34:	e7ea      	b.n	800cd0c <__lshift+0xa4>
 800cd36:	bf00      	nop
 800cd38:	0800de3b 	.word	0x0800de3b
 800cd3c:	0800dea4 	.word	0x0800dea4

0800cd40 <__mcmp>:
 800cd40:	4603      	mov	r3, r0
 800cd42:	690a      	ldr	r2, [r1, #16]
 800cd44:	6900      	ldr	r0, [r0, #16]
 800cd46:	b530      	push	{r4, r5, lr}
 800cd48:	1a80      	subs	r0, r0, r2
 800cd4a:	d10e      	bne.n	800cd6a <__mcmp+0x2a>
 800cd4c:	3314      	adds	r3, #20
 800cd4e:	3114      	adds	r1, #20
 800cd50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cd54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cd58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cd5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cd60:	4295      	cmp	r5, r2
 800cd62:	d003      	beq.n	800cd6c <__mcmp+0x2c>
 800cd64:	d205      	bcs.n	800cd72 <__mcmp+0x32>
 800cd66:	f04f 30ff 	mov.w	r0, #4294967295
 800cd6a:	bd30      	pop	{r4, r5, pc}
 800cd6c:	42a3      	cmp	r3, r4
 800cd6e:	d3f3      	bcc.n	800cd58 <__mcmp+0x18>
 800cd70:	e7fb      	b.n	800cd6a <__mcmp+0x2a>
 800cd72:	2001      	movs	r0, #1
 800cd74:	e7f9      	b.n	800cd6a <__mcmp+0x2a>
	...

0800cd78 <__mdiff>:
 800cd78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd7c:	4689      	mov	r9, r1
 800cd7e:	4606      	mov	r6, r0
 800cd80:	4611      	mov	r1, r2
 800cd82:	4648      	mov	r0, r9
 800cd84:	4614      	mov	r4, r2
 800cd86:	f7ff ffdb 	bl	800cd40 <__mcmp>
 800cd8a:	1e05      	subs	r5, r0, #0
 800cd8c:	d112      	bne.n	800cdb4 <__mdiff+0x3c>
 800cd8e:	4629      	mov	r1, r5
 800cd90:	4630      	mov	r0, r6
 800cd92:	f7ff fdab 	bl	800c8ec <_Balloc>
 800cd96:	4602      	mov	r2, r0
 800cd98:	b928      	cbnz	r0, 800cda6 <__mdiff+0x2e>
 800cd9a:	f240 2137 	movw	r1, #567	@ 0x237
 800cd9e:	4b3e      	ldr	r3, [pc, #248]	@ (800ce98 <__mdiff+0x120>)
 800cda0:	483e      	ldr	r0, [pc, #248]	@ (800ce9c <__mdiff+0x124>)
 800cda2:	f000 fb23 	bl	800d3ec <__assert_func>
 800cda6:	2301      	movs	r3, #1
 800cda8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cdac:	4610      	mov	r0, r2
 800cdae:	b003      	add	sp, #12
 800cdb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdb4:	bfbc      	itt	lt
 800cdb6:	464b      	movlt	r3, r9
 800cdb8:	46a1      	movlt	r9, r4
 800cdba:	4630      	mov	r0, r6
 800cdbc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cdc0:	bfba      	itte	lt
 800cdc2:	461c      	movlt	r4, r3
 800cdc4:	2501      	movlt	r5, #1
 800cdc6:	2500      	movge	r5, #0
 800cdc8:	f7ff fd90 	bl	800c8ec <_Balloc>
 800cdcc:	4602      	mov	r2, r0
 800cdce:	b918      	cbnz	r0, 800cdd8 <__mdiff+0x60>
 800cdd0:	f240 2145 	movw	r1, #581	@ 0x245
 800cdd4:	4b30      	ldr	r3, [pc, #192]	@ (800ce98 <__mdiff+0x120>)
 800cdd6:	e7e3      	b.n	800cda0 <__mdiff+0x28>
 800cdd8:	f100 0b14 	add.w	fp, r0, #20
 800cddc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cde0:	f109 0310 	add.w	r3, r9, #16
 800cde4:	60c5      	str	r5, [r0, #12]
 800cde6:	f04f 0c00 	mov.w	ip, #0
 800cdea:	f109 0514 	add.w	r5, r9, #20
 800cdee:	46d9      	mov	r9, fp
 800cdf0:	6926      	ldr	r6, [r4, #16]
 800cdf2:	f104 0e14 	add.w	lr, r4, #20
 800cdf6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cdfa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cdfe:	9301      	str	r3, [sp, #4]
 800ce00:	9b01      	ldr	r3, [sp, #4]
 800ce02:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ce06:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ce0a:	b281      	uxth	r1, r0
 800ce0c:	9301      	str	r3, [sp, #4]
 800ce0e:	fa1f f38a 	uxth.w	r3, sl
 800ce12:	1a5b      	subs	r3, r3, r1
 800ce14:	0c00      	lsrs	r0, r0, #16
 800ce16:	4463      	add	r3, ip
 800ce18:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ce1c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ce26:	4576      	cmp	r6, lr
 800ce28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ce2c:	f849 3b04 	str.w	r3, [r9], #4
 800ce30:	d8e6      	bhi.n	800ce00 <__mdiff+0x88>
 800ce32:	1b33      	subs	r3, r6, r4
 800ce34:	3b15      	subs	r3, #21
 800ce36:	f023 0303 	bic.w	r3, r3, #3
 800ce3a:	3415      	adds	r4, #21
 800ce3c:	3304      	adds	r3, #4
 800ce3e:	42a6      	cmp	r6, r4
 800ce40:	bf38      	it	cc
 800ce42:	2304      	movcc	r3, #4
 800ce44:	441d      	add	r5, r3
 800ce46:	445b      	add	r3, fp
 800ce48:	461e      	mov	r6, r3
 800ce4a:	462c      	mov	r4, r5
 800ce4c:	4544      	cmp	r4, r8
 800ce4e:	d30e      	bcc.n	800ce6e <__mdiff+0xf6>
 800ce50:	f108 0103 	add.w	r1, r8, #3
 800ce54:	1b49      	subs	r1, r1, r5
 800ce56:	f021 0103 	bic.w	r1, r1, #3
 800ce5a:	3d03      	subs	r5, #3
 800ce5c:	45a8      	cmp	r8, r5
 800ce5e:	bf38      	it	cc
 800ce60:	2100      	movcc	r1, #0
 800ce62:	440b      	add	r3, r1
 800ce64:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ce68:	b199      	cbz	r1, 800ce92 <__mdiff+0x11a>
 800ce6a:	6117      	str	r7, [r2, #16]
 800ce6c:	e79e      	b.n	800cdac <__mdiff+0x34>
 800ce6e:	46e6      	mov	lr, ip
 800ce70:	f854 1b04 	ldr.w	r1, [r4], #4
 800ce74:	fa1f fc81 	uxth.w	ip, r1
 800ce78:	44f4      	add	ip, lr
 800ce7a:	0c08      	lsrs	r0, r1, #16
 800ce7c:	4471      	add	r1, lr
 800ce7e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ce82:	b289      	uxth	r1, r1
 800ce84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ce88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ce8c:	f846 1b04 	str.w	r1, [r6], #4
 800ce90:	e7dc      	b.n	800ce4c <__mdiff+0xd4>
 800ce92:	3f01      	subs	r7, #1
 800ce94:	e7e6      	b.n	800ce64 <__mdiff+0xec>
 800ce96:	bf00      	nop
 800ce98:	0800de3b 	.word	0x0800de3b
 800ce9c:	0800dea4 	.word	0x0800dea4

0800cea0 <__d2b>:
 800cea0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800cea4:	2101      	movs	r1, #1
 800cea6:	4690      	mov	r8, r2
 800cea8:	4699      	mov	r9, r3
 800ceaa:	9e08      	ldr	r6, [sp, #32]
 800ceac:	f7ff fd1e 	bl	800c8ec <_Balloc>
 800ceb0:	4604      	mov	r4, r0
 800ceb2:	b930      	cbnz	r0, 800cec2 <__d2b+0x22>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	f240 310f 	movw	r1, #783	@ 0x30f
 800ceba:	4b23      	ldr	r3, [pc, #140]	@ (800cf48 <__d2b+0xa8>)
 800cebc:	4823      	ldr	r0, [pc, #140]	@ (800cf4c <__d2b+0xac>)
 800cebe:	f000 fa95 	bl	800d3ec <__assert_func>
 800cec2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cec6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ceca:	b10d      	cbz	r5, 800ced0 <__d2b+0x30>
 800cecc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ced0:	9301      	str	r3, [sp, #4]
 800ced2:	f1b8 0300 	subs.w	r3, r8, #0
 800ced6:	d024      	beq.n	800cf22 <__d2b+0x82>
 800ced8:	4668      	mov	r0, sp
 800ceda:	9300      	str	r3, [sp, #0]
 800cedc:	f7ff fd99 	bl	800ca12 <__lo0bits>
 800cee0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cee4:	b1d8      	cbz	r0, 800cf1e <__d2b+0x7e>
 800cee6:	f1c0 0320 	rsb	r3, r0, #32
 800ceea:	fa02 f303 	lsl.w	r3, r2, r3
 800ceee:	430b      	orrs	r3, r1
 800cef0:	40c2      	lsrs	r2, r0
 800cef2:	6163      	str	r3, [r4, #20]
 800cef4:	9201      	str	r2, [sp, #4]
 800cef6:	9b01      	ldr	r3, [sp, #4]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	bf0c      	ite	eq
 800cefc:	2201      	moveq	r2, #1
 800cefe:	2202      	movne	r2, #2
 800cf00:	61a3      	str	r3, [r4, #24]
 800cf02:	6122      	str	r2, [r4, #16]
 800cf04:	b1ad      	cbz	r5, 800cf32 <__d2b+0x92>
 800cf06:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cf0a:	4405      	add	r5, r0
 800cf0c:	6035      	str	r5, [r6, #0]
 800cf0e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cf12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf14:	6018      	str	r0, [r3, #0]
 800cf16:	4620      	mov	r0, r4
 800cf18:	b002      	add	sp, #8
 800cf1a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800cf1e:	6161      	str	r1, [r4, #20]
 800cf20:	e7e9      	b.n	800cef6 <__d2b+0x56>
 800cf22:	a801      	add	r0, sp, #4
 800cf24:	f7ff fd75 	bl	800ca12 <__lo0bits>
 800cf28:	9b01      	ldr	r3, [sp, #4]
 800cf2a:	2201      	movs	r2, #1
 800cf2c:	6163      	str	r3, [r4, #20]
 800cf2e:	3020      	adds	r0, #32
 800cf30:	e7e7      	b.n	800cf02 <__d2b+0x62>
 800cf32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cf36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf3a:	6030      	str	r0, [r6, #0]
 800cf3c:	6918      	ldr	r0, [r3, #16]
 800cf3e:	f7ff fd49 	bl	800c9d4 <__hi0bits>
 800cf42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cf46:	e7e4      	b.n	800cf12 <__d2b+0x72>
 800cf48:	0800de3b 	.word	0x0800de3b
 800cf4c:	0800dea4 	.word	0x0800dea4

0800cf50 <_realloc_r>:
 800cf50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf54:	4682      	mov	sl, r0
 800cf56:	4693      	mov	fp, r2
 800cf58:	460c      	mov	r4, r1
 800cf5a:	b929      	cbnz	r1, 800cf68 <_realloc_r+0x18>
 800cf5c:	4611      	mov	r1, r2
 800cf5e:	b003      	add	sp, #12
 800cf60:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf64:	f7fa ba72 	b.w	800744c <_malloc_r>
 800cf68:	f7fa fcaa 	bl	80078c0 <__malloc_lock>
 800cf6c:	f10b 080b 	add.w	r8, fp, #11
 800cf70:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800cf74:	f1b8 0f16 	cmp.w	r8, #22
 800cf78:	f1a4 0908 	sub.w	r9, r4, #8
 800cf7c:	f025 0603 	bic.w	r6, r5, #3
 800cf80:	d908      	bls.n	800cf94 <_realloc_r+0x44>
 800cf82:	f038 0807 	bics.w	r8, r8, #7
 800cf86:	d507      	bpl.n	800cf98 <_realloc_r+0x48>
 800cf88:	230c      	movs	r3, #12
 800cf8a:	f8ca 3000 	str.w	r3, [sl]
 800cf8e:	f04f 0b00 	mov.w	fp, #0
 800cf92:	e032      	b.n	800cffa <_realloc_r+0xaa>
 800cf94:	f04f 0810 	mov.w	r8, #16
 800cf98:	45c3      	cmp	fp, r8
 800cf9a:	d8f5      	bhi.n	800cf88 <_realloc_r+0x38>
 800cf9c:	4546      	cmp	r6, r8
 800cf9e:	f280 8179 	bge.w	800d294 <_realloc_r+0x344>
 800cfa2:	4ba0      	ldr	r3, [pc, #640]	@ (800d224 <_realloc_r+0x2d4>)
 800cfa4:	eb09 0106 	add.w	r1, r9, r6
 800cfa8:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800cfac:	6848      	ldr	r0, [r1, #4]
 800cfae:	458c      	cmp	ip, r1
 800cfb0:	d005      	beq.n	800cfbe <_realloc_r+0x6e>
 800cfb2:	f020 0201 	bic.w	r2, r0, #1
 800cfb6:	440a      	add	r2, r1
 800cfb8:	6852      	ldr	r2, [r2, #4]
 800cfba:	07d7      	lsls	r7, r2, #31
 800cfbc:	d449      	bmi.n	800d052 <_realloc_r+0x102>
 800cfbe:	f020 0003 	bic.w	r0, r0, #3
 800cfc2:	458c      	cmp	ip, r1
 800cfc4:	eb06 0700 	add.w	r7, r6, r0
 800cfc8:	d11b      	bne.n	800d002 <_realloc_r+0xb2>
 800cfca:	f108 0210 	add.w	r2, r8, #16
 800cfce:	42ba      	cmp	r2, r7
 800cfd0:	dc41      	bgt.n	800d056 <_realloc_r+0x106>
 800cfd2:	eba7 0708 	sub.w	r7, r7, r8
 800cfd6:	eb09 0208 	add.w	r2, r9, r8
 800cfda:	f047 0701 	orr.w	r7, r7, #1
 800cfde:	609a      	str	r2, [r3, #8]
 800cfe0:	6057      	str	r7, [r2, #4]
 800cfe2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cfe6:	4650      	mov	r0, sl
 800cfe8:	f003 0301 	and.w	r3, r3, #1
 800cfec:	ea43 0308 	orr.w	r3, r3, r8
 800cff0:	f844 3c04 	str.w	r3, [r4, #-4]
 800cff4:	f7fa fc6a 	bl	80078cc <__malloc_unlock>
 800cff8:	46a3      	mov	fp, r4
 800cffa:	4658      	mov	r0, fp
 800cffc:	b003      	add	sp, #12
 800cffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d002:	45b8      	cmp	r8, r7
 800d004:	dc27      	bgt.n	800d056 <_realloc_r+0x106>
 800d006:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800d00a:	60d3      	str	r3, [r2, #12]
 800d00c:	609a      	str	r2, [r3, #8]
 800d00e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d012:	eba7 0008 	sub.w	r0, r7, r8
 800d016:	280f      	cmp	r0, #15
 800d018:	f003 0301 	and.w	r3, r3, #1
 800d01c:	eb09 0207 	add.w	r2, r9, r7
 800d020:	f240 813a 	bls.w	800d298 <_realloc_r+0x348>
 800d024:	eb09 0108 	add.w	r1, r9, r8
 800d028:	ea48 0303 	orr.w	r3, r8, r3
 800d02c:	f040 0001 	orr.w	r0, r0, #1
 800d030:	f8c9 3004 	str.w	r3, [r9, #4]
 800d034:	6048      	str	r0, [r1, #4]
 800d036:	6853      	ldr	r3, [r2, #4]
 800d038:	4650      	mov	r0, sl
 800d03a:	f043 0301 	orr.w	r3, r3, #1
 800d03e:	6053      	str	r3, [r2, #4]
 800d040:	3108      	adds	r1, #8
 800d042:	f7fa ff91 	bl	8007f68 <_free_r>
 800d046:	4650      	mov	r0, sl
 800d048:	f7fa fc40 	bl	80078cc <__malloc_unlock>
 800d04c:	f109 0b08 	add.w	fp, r9, #8
 800d050:	e7d3      	b.n	800cffa <_realloc_r+0xaa>
 800d052:	2000      	movs	r0, #0
 800d054:	4601      	mov	r1, r0
 800d056:	07ea      	lsls	r2, r5, #31
 800d058:	f100 80ca 	bmi.w	800d1f0 <_realloc_r+0x2a0>
 800d05c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800d060:	eba9 0505 	sub.w	r5, r9, r5
 800d064:	686a      	ldr	r2, [r5, #4]
 800d066:	f022 0203 	bic.w	r2, r2, #3
 800d06a:	4432      	add	r2, r6
 800d06c:	9201      	str	r2, [sp, #4]
 800d06e:	2900      	cmp	r1, #0
 800d070:	f000 8088 	beq.w	800d184 <_realloc_r+0x234>
 800d074:	458c      	cmp	ip, r1
 800d076:	eb00 0702 	add.w	r7, r0, r2
 800d07a:	d14a      	bne.n	800d112 <_realloc_r+0x1c2>
 800d07c:	f108 0210 	add.w	r2, r8, #16
 800d080:	42ba      	cmp	r2, r7
 800d082:	dc7f      	bgt.n	800d184 <_realloc_r+0x234>
 800d084:	46ab      	mov	fp, r5
 800d086:	68ea      	ldr	r2, [r5, #12]
 800d088:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800d08c:	60ca      	str	r2, [r1, #12]
 800d08e:	6091      	str	r1, [r2, #8]
 800d090:	1f32      	subs	r2, r6, #4
 800d092:	2a24      	cmp	r2, #36	@ 0x24
 800d094:	d837      	bhi.n	800d106 <_realloc_r+0x1b6>
 800d096:	2a13      	cmp	r2, #19
 800d098:	d933      	bls.n	800d102 <_realloc_r+0x1b2>
 800d09a:	6821      	ldr	r1, [r4, #0]
 800d09c:	2a1b      	cmp	r2, #27
 800d09e:	60a9      	str	r1, [r5, #8]
 800d0a0:	6861      	ldr	r1, [r4, #4]
 800d0a2:	60e9      	str	r1, [r5, #12]
 800d0a4:	d81a      	bhi.n	800d0dc <_realloc_r+0x18c>
 800d0a6:	3408      	adds	r4, #8
 800d0a8:	f105 0210 	add.w	r2, r5, #16
 800d0ac:	6821      	ldr	r1, [r4, #0]
 800d0ae:	6011      	str	r1, [r2, #0]
 800d0b0:	6861      	ldr	r1, [r4, #4]
 800d0b2:	6051      	str	r1, [r2, #4]
 800d0b4:	68a1      	ldr	r1, [r4, #8]
 800d0b6:	6091      	str	r1, [r2, #8]
 800d0b8:	eba7 0708 	sub.w	r7, r7, r8
 800d0bc:	eb05 0208 	add.w	r2, r5, r8
 800d0c0:	f047 0701 	orr.w	r7, r7, #1
 800d0c4:	609a      	str	r2, [r3, #8]
 800d0c6:	6057      	str	r7, [r2, #4]
 800d0c8:	686b      	ldr	r3, [r5, #4]
 800d0ca:	f003 0301 	and.w	r3, r3, #1
 800d0ce:	ea43 0308 	orr.w	r3, r3, r8
 800d0d2:	606b      	str	r3, [r5, #4]
 800d0d4:	4650      	mov	r0, sl
 800d0d6:	f7fa fbf9 	bl	80078cc <__malloc_unlock>
 800d0da:	e78e      	b.n	800cffa <_realloc_r+0xaa>
 800d0dc:	68a1      	ldr	r1, [r4, #8]
 800d0de:	2a24      	cmp	r2, #36	@ 0x24
 800d0e0:	6129      	str	r1, [r5, #16]
 800d0e2:	68e1      	ldr	r1, [r4, #12]
 800d0e4:	bf18      	it	ne
 800d0e6:	f105 0218 	addne.w	r2, r5, #24
 800d0ea:	6169      	str	r1, [r5, #20]
 800d0ec:	bf09      	itett	eq
 800d0ee:	6922      	ldreq	r2, [r4, #16]
 800d0f0:	3410      	addne	r4, #16
 800d0f2:	61aa      	streq	r2, [r5, #24]
 800d0f4:	6961      	ldreq	r1, [r4, #20]
 800d0f6:	bf02      	ittt	eq
 800d0f8:	f105 0220 	addeq.w	r2, r5, #32
 800d0fc:	61e9      	streq	r1, [r5, #28]
 800d0fe:	3418      	addeq	r4, #24
 800d100:	e7d4      	b.n	800d0ac <_realloc_r+0x15c>
 800d102:	465a      	mov	r2, fp
 800d104:	e7d2      	b.n	800d0ac <_realloc_r+0x15c>
 800d106:	4621      	mov	r1, r4
 800d108:	4658      	mov	r0, fp
 800d10a:	f7fe fcab 	bl	800ba64 <memmove>
 800d10e:	4b45      	ldr	r3, [pc, #276]	@ (800d224 <_realloc_r+0x2d4>)
 800d110:	e7d2      	b.n	800d0b8 <_realloc_r+0x168>
 800d112:	45b8      	cmp	r8, r7
 800d114:	dc36      	bgt.n	800d184 <_realloc_r+0x234>
 800d116:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800d11a:	4628      	mov	r0, r5
 800d11c:	60d3      	str	r3, [r2, #12]
 800d11e:	609a      	str	r2, [r3, #8]
 800d120:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d124:	68eb      	ldr	r3, [r5, #12]
 800d126:	60d3      	str	r3, [r2, #12]
 800d128:	609a      	str	r2, [r3, #8]
 800d12a:	1f32      	subs	r2, r6, #4
 800d12c:	2a24      	cmp	r2, #36	@ 0x24
 800d12e:	d825      	bhi.n	800d17c <_realloc_r+0x22c>
 800d130:	2a13      	cmp	r2, #19
 800d132:	d908      	bls.n	800d146 <_realloc_r+0x1f6>
 800d134:	6823      	ldr	r3, [r4, #0]
 800d136:	2a1b      	cmp	r2, #27
 800d138:	60ab      	str	r3, [r5, #8]
 800d13a:	6863      	ldr	r3, [r4, #4]
 800d13c:	60eb      	str	r3, [r5, #12]
 800d13e:	d80a      	bhi.n	800d156 <_realloc_r+0x206>
 800d140:	3408      	adds	r4, #8
 800d142:	f105 0010 	add.w	r0, r5, #16
 800d146:	6823      	ldr	r3, [r4, #0]
 800d148:	6003      	str	r3, [r0, #0]
 800d14a:	6863      	ldr	r3, [r4, #4]
 800d14c:	6043      	str	r3, [r0, #4]
 800d14e:	68a3      	ldr	r3, [r4, #8]
 800d150:	6083      	str	r3, [r0, #8]
 800d152:	46a9      	mov	r9, r5
 800d154:	e75b      	b.n	800d00e <_realloc_r+0xbe>
 800d156:	68a3      	ldr	r3, [r4, #8]
 800d158:	2a24      	cmp	r2, #36	@ 0x24
 800d15a:	612b      	str	r3, [r5, #16]
 800d15c:	68e3      	ldr	r3, [r4, #12]
 800d15e:	bf18      	it	ne
 800d160:	f105 0018 	addne.w	r0, r5, #24
 800d164:	616b      	str	r3, [r5, #20]
 800d166:	bf09      	itett	eq
 800d168:	6923      	ldreq	r3, [r4, #16]
 800d16a:	3410      	addne	r4, #16
 800d16c:	61ab      	streq	r3, [r5, #24]
 800d16e:	6963      	ldreq	r3, [r4, #20]
 800d170:	bf02      	ittt	eq
 800d172:	f105 0020 	addeq.w	r0, r5, #32
 800d176:	61eb      	streq	r3, [r5, #28]
 800d178:	3418      	addeq	r4, #24
 800d17a:	e7e4      	b.n	800d146 <_realloc_r+0x1f6>
 800d17c:	4621      	mov	r1, r4
 800d17e:	f7fe fc71 	bl	800ba64 <memmove>
 800d182:	e7e6      	b.n	800d152 <_realloc_r+0x202>
 800d184:	9b01      	ldr	r3, [sp, #4]
 800d186:	4598      	cmp	r8, r3
 800d188:	dc32      	bgt.n	800d1f0 <_realloc_r+0x2a0>
 800d18a:	4628      	mov	r0, r5
 800d18c:	68eb      	ldr	r3, [r5, #12]
 800d18e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d192:	60d3      	str	r3, [r2, #12]
 800d194:	609a      	str	r2, [r3, #8]
 800d196:	1f32      	subs	r2, r6, #4
 800d198:	2a24      	cmp	r2, #36	@ 0x24
 800d19a:	d825      	bhi.n	800d1e8 <_realloc_r+0x298>
 800d19c:	2a13      	cmp	r2, #19
 800d19e:	d908      	bls.n	800d1b2 <_realloc_r+0x262>
 800d1a0:	6823      	ldr	r3, [r4, #0]
 800d1a2:	2a1b      	cmp	r2, #27
 800d1a4:	60ab      	str	r3, [r5, #8]
 800d1a6:	6863      	ldr	r3, [r4, #4]
 800d1a8:	60eb      	str	r3, [r5, #12]
 800d1aa:	d80a      	bhi.n	800d1c2 <_realloc_r+0x272>
 800d1ac:	3408      	adds	r4, #8
 800d1ae:	f105 0010 	add.w	r0, r5, #16
 800d1b2:	6823      	ldr	r3, [r4, #0]
 800d1b4:	6003      	str	r3, [r0, #0]
 800d1b6:	6863      	ldr	r3, [r4, #4]
 800d1b8:	6043      	str	r3, [r0, #4]
 800d1ba:	68a3      	ldr	r3, [r4, #8]
 800d1bc:	6083      	str	r3, [r0, #8]
 800d1be:	9f01      	ldr	r7, [sp, #4]
 800d1c0:	e7c7      	b.n	800d152 <_realloc_r+0x202>
 800d1c2:	68a3      	ldr	r3, [r4, #8]
 800d1c4:	2a24      	cmp	r2, #36	@ 0x24
 800d1c6:	612b      	str	r3, [r5, #16]
 800d1c8:	68e3      	ldr	r3, [r4, #12]
 800d1ca:	bf18      	it	ne
 800d1cc:	f105 0018 	addne.w	r0, r5, #24
 800d1d0:	616b      	str	r3, [r5, #20]
 800d1d2:	bf09      	itett	eq
 800d1d4:	6923      	ldreq	r3, [r4, #16]
 800d1d6:	3410      	addne	r4, #16
 800d1d8:	61ab      	streq	r3, [r5, #24]
 800d1da:	6963      	ldreq	r3, [r4, #20]
 800d1dc:	bf02      	ittt	eq
 800d1de:	f105 0020 	addeq.w	r0, r5, #32
 800d1e2:	61eb      	streq	r3, [r5, #28]
 800d1e4:	3418      	addeq	r4, #24
 800d1e6:	e7e4      	b.n	800d1b2 <_realloc_r+0x262>
 800d1e8:	4621      	mov	r1, r4
 800d1ea:	f7fe fc3b 	bl	800ba64 <memmove>
 800d1ee:	e7e6      	b.n	800d1be <_realloc_r+0x26e>
 800d1f0:	4659      	mov	r1, fp
 800d1f2:	4650      	mov	r0, sl
 800d1f4:	f7fa f92a 	bl	800744c <_malloc_r>
 800d1f8:	4683      	mov	fp, r0
 800d1fa:	b918      	cbnz	r0, 800d204 <_realloc_r+0x2b4>
 800d1fc:	4650      	mov	r0, sl
 800d1fe:	f7fa fb65 	bl	80078cc <__malloc_unlock>
 800d202:	e6c4      	b.n	800cf8e <_realloc_r+0x3e>
 800d204:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d208:	f1a0 0208 	sub.w	r2, r0, #8
 800d20c:	f023 0301 	bic.w	r3, r3, #1
 800d210:	444b      	add	r3, r9
 800d212:	4293      	cmp	r3, r2
 800d214:	d108      	bne.n	800d228 <_realloc_r+0x2d8>
 800d216:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800d21a:	f027 0703 	bic.w	r7, r7, #3
 800d21e:	4437      	add	r7, r6
 800d220:	e6f5      	b.n	800d00e <_realloc_r+0xbe>
 800d222:	bf00      	nop
 800d224:	20000034 	.word	0x20000034
 800d228:	1f32      	subs	r2, r6, #4
 800d22a:	2a24      	cmp	r2, #36	@ 0x24
 800d22c:	d82e      	bhi.n	800d28c <_realloc_r+0x33c>
 800d22e:	2a13      	cmp	r2, #19
 800d230:	d929      	bls.n	800d286 <_realloc_r+0x336>
 800d232:	6823      	ldr	r3, [r4, #0]
 800d234:	2a1b      	cmp	r2, #27
 800d236:	6003      	str	r3, [r0, #0]
 800d238:	6863      	ldr	r3, [r4, #4]
 800d23a:	6043      	str	r3, [r0, #4]
 800d23c:	d80e      	bhi.n	800d25c <_realloc_r+0x30c>
 800d23e:	f104 0208 	add.w	r2, r4, #8
 800d242:	f100 0308 	add.w	r3, r0, #8
 800d246:	6811      	ldr	r1, [r2, #0]
 800d248:	6019      	str	r1, [r3, #0]
 800d24a:	6851      	ldr	r1, [r2, #4]
 800d24c:	6059      	str	r1, [r3, #4]
 800d24e:	6892      	ldr	r2, [r2, #8]
 800d250:	609a      	str	r2, [r3, #8]
 800d252:	4621      	mov	r1, r4
 800d254:	4650      	mov	r0, sl
 800d256:	f7fa fe87 	bl	8007f68 <_free_r>
 800d25a:	e73b      	b.n	800d0d4 <_realloc_r+0x184>
 800d25c:	68a3      	ldr	r3, [r4, #8]
 800d25e:	2a24      	cmp	r2, #36	@ 0x24
 800d260:	6083      	str	r3, [r0, #8]
 800d262:	68e3      	ldr	r3, [r4, #12]
 800d264:	bf18      	it	ne
 800d266:	f104 0210 	addne.w	r2, r4, #16
 800d26a:	60c3      	str	r3, [r0, #12]
 800d26c:	bf09      	itett	eq
 800d26e:	6923      	ldreq	r3, [r4, #16]
 800d270:	f100 0310 	addne.w	r3, r0, #16
 800d274:	6103      	streq	r3, [r0, #16]
 800d276:	6961      	ldreq	r1, [r4, #20]
 800d278:	bf02      	ittt	eq
 800d27a:	f104 0218 	addeq.w	r2, r4, #24
 800d27e:	f100 0318 	addeq.w	r3, r0, #24
 800d282:	6141      	streq	r1, [r0, #20]
 800d284:	e7df      	b.n	800d246 <_realloc_r+0x2f6>
 800d286:	4603      	mov	r3, r0
 800d288:	4622      	mov	r2, r4
 800d28a:	e7dc      	b.n	800d246 <_realloc_r+0x2f6>
 800d28c:	4621      	mov	r1, r4
 800d28e:	f7fe fbe9 	bl	800ba64 <memmove>
 800d292:	e7de      	b.n	800d252 <_realloc_r+0x302>
 800d294:	4637      	mov	r7, r6
 800d296:	e6ba      	b.n	800d00e <_realloc_r+0xbe>
 800d298:	431f      	orrs	r7, r3
 800d29a:	f8c9 7004 	str.w	r7, [r9, #4]
 800d29e:	6853      	ldr	r3, [r2, #4]
 800d2a0:	f043 0301 	orr.w	r3, r3, #1
 800d2a4:	6053      	str	r3, [r2, #4]
 800d2a6:	e6ce      	b.n	800d046 <_realloc_r+0xf6>

0800d2a8 <__ascii_wctomb>:
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	4608      	mov	r0, r1
 800d2ac:	b141      	cbz	r1, 800d2c0 <__ascii_wctomb+0x18>
 800d2ae:	2aff      	cmp	r2, #255	@ 0xff
 800d2b0:	d904      	bls.n	800d2bc <__ascii_wctomb+0x14>
 800d2b2:	228a      	movs	r2, #138	@ 0x8a
 800d2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d2b8:	601a      	str	r2, [r3, #0]
 800d2ba:	4770      	bx	lr
 800d2bc:	2001      	movs	r0, #1
 800d2be:	700a      	strb	r2, [r1, #0]
 800d2c0:	4770      	bx	lr
	...

0800d2c4 <_wcrtomb_r>:
 800d2c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2c6:	4c09      	ldr	r4, [pc, #36]	@ (800d2ec <_wcrtomb_r+0x28>)
 800d2c8:	4605      	mov	r5, r0
 800d2ca:	461e      	mov	r6, r3
 800d2cc:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800d2d0:	b085      	sub	sp, #20
 800d2d2:	b909      	cbnz	r1, 800d2d8 <_wcrtomb_r+0x14>
 800d2d4:	460a      	mov	r2, r1
 800d2d6:	a901      	add	r1, sp, #4
 800d2d8:	47b8      	blx	r7
 800d2da:	1c43      	adds	r3, r0, #1
 800d2dc:	bf01      	itttt	eq
 800d2de:	2300      	moveq	r3, #0
 800d2e0:	6033      	streq	r3, [r6, #0]
 800d2e2:	238a      	moveq	r3, #138	@ 0x8a
 800d2e4:	602b      	streq	r3, [r5, #0]
 800d2e6:	b005      	add	sp, #20
 800d2e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2ea:	bf00      	nop
 800d2ec:	20000574 	.word	0x20000574

0800d2f0 <__ssprint_r>:
 800d2f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2f4:	6893      	ldr	r3, [r2, #8]
 800d2f6:	460c      	mov	r4, r1
 800d2f8:	4617      	mov	r7, r2
 800d2fa:	f8d2 b000 	ldr.w	fp, [r2]
 800d2fe:	9001      	str	r0, [sp, #4]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d157      	bne.n	800d3b4 <__ssprint_r+0xc4>
 800d304:	2000      	movs	r0, #0
 800d306:	2300      	movs	r3, #0
 800d308:	607b      	str	r3, [r7, #4]
 800d30a:	b003      	add	sp, #12
 800d30c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d310:	e9db a800 	ldrd	sl, r8, [fp]
 800d314:	f10b 0b08 	add.w	fp, fp, #8
 800d318:	68a6      	ldr	r6, [r4, #8]
 800d31a:	6820      	ldr	r0, [r4, #0]
 800d31c:	f1b8 0f00 	cmp.w	r8, #0
 800d320:	d0f6      	beq.n	800d310 <__ssprint_r+0x20>
 800d322:	45b0      	cmp	r8, r6
 800d324:	d32e      	bcc.n	800d384 <__ssprint_r+0x94>
 800d326:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d32a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d32e:	d029      	beq.n	800d384 <__ssprint_r+0x94>
 800d330:	6921      	ldr	r1, [r4, #16]
 800d332:	6965      	ldr	r5, [r4, #20]
 800d334:	eba0 0901 	sub.w	r9, r0, r1
 800d338:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d33c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d340:	f109 0001 	add.w	r0, r9, #1
 800d344:	106d      	asrs	r5, r5, #1
 800d346:	4440      	add	r0, r8
 800d348:	4285      	cmp	r5, r0
 800d34a:	bf38      	it	cc
 800d34c:	4605      	movcc	r5, r0
 800d34e:	0553      	lsls	r3, r2, #21
 800d350:	d534      	bpl.n	800d3bc <__ssprint_r+0xcc>
 800d352:	4629      	mov	r1, r5
 800d354:	9801      	ldr	r0, [sp, #4]
 800d356:	f7fa f879 	bl	800744c <_malloc_r>
 800d35a:	4606      	mov	r6, r0
 800d35c:	2800      	cmp	r0, #0
 800d35e:	d038      	beq.n	800d3d2 <__ssprint_r+0xe2>
 800d360:	464a      	mov	r2, r9
 800d362:	6921      	ldr	r1, [r4, #16]
 800d364:	f7fe fbfa 	bl	800bb5c <memcpy>
 800d368:	89a2      	ldrh	r2, [r4, #12]
 800d36a:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800d36e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d372:	81a2      	strh	r2, [r4, #12]
 800d374:	6126      	str	r6, [r4, #16]
 800d376:	444e      	add	r6, r9
 800d378:	6026      	str	r6, [r4, #0]
 800d37a:	4646      	mov	r6, r8
 800d37c:	6165      	str	r5, [r4, #20]
 800d37e:	eba5 0509 	sub.w	r5, r5, r9
 800d382:	60a5      	str	r5, [r4, #8]
 800d384:	4546      	cmp	r6, r8
 800d386:	bf28      	it	cs
 800d388:	4646      	movcs	r6, r8
 800d38a:	4651      	mov	r1, sl
 800d38c:	4632      	mov	r2, r6
 800d38e:	6820      	ldr	r0, [r4, #0]
 800d390:	f7fe fb68 	bl	800ba64 <memmove>
 800d394:	68a2      	ldr	r2, [r4, #8]
 800d396:	44c2      	add	sl, r8
 800d398:	1b92      	subs	r2, r2, r6
 800d39a:	60a2      	str	r2, [r4, #8]
 800d39c:	6822      	ldr	r2, [r4, #0]
 800d39e:	4432      	add	r2, r6
 800d3a0:	6022      	str	r2, [r4, #0]
 800d3a2:	68ba      	ldr	r2, [r7, #8]
 800d3a4:	eba2 0308 	sub.w	r3, r2, r8
 800d3a8:	60bb      	str	r3, [r7, #8]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d0aa      	beq.n	800d304 <__ssprint_r+0x14>
 800d3ae:	f04f 0800 	mov.w	r8, #0
 800d3b2:	e7b1      	b.n	800d318 <__ssprint_r+0x28>
 800d3b4:	f04f 0a00 	mov.w	sl, #0
 800d3b8:	46d0      	mov	r8, sl
 800d3ba:	e7ad      	b.n	800d318 <__ssprint_r+0x28>
 800d3bc:	462a      	mov	r2, r5
 800d3be:	9801      	ldr	r0, [sp, #4]
 800d3c0:	f7ff fdc6 	bl	800cf50 <_realloc_r>
 800d3c4:	4606      	mov	r6, r0
 800d3c6:	2800      	cmp	r0, #0
 800d3c8:	d1d4      	bne.n	800d374 <__ssprint_r+0x84>
 800d3ca:	6921      	ldr	r1, [r4, #16]
 800d3cc:	9801      	ldr	r0, [sp, #4]
 800d3ce:	f7fa fdcb 	bl	8007f68 <_free_r>
 800d3d2:	230c      	movs	r3, #12
 800d3d4:	9a01      	ldr	r2, [sp, #4]
 800d3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d3da:	6013      	str	r3, [r2, #0]
 800d3dc:	89a3      	ldrh	r3, [r4, #12]
 800d3de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3e2:	81a3      	strh	r3, [r4, #12]
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	60bb      	str	r3, [r7, #8]
 800d3e8:	e78d      	b.n	800d306 <__ssprint_r+0x16>
	...

0800d3ec <__assert_func>:
 800d3ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d3ee:	4614      	mov	r4, r2
 800d3f0:	461a      	mov	r2, r3
 800d3f2:	4b09      	ldr	r3, [pc, #36]	@ (800d418 <__assert_func+0x2c>)
 800d3f4:	4605      	mov	r5, r0
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	68d8      	ldr	r0, [r3, #12]
 800d3fa:	b954      	cbnz	r4, 800d412 <__assert_func+0x26>
 800d3fc:	4b07      	ldr	r3, [pc, #28]	@ (800d41c <__assert_func+0x30>)
 800d3fe:	461c      	mov	r4, r3
 800d400:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d404:	9100      	str	r1, [sp, #0]
 800d406:	462b      	mov	r3, r5
 800d408:	4905      	ldr	r1, [pc, #20]	@ (800d420 <__assert_func+0x34>)
 800d40a:	f000 f843 	bl	800d494 <fiprintf>
 800d40e:	f000 f853 	bl	800d4b8 <abort>
 800d412:	4b04      	ldr	r3, [pc, #16]	@ (800d424 <__assert_func+0x38>)
 800d414:	e7f4      	b.n	800d400 <__assert_func+0x14>
 800d416:	bf00      	nop
 800d418:	20000448 	.word	0x20000448
 800d41c:	0800e13c 	.word	0x0800e13c
 800d420:	0800e10e 	.word	0x0800e10e
 800d424:	0800e101 	.word	0x0800e101

0800d428 <_calloc_r>:
 800d428:	b538      	push	{r3, r4, r5, lr}
 800d42a:	fba1 1502 	umull	r1, r5, r1, r2
 800d42e:	b935      	cbnz	r5, 800d43e <_calloc_r+0x16>
 800d430:	f7fa f80c 	bl	800744c <_malloc_r>
 800d434:	4604      	mov	r4, r0
 800d436:	b938      	cbnz	r0, 800d448 <_calloc_r+0x20>
 800d438:	2400      	movs	r4, #0
 800d43a:	4620      	mov	r0, r4
 800d43c:	bd38      	pop	{r3, r4, r5, pc}
 800d43e:	f7fa fcf3 	bl	8007e28 <__errno>
 800d442:	230c      	movs	r3, #12
 800d444:	6003      	str	r3, [r0, #0]
 800d446:	e7f7      	b.n	800d438 <_calloc_r+0x10>
 800d448:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d44c:	f022 0203 	bic.w	r2, r2, #3
 800d450:	3a04      	subs	r2, #4
 800d452:	2a24      	cmp	r2, #36	@ 0x24
 800d454:	d819      	bhi.n	800d48a <_calloc_r+0x62>
 800d456:	2a13      	cmp	r2, #19
 800d458:	d915      	bls.n	800d486 <_calloc_r+0x5e>
 800d45a:	2a1b      	cmp	r2, #27
 800d45c:	e9c0 5500 	strd	r5, r5, [r0]
 800d460:	d806      	bhi.n	800d470 <_calloc_r+0x48>
 800d462:	f100 0308 	add.w	r3, r0, #8
 800d466:	2200      	movs	r2, #0
 800d468:	e9c3 2200 	strd	r2, r2, [r3]
 800d46c:	609a      	str	r2, [r3, #8]
 800d46e:	e7e4      	b.n	800d43a <_calloc_r+0x12>
 800d470:	2a24      	cmp	r2, #36	@ 0x24
 800d472:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800d476:	bf11      	iteee	ne
 800d478:	f100 0310 	addne.w	r3, r0, #16
 800d47c:	6105      	streq	r5, [r0, #16]
 800d47e:	f100 0318 	addeq.w	r3, r0, #24
 800d482:	6145      	streq	r5, [r0, #20]
 800d484:	e7ef      	b.n	800d466 <_calloc_r+0x3e>
 800d486:	4603      	mov	r3, r0
 800d488:	e7ed      	b.n	800d466 <_calloc_r+0x3e>
 800d48a:	4629      	mov	r1, r5
 800d48c:	f7fa fc7e 	bl	8007d8c <memset>
 800d490:	e7d3      	b.n	800d43a <_calloc_r+0x12>
	...

0800d494 <fiprintf>:
 800d494:	b40e      	push	{r1, r2, r3}
 800d496:	b503      	push	{r0, r1, lr}
 800d498:	4601      	mov	r1, r0
 800d49a:	ab03      	add	r3, sp, #12
 800d49c:	4805      	ldr	r0, [pc, #20]	@ (800d4b4 <fiprintf+0x20>)
 800d49e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4a2:	6800      	ldr	r0, [r0, #0]
 800d4a4:	9301      	str	r3, [sp, #4]
 800d4a6:	f7fd fa59 	bl	800a95c <_vfiprintf_r>
 800d4aa:	b002      	add	sp, #8
 800d4ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800d4b0:	b003      	add	sp, #12
 800d4b2:	4770      	bx	lr
 800d4b4:	20000448 	.word	0x20000448

0800d4b8 <abort>:
 800d4b8:	2006      	movs	r0, #6
 800d4ba:	b508      	push	{r3, lr}
 800d4bc:	f000 f82c 	bl	800d518 <raise>
 800d4c0:	2001      	movs	r0, #1
 800d4c2:	f7f4 fccf 	bl	8001e64 <_exit>

0800d4c6 <_raise_r>:
 800d4c6:	291f      	cmp	r1, #31
 800d4c8:	b538      	push	{r3, r4, r5, lr}
 800d4ca:	4605      	mov	r5, r0
 800d4cc:	460c      	mov	r4, r1
 800d4ce:	d904      	bls.n	800d4da <_raise_r+0x14>
 800d4d0:	2316      	movs	r3, #22
 800d4d2:	6003      	str	r3, [r0, #0]
 800d4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4d8:	bd38      	pop	{r3, r4, r5, pc}
 800d4da:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 800d4de:	b112      	cbz	r2, 800d4e6 <_raise_r+0x20>
 800d4e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d4e4:	b94b      	cbnz	r3, 800d4fa <_raise_r+0x34>
 800d4e6:	4628      	mov	r0, r5
 800d4e8:	f000 f830 	bl	800d54c <_getpid_r>
 800d4ec:	4622      	mov	r2, r4
 800d4ee:	4601      	mov	r1, r0
 800d4f0:	4628      	mov	r0, r5
 800d4f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4f6:	f000 b817 	b.w	800d528 <_kill_r>
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	d00a      	beq.n	800d514 <_raise_r+0x4e>
 800d4fe:	1c59      	adds	r1, r3, #1
 800d500:	d103      	bne.n	800d50a <_raise_r+0x44>
 800d502:	2316      	movs	r3, #22
 800d504:	6003      	str	r3, [r0, #0]
 800d506:	2001      	movs	r0, #1
 800d508:	e7e6      	b.n	800d4d8 <_raise_r+0x12>
 800d50a:	2100      	movs	r1, #0
 800d50c:	4620      	mov	r0, r4
 800d50e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d512:	4798      	blx	r3
 800d514:	2000      	movs	r0, #0
 800d516:	e7df      	b.n	800d4d8 <_raise_r+0x12>

0800d518 <raise>:
 800d518:	4b02      	ldr	r3, [pc, #8]	@ (800d524 <raise+0xc>)
 800d51a:	4601      	mov	r1, r0
 800d51c:	6818      	ldr	r0, [r3, #0]
 800d51e:	f7ff bfd2 	b.w	800d4c6 <_raise_r>
 800d522:	bf00      	nop
 800d524:	20000448 	.word	0x20000448

0800d528 <_kill_r>:
 800d528:	b538      	push	{r3, r4, r5, lr}
 800d52a:	2300      	movs	r3, #0
 800d52c:	4d06      	ldr	r5, [pc, #24]	@ (800d548 <_kill_r+0x20>)
 800d52e:	4604      	mov	r4, r0
 800d530:	4608      	mov	r0, r1
 800d532:	4611      	mov	r1, r2
 800d534:	602b      	str	r3, [r5, #0]
 800d536:	f7f4 fcb9 	bl	8001eac <_kill>
 800d53a:	1c43      	adds	r3, r0, #1
 800d53c:	d102      	bne.n	800d544 <_kill_r+0x1c>
 800d53e:	682b      	ldr	r3, [r5, #0]
 800d540:	b103      	cbz	r3, 800d544 <_kill_r+0x1c>
 800d542:	6023      	str	r3, [r4, #0]
 800d544:	bd38      	pop	{r3, r4, r5, pc}
 800d546:	bf00      	nop
 800d548:	20000e24 	.word	0x20000e24

0800d54c <_getpid_r>:
 800d54c:	f7f4 bca7 	b.w	8001e9e <_getpid>

0800d550 <findslot>:
 800d550:	4b0a      	ldr	r3, [pc, #40]	@ (800d57c <findslot+0x2c>)
 800d552:	b510      	push	{r4, lr}
 800d554:	4604      	mov	r4, r0
 800d556:	6818      	ldr	r0, [r3, #0]
 800d558:	b118      	cbz	r0, 800d562 <findslot+0x12>
 800d55a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d55c:	b90b      	cbnz	r3, 800d562 <findslot+0x12>
 800d55e:	f7fa fa47 	bl	80079f0 <__sinit>
 800d562:	2c13      	cmp	r4, #19
 800d564:	d807      	bhi.n	800d576 <findslot+0x26>
 800d566:	4806      	ldr	r0, [pc, #24]	@ (800d580 <findslot+0x30>)
 800d568:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800d56c:	3201      	adds	r2, #1
 800d56e:	d002      	beq.n	800d576 <findslot+0x26>
 800d570:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800d574:	bd10      	pop	{r4, pc}
 800d576:	2000      	movs	r0, #0
 800d578:	e7fc      	b.n	800d574 <findslot+0x24>
 800d57a:	bf00      	nop
 800d57c:	20000448 	.word	0x20000448
 800d580:	20000fc0 	.word	0x20000fc0

0800d584 <error>:
 800d584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d586:	4604      	mov	r4, r0
 800d588:	f7fa fc4e 	bl	8007e28 <__errno>
 800d58c:	2613      	movs	r6, #19
 800d58e:	4605      	mov	r5, r0
 800d590:	2700      	movs	r7, #0
 800d592:	4630      	mov	r0, r6
 800d594:	4639      	mov	r1, r7
 800d596:	beab      	bkpt	0x00ab
 800d598:	4606      	mov	r6, r0
 800d59a:	4620      	mov	r0, r4
 800d59c:	602e      	str	r6, [r5, #0]
 800d59e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d5a0 <checkerror>:
 800d5a0:	1c43      	adds	r3, r0, #1
 800d5a2:	d101      	bne.n	800d5a8 <checkerror+0x8>
 800d5a4:	f7ff bfee 	b.w	800d584 <error>
 800d5a8:	4770      	bx	lr

0800d5aa <_swilseek>:
 800d5aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5ac:	460c      	mov	r4, r1
 800d5ae:	4616      	mov	r6, r2
 800d5b0:	f7ff ffce 	bl	800d550 <findslot>
 800d5b4:	4605      	mov	r5, r0
 800d5b6:	b940      	cbnz	r0, 800d5ca <_swilseek+0x20>
 800d5b8:	f7fa fc36 	bl	8007e28 <__errno>
 800d5bc:	2309      	movs	r3, #9
 800d5be:	6003      	str	r3, [r0, #0]
 800d5c0:	f04f 34ff 	mov.w	r4, #4294967295
 800d5c4:	4620      	mov	r0, r4
 800d5c6:	b003      	add	sp, #12
 800d5c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5ca:	2e02      	cmp	r6, #2
 800d5cc:	d903      	bls.n	800d5d6 <_swilseek+0x2c>
 800d5ce:	f7fa fc2b 	bl	8007e28 <__errno>
 800d5d2:	2316      	movs	r3, #22
 800d5d4:	e7f3      	b.n	800d5be <_swilseek+0x14>
 800d5d6:	2e01      	cmp	r6, #1
 800d5d8:	d112      	bne.n	800d600 <_swilseek+0x56>
 800d5da:	6843      	ldr	r3, [r0, #4]
 800d5dc:	18e4      	adds	r4, r4, r3
 800d5de:	d4f6      	bmi.n	800d5ce <_swilseek+0x24>
 800d5e0:	682b      	ldr	r3, [r5, #0]
 800d5e2:	260a      	movs	r6, #10
 800d5e4:	466f      	mov	r7, sp
 800d5e6:	e9cd 3400 	strd	r3, r4, [sp]
 800d5ea:	4630      	mov	r0, r6
 800d5ec:	4639      	mov	r1, r7
 800d5ee:	beab      	bkpt	0x00ab
 800d5f0:	4606      	mov	r6, r0
 800d5f2:	4630      	mov	r0, r6
 800d5f4:	f7ff ffd4 	bl	800d5a0 <checkerror>
 800d5f8:	2800      	cmp	r0, #0
 800d5fa:	dbe1      	blt.n	800d5c0 <_swilseek+0x16>
 800d5fc:	606c      	str	r4, [r5, #4]
 800d5fe:	e7e1      	b.n	800d5c4 <_swilseek+0x1a>
 800d600:	2e02      	cmp	r6, #2
 800d602:	6803      	ldr	r3, [r0, #0]
 800d604:	d1ec      	bne.n	800d5e0 <_swilseek+0x36>
 800d606:	260c      	movs	r6, #12
 800d608:	466f      	mov	r7, sp
 800d60a:	9300      	str	r3, [sp, #0]
 800d60c:	4630      	mov	r0, r6
 800d60e:	4639      	mov	r1, r7
 800d610:	beab      	bkpt	0x00ab
 800d612:	4606      	mov	r6, r0
 800d614:	4630      	mov	r0, r6
 800d616:	f7ff ffc3 	bl	800d5a0 <checkerror>
 800d61a:	1c43      	adds	r3, r0, #1
 800d61c:	d0d0      	beq.n	800d5c0 <_swilseek+0x16>
 800d61e:	4404      	add	r4, r0
 800d620:	e7de      	b.n	800d5e0 <_swilseek+0x36>

0800d622 <_lseek>:
 800d622:	f7ff bfc2 	b.w	800d5aa <_swilseek>

0800d626 <_swiclose>:
 800d626:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d628:	2402      	movs	r4, #2
 800d62a:	9001      	str	r0, [sp, #4]
 800d62c:	ad01      	add	r5, sp, #4
 800d62e:	4620      	mov	r0, r4
 800d630:	4629      	mov	r1, r5
 800d632:	beab      	bkpt	0x00ab
 800d634:	4604      	mov	r4, r0
 800d636:	4620      	mov	r0, r4
 800d638:	f7ff ffb2 	bl	800d5a0 <checkerror>
 800d63c:	b003      	add	sp, #12
 800d63e:	bd30      	pop	{r4, r5, pc}

0800d640 <_close>:
 800d640:	b538      	push	{r3, r4, r5, lr}
 800d642:	4605      	mov	r5, r0
 800d644:	f7ff ff84 	bl	800d550 <findslot>
 800d648:	4604      	mov	r4, r0
 800d64a:	b930      	cbnz	r0, 800d65a <_close+0x1a>
 800d64c:	f7fa fbec 	bl	8007e28 <__errno>
 800d650:	2309      	movs	r3, #9
 800d652:	6003      	str	r3, [r0, #0]
 800d654:	f04f 30ff 	mov.w	r0, #4294967295
 800d658:	bd38      	pop	{r3, r4, r5, pc}
 800d65a:	3d01      	subs	r5, #1
 800d65c:	2d01      	cmp	r5, #1
 800d65e:	d809      	bhi.n	800d674 <_close+0x34>
 800d660:	4b07      	ldr	r3, [pc, #28]	@ (800d680 <_close+0x40>)
 800d662:	689a      	ldr	r2, [r3, #8]
 800d664:	691b      	ldr	r3, [r3, #16]
 800d666:	429a      	cmp	r2, r3
 800d668:	d104      	bne.n	800d674 <_close+0x34>
 800d66a:	f04f 33ff 	mov.w	r3, #4294967295
 800d66e:	2000      	movs	r0, #0
 800d670:	6023      	str	r3, [r4, #0]
 800d672:	e7f1      	b.n	800d658 <_close+0x18>
 800d674:	6820      	ldr	r0, [r4, #0]
 800d676:	f7ff ffd6 	bl	800d626 <_swiclose>
 800d67a:	2800      	cmp	r0, #0
 800d67c:	d0f5      	beq.n	800d66a <_close+0x2a>
 800d67e:	e7eb      	b.n	800d658 <_close+0x18>
 800d680:	20000fc0 	.word	0x20000fc0

0800d684 <_isatty>:
 800d684:	b570      	push	{r4, r5, r6, lr}
 800d686:	f7ff ff63 	bl	800d550 <findslot>
 800d68a:	2409      	movs	r4, #9
 800d68c:	4605      	mov	r5, r0
 800d68e:	b920      	cbnz	r0, 800d69a <_isatty+0x16>
 800d690:	f7fa fbca 	bl	8007e28 <__errno>
 800d694:	6004      	str	r4, [r0, #0]
 800d696:	2000      	movs	r0, #0
 800d698:	bd70      	pop	{r4, r5, r6, pc}
 800d69a:	4620      	mov	r0, r4
 800d69c:	4629      	mov	r1, r5
 800d69e:	beab      	bkpt	0x00ab
 800d6a0:	4604      	mov	r4, r0
 800d6a2:	2c01      	cmp	r4, #1
 800d6a4:	4620      	mov	r0, r4
 800d6a6:	d0f7      	beq.n	800d698 <_isatty+0x14>
 800d6a8:	f7fa fbbe 	bl	8007e28 <__errno>
 800d6ac:	2513      	movs	r5, #19
 800d6ae:	4604      	mov	r4, r0
 800d6b0:	2600      	movs	r6, #0
 800d6b2:	4628      	mov	r0, r5
 800d6b4:	4631      	mov	r1, r6
 800d6b6:	beab      	bkpt	0x00ab
 800d6b8:	4605      	mov	r5, r0
 800d6ba:	6025      	str	r5, [r4, #0]
 800d6bc:	e7eb      	b.n	800d696 <_isatty+0x12>
	...

0800d6c0 <_init>:
 800d6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6c2:	bf00      	nop
 800d6c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6c6:	bc08      	pop	{r3}
 800d6c8:	469e      	mov	lr, r3
 800d6ca:	4770      	bx	lr

0800d6cc <_fini>:
 800d6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ce:	bf00      	nop
 800d6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6d2:	bc08      	pop	{r3}
 800d6d4:	469e      	mov	lr, r3
 800d6d6:	4770      	bx	lr
