{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417464456096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417464456096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 14:07:35 2014 " "Processing started: Mon Dec 01 14:07:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417464456096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417464456096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partBTest -c partBTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off partBTest -c partBTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417464456096 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417464456533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partbtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file partbtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 partBTest " "Found entity 1: partBTest" {  } { { "partBTest.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/partBTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417464456595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417464456595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partBTest " "Elaborating entity \"partBTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417464456627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controllerv2.v 1 1 " "Using design file controllerv2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controllerV2 " "Found entity 1: controllerV2" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417464456658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(18) " "Verilog HDL or VHDL warning at controllerv2.v(18): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 18 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(24) " "Verilog HDL or VHDL warning at controllerv2.v(24): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(35) " "Verilog HDL or VHDL warning at controllerv2.v(35): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 35 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(61) " "Verilog HDL or VHDL warning at controllerv2.v(61): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 61 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(67) " "Verilog HDL or VHDL warning at controllerv2.v(67): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 67 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(112) " "Verilog HDL or VHDL warning at controllerv2.v(112): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(118) " "Verilog HDL or VHDL warning at controllerv2.v(118): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 118 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(124) " "Verilog HDL or VHDL warning at controllerv2.v(124): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 124 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(130) " "Verilog HDL or VHDL warning at controllerv2.v(130): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/controllerv2.v" 130 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerV2 controllerV2:inst " "Elaborating entity \"controllerV2\" for hierarchy \"controllerV2:inst\"" {  } { { "partBTest.bdf" "inst" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/partBTest.bdf" { { 136 632 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417464456658 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opcodedecoder.v 1 1 " "Using design file opcodedecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 opCodeDecoder " "Found entity 1: opCodeDecoder" {  } { { "opcodedecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/opcodedecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417464456673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417464456673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opCodeDecoder opCodeDecoder:inst2 " "Elaborating entity \"opCodeDecoder\" for hierarchy \"opCodeDecoder:inst2\"" {  } { { "partBTest.bdf" "inst2" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/PartBTest/partBTest.bdf" { { 136 384 520 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417464456689 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417464457110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417464457219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417464457219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417464457251 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417464457251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417464457251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417464457251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417464457282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 14:07:37 2014 " "Processing ended: Mon Dec 01 14:07:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417464457282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417464457282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417464457282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417464457282 ""}
