
---------- Begin Simulation Statistics ----------
sim_seconds                                 1.231907                       # Number of seconds simulated
sim_ticks                                1231907129500                       # Number of ticks simulated
final_tick                               1231907129500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 648146                       # Simulator instruction rate (inst/s)
host_op_rate                                   944916                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1596910614                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832960                       # Number of bytes of host memory used
host_seconds                                   771.43                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           65344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       176164032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          176229376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        65344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     92793984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        92793984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2752563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2753584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1449906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1449906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              53043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          143001065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143054108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         53043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        75325470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75325470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        75325470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             53043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         143001065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            218379579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2753584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1449906                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2753584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1449906                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              176039488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  189888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                92770816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               176229376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             92793984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2967                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   339                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1286841                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            172120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            172991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            169605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            168999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            171139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            170175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            167934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            168154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           171741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           172019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           175135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           174037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           174425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             90346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93304                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1230780479500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2753584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1449906                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2715031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  88861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  88892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  88677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  88652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  88865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       854454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.598918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.211562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.344793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       416609     48.76%     48.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       132522     15.51%     64.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36682      4.29%     68.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30900      3.62%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        74553      8.73%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9647      1.13%     82.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8218      0.96%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11700      1.37%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       133623     15.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       854454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.036051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.766119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.439973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         88572     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           42      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.338892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.766074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72608     81.93%     81.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              797      0.90%     82.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14924     16.84%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              287      0.32%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88625                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25590469250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             77164538000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                13753085000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9303.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28053.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       142.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2167740                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1177967                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     292799.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3188377080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1739689875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10672389000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4686938640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          80461820400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         332672273190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         447323290500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           880744778685                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            714.947235                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 741741715500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   41135900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  449024188250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3271295160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1784932875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10782423600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4706106480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          80461820400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         340648870860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         440326275000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           881981724375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.951330                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 730042258750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   41135900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  460723645000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2463814259                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2463814259                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           4905391                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1009.706557                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           299915378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4906415                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.127193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21723984500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1009.706557                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.986042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          740                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         309728208                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        309728208                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224955227                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224955227                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     74960151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74960151                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     299915378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        299915378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    299915378                       # number of overall hits
system.cpu.dcache.overall_hits::total       299915378                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3094469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3094469                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1746410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1746410                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      4840879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4840879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4906415                       # number of overall misses
system.cpu.dcache.overall_misses::total       4906415                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 128535029000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 128535029000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 114916838000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 114916838000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 243451867000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 243451867000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 243451867000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 243451867000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013569                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013569                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022767                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015884                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015884                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016096                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41537.022669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41537.022669                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65801.752166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65801.752166                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50290.839122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50290.839122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49619.093982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49619.093982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1205296                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             19432                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.026348                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2498308                       # number of writebacks
system.cpu.dcache.writebacks::total           2498308                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3094469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3094469                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1746410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1746410                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4840879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4840879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4906415                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4906415                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 125440560000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 125440560000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 113170428000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 113170428000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5623787934                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5623787934                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 238610988000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 238610988000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 244234775934                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 244234775934                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.013569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.022767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.016096                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016096                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40537.022669                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40537.022669                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64801.752166                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64801.752166                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85812.193817                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85812.193817                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49290.839122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49290.839122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49778.662411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49778.662411                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               705                       # number of replacements
system.cpu.icache.tags.tagsinuse           389.132861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1168                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          588884.963185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   389.132861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.760025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.760025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687819973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687819973                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817637                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817637                       # number of overall hits
system.cpu.icache.overall_hits::total       687817637                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1168                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1168                       # number of overall misses
system.cpu.icache.overall_misses::total          1168                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     83203500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83203500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     83203500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83203500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     83203500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83203500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71235.873288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71235.873288                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 71235.873288                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71235.873288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 71235.873288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71235.873288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          705                       # number of writebacks
system.cpu.icache.writebacks::total               705                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1168                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1168                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     82035500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     82035500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     82035500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     82035500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     82035500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     82035500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70235.873288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70235.873288                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70235.873288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70235.873288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70235.873288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70235.873288                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2755662                       # number of replacements
system.l2.tags.tagsinuse                 15777.214442                       # Cycle average of tags in use
system.l2.tags.total_refs                     5203593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2772004                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.877195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               45317431500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7718.280700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.080975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8050.852766                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.471086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.491385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997437                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14332092                       # Number of tag accesses
system.l2.tags.data_accesses                 14332092                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2498308                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2498308                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          705                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              705                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             405527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                405527                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                147                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1748325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1748325                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   147                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2153852                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2153999                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  147                       # number of overall hits
system.l2.overall_hits::cpu.data              2153852                       # number of overall hits
system.l2.overall_hits::total                 2153999                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          1340883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1340883                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1021                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1411680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1411680                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1021                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2752563                       # number of demand (read+write) misses
system.l2.demand_misses::total                2753584                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1021                       # number of overall misses
system.l2.overall_misses::cpu.data            2752563                       # number of overall misses
system.l2.overall_misses::total               2753584                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 106292625500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106292625500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     78736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78736000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 107959459000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 107959459000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      78736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  214252084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214330820500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     78736000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 214252084500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214330820500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2498308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2498308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          705                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1746410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1746410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3160005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3160005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4906415                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4907583                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4906415                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4907583                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.767794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.767794                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.874144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874144                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.446733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.446733                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.874144                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.561013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.561088                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.874144                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.561013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.561088                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79270.619062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79270.619062                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77116.552400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77116.552400                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 76475.872011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76475.872011                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77116.552400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77837.304541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77837.037294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77116.552400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77837.304541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77837.037294                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1449906                       # number of writebacks
system.l2.writebacks::total                   1449906                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        89873                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         89873                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1340883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1340883                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1021                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1021                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1411680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1411680                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2752563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2753584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2752563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2753584                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  92883795500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  92883795500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     68526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  93842659000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93842659000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     68526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 186726454500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186794980500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     68526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 186726454500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 186794980500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.767794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.767794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.874144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.446733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.446733                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.874144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.561013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.561088                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.874144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.561013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.561088                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69270.619062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69270.619062                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67116.552400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67116.552400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 66475.872011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66475.872011                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67116.552400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67837.304541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67837.037294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67116.552400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67837.304541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67837.037294                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1412701                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1449906                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1286841                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1340883                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1340883                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1412701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8243915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8243915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8243915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    269023360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    269023360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               269023360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5490331                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5490331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5490331                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11321236500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14614268250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9813679                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4906096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         108788                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       108788                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3161173                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3948214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          705                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3712838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1746410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1746410                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1168                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3160005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14718220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14721261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       119872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    473902272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              474022144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2755662                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7663245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014196                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.118299                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7554456     98.58%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 108789      1.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7663245                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7405852500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1752000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7359622500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
