
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
668/29526 nets are routed
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (666/29739 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00061 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.0005 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00038 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 07:39:37 2020
****************************************

=============================Report for scenario (funccts_wst)=============================
Information: Float pin scale factor for the 'max' operating condition of scenario 'funccts_wst' is set to 1.000 (CTS-375)
Global Settings for clock trees
-------------------------------
Logic Level Balance: False
OCV Aware Clustering: True
OCV Path Sharing: True
Advanced DRC fixing: False
Insert Boundary cell: False
Operating condition: max
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400.000000
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: Yes
Config file read: None
Config file write: None
Use default routing rule for sinks: Yes, for bottom level
Use leaf routing rule for sinks: Not specified
Global nondefault routing rule: shield_130nm_rule

Clock Tree Settings for clock clk at root pin i_CLK
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No
Clock specific nondefault routing rule: shield_130nm_rule

Nets with nondefault routing rules for clock clk at root pin i_CLK:
i_CLK :   shield_130nm_rule
i_CLK :   shield_130nm_rule
w_clk_p :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B1I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B4I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B5I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B6I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B7I2 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B8I4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_x_data_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n13_G4B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n19 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n23 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n21 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n26 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n28 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n27 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n31 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n30 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_s_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n24 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B2I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n26 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n28 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n27 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n29 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/add/n30 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_lpf_x_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/n120 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/n117 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/n8 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/n9 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B8I2 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B9I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B11I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B12I2 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B12I5 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B12I1 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B12I3 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B12I4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B12I6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B10I2 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_spi_data_in_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/ENCLK_G3B2I13 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B2I11 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B2I2 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_r_i2c_write_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_r_i2c_data_in_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/mpr121_controller/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/ENCLK_G3B2I12 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/mpr121_controller/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/ENCLK_G3B2I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_counter_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_38/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n24 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n27 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_23/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n101 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n108 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n105 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n112 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n109 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_37/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_17/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n21 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n26 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n23 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n620 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n120 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n128 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n134 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n133 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n136 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n137 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n124 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B8I8 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_35/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_5/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n21 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n26 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n24 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n5 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n21 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n24 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n26 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n27 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n29 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_mult_2_A_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n3_G4B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n9 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_lpf/n8 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B7I3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B8I7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n19 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n23 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n26 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B2I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg_1/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n28 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n29 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n31 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/n32 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G5B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n80 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n82 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n81 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n85 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n84 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n21 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n8 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_3/n7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_x_data_reg_1/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n49 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n54 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n62 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n65 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n57 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n60 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n590 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n50_G4B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n61 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n69 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/w_clk_p_G2B8I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G5B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n113 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n117 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n21 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n24 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n8 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_iir_hpf_x_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/n126 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/n124 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_36/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n19 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/n1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n67 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n85 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n69 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n72 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n71 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n68 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_x_data_reg_2/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n8 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n9 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_y_data_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n24_G4B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n28 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n37 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n46 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n29 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n33 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n42 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_2/n8 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_11/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/mult_1/n13 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B8I5 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B2I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n24 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n26 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n27 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n29 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n28 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n7 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/add_1/n8 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n24 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_s_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n106 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B2I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg_1/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n27 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/clk_gate_phy_rx_data_reg_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/n3 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/n2 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n90 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n100 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_notch/n94 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_add_B_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n98 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n145 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n146 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n197 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n140 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B8I3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n28 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n31 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n30 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I17 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n18 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/add/n17 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/ENCLK_cts_0 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/clk_gate_last_reg_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B2I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_s_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/n4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/n9 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/n12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_out_reg_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B2I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n313 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n312 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/n131 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/n130 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/CTS_clk_CTO_route_inv2 :   shield_130nm_rule
khu_sensor_top/w_clk_p_G2B8I6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I13 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/n6 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/n5 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/n12 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/n14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n21 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n25 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n22 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G5B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_reg_addr_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/n111 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_command_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/ENCLK_G3B2I12 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n15 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n17 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B2I12 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Edges_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_controller/ENCLK_G3B1I15 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/n9 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/n8 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I16 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n4 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/ENCLK_G3B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n20 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n19 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B2I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_39/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B2I14 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n9 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n10 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/mult/n11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3_G3B1I1 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n199 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n234 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/n235 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G5B1I11 :   shield_130nm_rule
khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G5B2I1 :   shield_130nm_rule
khu_sensor_top/divider_by_2/o_CLK_DIV_2 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B3I1 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I13 :   shield_130nm_rule
khu_sensor_top/uart_controller/n12 :   shield_130nm_rule
khu_sensor_top/uart_controller/n19 :   shield_130nm_rule
khu_sensor_top/uart_controller/n3 :   shield_130nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_valid_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I12 :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B2I12 :   shield_130nm_rule
khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_2/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I11 :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B2I11 :   shield_130nm_rule
khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B2I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B2I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_REG_ADDR_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I14 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I14 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_run_set_done_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_reg_addr_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I18 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I18 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I16 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I16 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_DATA_IN_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I13 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I13 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_read_reg_done_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I110 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I110 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I2 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B7I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B8I1 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B8I2 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_MPR121_REG_ADDR_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I15 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I15 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_MPR121_DATA_IN_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I17 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I17 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I19 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I19 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I111 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I111 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I11 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I11 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I12 :   shield_130nm_rule
khu_sensor_top/sensor_core/n18 :   shield_130nm_rule
khu_sensor_top/sensor_core/n17 :   shield_130nm_rule
khu_sensor_top/sensor_core/n15 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_clk_counter_reg_0/ENCLK :   shield_130nm_rule
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "MET3"
    "MET4"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "std150e_wst_105_p125/nid8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/nid6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/nid4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/nid3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/nid2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/nid24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/nid20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/nid1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/nid16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/nid12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/nid8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/nid6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/nid4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/nid3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/nid2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/nid24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/nid20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/nid1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/nid16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/nid12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_wst_105_p125/nid8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/nid6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/nid4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/nid3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/nid2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/nid24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/nid20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/nid1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/nid16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/nid12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/nid8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/nid6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/nid4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/nid3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/nid2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/nid24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/nid20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/nid1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/nid16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/nid12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
}
Inverters Available for Clock Tree Synthesis {
    "std150e_wst_105_p125/ivd8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
}
Clock Tree Settings for clock clk_half at root pin khu_sensor_top/divider_by_2/o_CLK_DIV_2
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No
Clock specific nondefault routing rule: shield_130nm_rule

Nets with nondefault routing rules for clock clk_half at root pin khu_sensor_top/divider_by_2/o_CLK_DIV_2:
khu_sensor_top/w_CLOCK_HALF_G4B3I1 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I13 :   shield_130nm_rule
khu_sensor_top/uart_controller/n12 :   shield_130nm_rule
khu_sensor_top/uart_controller/n19 :   shield_130nm_rule
khu_sensor_top/uart_controller/n3 :   shield_130nm_rule
khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_valid_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I12 :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B2I12 :   shield_130nm_rule
khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_2/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I11 :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B2I11 :   shield_130nm_rule
khu_sensor_top/uart_controller/clk_gate_o_UART_DATA_RX_reg_1/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/ENCLK_G5B2I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_r_Tx_Data_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B2I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_REG_ADDR_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I14 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I14 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_run_set_done_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_reg_addr_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I18 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I18 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_reg_addr_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I16 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I16 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_DATA_IN_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I13 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I13 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_read_reg_done_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I110 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I110 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B4I2 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B7I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B8I1 :   shield_130nm_rule
khu_sensor_top/w_CLOCK_HALF_G4B8I2 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_MPR121_REG_ADDR_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I15 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I15 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_MPR121_DATA_IN_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_second_param_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I17 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I17 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I19 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I19 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I111 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I111 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_lstate_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I11 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I11 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B2I1 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/ENCLK :   shield_130nm_rule
khu_sensor_top/sensor_core/ENCLK_G5B1I12 :   shield_130nm_rule
khu_sensor_top/sensor_core/n18 :   shield_130nm_rule
khu_sensor_top/sensor_core/n17 :   shield_130nm_rule
khu_sensor_top/sensor_core/n15 :   shield_130nm_rule
khu_sensor_top/sensor_core/clk_gate_r_ads_clk_counter_reg_0/ENCLK :   shield_130nm_rule
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "MET3"
    "MET4"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "std150e_wst_105_p125/nid8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/nid6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/nid4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/nid3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/nid2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/nid24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/nid20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/nid1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/nid16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/nid12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/nid8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/nid6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/nid4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/nid3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/nid2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/nid24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/nid20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/nid1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/nid16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/nid12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_wst_105_p125/nid8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/nid6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/nid4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/nid3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/nid2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/nid24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/nid20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/nid1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/nid16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/nid12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/nid8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/nid6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/nid4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/nid3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/nid2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/nid24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/nid20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/nid1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/nid16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/nid12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
}
Inverters Available for Clock Tree Synthesis {
    "std150e_wst_105_p125/ivd8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd8_hd"  ( maxTrans: 1.000     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd6_hd"  ( maxTrans: 1.000     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd4_hd"  ( maxTrans: 1.000     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd3_hd"  ( maxTrans: 1.000     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd2_hd"  ( maxTrans: 1.000     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd24_hd"  ( maxTrans: 1.000     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd20_hd"  ( maxTrans: 1.000     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd1_hd"  ( maxTrans: 1.000     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd16_hd"  ( maxTrans: 1.000     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_wst_105_p125/ivd12_hd"  ( maxTrans: 1.000     , maxLoad: 1.045     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd8_hd"  ( maxTrans: 0.707     , maxLoad: 0.697     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd6_hd"  ( maxTrans: 0.707     , maxLoad: 0.522     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd4_hd"  ( maxTrans: 0.707     , maxLoad: 0.348     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd3_hd"  ( maxTrans: 0.707     , maxLoad: 0.256     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd2_hd"  ( maxTrans: 0.707     , maxLoad: 0.173     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd24_hd"  ( maxTrans: 0.707     , maxLoad: 2.090     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd20_hd"  ( maxTrans: 0.707     , maxLoad: 1.742     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd1_hd"  ( maxTrans: 0.707     , maxLoad: 0.082     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd16_hd"  ( maxTrans: 0.707     , maxLoad: 1.393     , maxFanout: 0       )
    "std150e_bst_135_n040/ivd12_hd"  ( maxTrans: 0.707     , maxLoad: 1.045     , maxFanout: 0       )
}
1
