
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _32793_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32794_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.62    0.53    0.53 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.62    0.01    0.54 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.90    1.44 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.48 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.70 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.23    0.00    1.70 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.93    1.13    2.83 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.94    0.06    2.89 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.45    3.34 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.58 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.58 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.38    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    3.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.30 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.31 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.60 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.87 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.10 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.10 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.39 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.39 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    5.70 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.70 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.98 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.98 ^ clkbuf_6_62_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.25 ^ clkbuf_6_62_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_62_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.25 ^ clkbuf_7_125_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.65    0.56    6.80 ^ clkbuf_7_125_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.31                           clknet_7_125_0_clock_ctrl.core_clk (net)
                  0.65    0.00    6.81 ^ clkbuf_leaf_816_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.31    7.12 ^ clkbuf_leaf_816_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.02                           clknet_leaf_816_clock_ctrl.core_clk (net)
                  0.10    0.00    7.12 ^ _32793_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.62    7.74 v _32793_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl54_regs0 (net)
                  0.11    0.00    7.74 v _32794_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.74   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.65    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.65    0.01    0.52 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.97    1.49 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.54 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.23    1.76 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.46    0.00    1.76 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.96    1.28    3.05 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.97    0.07    3.11 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.49    3.60 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.86 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.41    4.28 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    4.64 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.64 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.96 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.96 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    5.25 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.25 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.50 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.50 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.81 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.81 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.15 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.15 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.45 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.45 ^ clkbuf_6_62_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.73 ^ clkbuf_6_62_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_62_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.74 ^ clkbuf_7_125_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.65    0.60    7.34 ^ clkbuf_7_125_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.31                           clknet_7_125_0_clock_ctrl.core_clk (net)
                  0.65    0.01    7.34 ^ clkbuf_leaf_813_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.35    7.69 ^ clkbuf_leaf_813_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.03                           clknet_leaf_813_clock_ctrl.core_clk (net)
                  0.11    0.00    7.69 ^ _32794_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.79   clock uncertainty
                         -0.53    7.26   clock reconvergence pessimism
                          0.09    7.35   library hold time
                                  7.35   data required time
-----------------------------------------------------------------------------
                                  7.35   data required time
                                 -7.74   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _32687_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.62    0.53    0.53 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.62    0.01    0.54 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.90    1.44 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.48 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.70 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.23    0.00    1.70 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.93    1.13    2.83 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.94    0.06    2.89 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.45    3.34 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.58 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.58 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.38    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    4.00 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.30 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.30 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.60 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.60 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25    4.85 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.86 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.08 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.08 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.37 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.37 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.67 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.18    0.00    5.67 ^ clkbuf_5_20_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    5.93 ^ clkbuf_5_20_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_20_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.93 ^ clkbuf_6_40_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.20 ^ clkbuf_6_40_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_40_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.20 ^ clkbuf_7_81_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.38    6.57 ^ clkbuf_7_81_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.15                           clknet_7_81_0_clock_ctrl.core_clk (net)
                  0.33    0.00    6.58 ^ clkbuf_leaf_1170_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.09    0.26    6.84 ^ clkbuf_leaf_1170_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.02                           clknet_leaf_1170_clock_ctrl.core_clk (net)
                  0.09    0.00    6.84 ^ _32687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.10    0.61    7.45 v _32687_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl0_regs0 (net)
                  0.10    0.00    7.45 v _32686_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.65    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.65    0.01    0.52 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.97    1.49 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.54 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.23    1.76 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.46    0.00    1.76 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.96    1.28    3.05 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.97    0.07    3.11 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.49    3.60 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.86 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.41    4.28 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    4.31 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    4.63 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.63 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    4.96 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.96 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27    5.24 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.24 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.48 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.48 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.79 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.79 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.32    6.11 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.11 ^ clkbuf_5_20_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    6.40 ^ clkbuf_5_20_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_20_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.40 ^ clkbuf_6_40_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.68 ^ clkbuf_6_40_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_40_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.68 ^ clkbuf_7_81_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.41    7.09 ^ clkbuf_7_81_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.15                           clknet_7_81_0_clock_ctrl.core_clk (net)
                  0.33    0.00    7.09 ^ clkbuf_leaf_1171_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.29    7.38 ^ clkbuf_leaf_1171_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.03                           clknet_leaf_1171_clock_ctrl.core_clk (net)
                  0.10    0.00    7.38 ^ _32686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    7.48   clock uncertainty
                         -0.51    6.97   clock reconvergence pessimism
                          0.09    7.06   library hold time
                                  7.06   data required time
-----------------------------------------------------------------------------
                                  7.06   data required time
                                 -7.45   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _32735_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32736_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.62    0.53    0.53 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.62    0.01    0.54 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.90    1.44 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.48 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.70 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.23    0.00    1.70 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.93    1.13    2.83 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.94    0.06    2.89 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.45    3.34 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.58 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.58 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.38    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    3.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.30 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.31 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.60 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.87 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.10 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.10 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.39 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.39 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.70 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.70 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.97 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.97 ^ clkbuf_6_59_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.24 ^ clkbuf_6_59_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_59_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.24 ^ clkbuf_7_119_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.63    6.87 ^ clkbuf_7_119_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.37                           clknet_7_119_0_clock_ctrl.core_clk (net)
                  0.79    0.01    6.88 ^ clkbuf_leaf_824_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.32    7.20 ^ clkbuf_leaf_824_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.01                           clknet_leaf_824_clock_ctrl.core_clk (net)
                  0.10    0.00    7.20 ^ _32735_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.10    0.62    7.82 v _32735_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl25_regs0 (net)
                  0.10    0.00    7.82 v _32736_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.65    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.65    0.01    0.52 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.97    1.49 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.54 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.23    1.76 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.46    0.00    1.76 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.96    1.28    3.05 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.97    0.07    3.11 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.49    3.60 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.86 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.41    4.28 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    4.64 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.64 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.96 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.96 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    5.25 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.25 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.50 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.50 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.81 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.81 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    6.14 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.14 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.44 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.44 ^ clkbuf_6_59_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.73 ^ clkbuf_6_59_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_59_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.73 ^ clkbuf_7_119_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.68    7.41 ^ clkbuf_7_119_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.37                           clknet_7_119_0_clock_ctrl.core_clk (net)
                  0.79    0.01    7.42 ^ clkbuf_leaf_826_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.35    7.76 ^ clkbuf_leaf_826_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.01                           clknet_leaf_826_clock_ctrl.core_clk (net)
                  0.10    0.00    7.76 ^ _32736_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.86   clock uncertainty
                         -0.54    7.33   clock reconvergence pessimism
                          0.09    7.41   library hold time
                                  7.41   data required time
-----------------------------------------------------------------------------
                                  7.41   data required time
                                 -7.82   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _32725_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32726_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.62    0.53    0.53 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.62    0.01    0.54 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.90    1.44 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.48 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.70 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.23    0.00    1.70 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.93    1.13    2.83 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.94    0.06    2.89 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.45    3.34 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.58 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.58 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.38    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    3.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.30 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.31 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.60 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.87 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.10 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.10 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.39 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.39 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.70 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.70 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.97 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.97 ^ clkbuf_6_59_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.24 ^ clkbuf_6_59_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_59_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.24 ^ clkbuf_7_118_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.71    0.59    6.83 ^ clkbuf_7_118_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.34                           clknet_7_118_0_clock_ctrl.core_clk (net)
                  0.71    0.00    6.83 ^ clkbuf_leaf_847_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.33    7.16 ^ clkbuf_leaf_847_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.03                           clknet_leaf_847_clock_ctrl.core_clk (net)
                  0.12    0.00    7.17 ^ _32725_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.62    7.79 v _32725_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl20_regs0 (net)
                  0.11    0.00    7.79 v _32726_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.65    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.65    0.01    0.52 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.97    1.49 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.54 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.23    1.76 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.46    0.00    1.76 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.96    1.28    3.05 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.97    0.07    3.11 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.49    3.60 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.86 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.41    4.28 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    4.64 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.64 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.96 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.96 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    5.25 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.25 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.50 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.50 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.81 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.81 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    6.14 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.14 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.44 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.44 ^ clkbuf_6_59_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.73 ^ clkbuf_6_59_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_59_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.73 ^ clkbuf_7_118_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.71    0.64    7.37 ^ clkbuf_7_118_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.34                           clknet_7_118_0_clock_ctrl.core_clk (net)
                  0.71    0.00    7.37 ^ clkbuf_leaf_846_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.36    7.73 ^ clkbuf_leaf_846_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.04                           clknet_leaf_846_clock_ctrl.core_clk (net)
                  0.12    0.00    7.73 ^ _32726_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.83   clock uncertainty
                         -0.53    7.29   clock reconvergence pessimism
                          0.09    7.38   library hold time
                                  7.38   data required time
-----------------------------------------------------------------------------
                                  7.38   data required time
                                 -7.79   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: _32723_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32724_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.62    0.53    0.53 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.62    0.01    0.54 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.90    1.44 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.48 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.70 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.23    0.00    1.70 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.93    1.13    2.83 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.94    0.06    2.89 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.45    3.34 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.58 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.58 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.38    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    3.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.30 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.31 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.60 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.87 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.10 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.10 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.39 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.39 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    5.70 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.70 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.98 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.98 ^ clkbuf_6_62_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.25 ^ clkbuf_6_62_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_62_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.25 ^ clkbuf_7_124_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.58    6.83 ^ clkbuf_7_124_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.33                           clknet_7_124_0_clock_ctrl.core_clk (net)
                  0.70    0.01    6.84 ^ clkbuf_leaf_756_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.32    7.16 ^ clkbuf_leaf_756_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02                           clknet_leaf_756_clock_ctrl.core_clk (net)
                  0.11    0.00    7.16 ^ _32723_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.62    7.78 v _32723_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl19_regs0 (net)
                  0.11    0.00    7.78 v _32724_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.65    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.65    0.01    0.52 ^ wire1524/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.33    0.97    1.49 ^ wire1524/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.16                           net1524 (net)
                  1.34    0.05    1.54 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.23    1.76 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07873_ (net)
                  0.46    0.00    1.76 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.96    1.28    3.05 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.97    0.07    3.11 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.49    3.60 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.86 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.41    4.28 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.17                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.38    0.03    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    4.64 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.64 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.96 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.96 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    5.25 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.25 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.50 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.50 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.81 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.81 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.15 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.15 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.45 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.45 ^ clkbuf_6_62_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.73 ^ clkbuf_6_62_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_62_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.74 ^ clkbuf_7_124_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.63    7.37 ^ clkbuf_7_124_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.33                           clknet_7_124_0_clock_ctrl.core_clk (net)
                  0.70    0.01    7.37 ^ clkbuf_leaf_752_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.35    7.72 ^ clkbuf_leaf_752_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02                           clknet_leaf_752_clock_ctrl.core_clk (net)
                  0.11    0.00    7.72 ^ _32724_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.82   clock uncertainty
                         -0.53    7.29   clock reconvergence pessimism
                          0.08    7.37   library hold time
                                  7.37   data required time
-----------------------------------------------------------------------------
                                  7.37   data required time
                                 -7.78   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: _34043_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34044_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.28    0.29 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.34    0.00    0.29 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.35    0.64 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.38    0.00    0.64 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    0.99 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.37    0.01    1.00 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    1.36 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.39    0.00    1.36 ^ _34043_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.73    2.09 v _34043_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1a[2].shift_register[7] (net)
                  0.13    0.00    2.09 v _34044_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.09   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.31    0.31 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.34    0.00    0.31 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    0.69 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.38    0.00    0.69 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    1.07 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.37    0.01    1.08 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    1.47 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.39    0.00    1.47 ^ _34044_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    1.57   clock uncertainty
                         -0.11    1.46   clock reconvergence pessimism
                          0.18    1.64   library hold time
                                  1.64   data required time
-----------------------------------------------------------------------------
                                  1.64   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _33955_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _33956_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ fanout1568/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.54    0.55 ^ fanout1568/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     7    0.20                           net1568 (net)
                  0.82    0.00    0.55 ^ _33955_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.79    1.34 v _33955_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_bidir_1[0].shift_register[3] (net)
                  0.14    0.00    1.34 v _33956_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.34   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ fanout1568/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.59    0.59 ^ fanout1568/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     7    0.20                           net1568 (net)
                  0.82    0.00    0.59 ^ _33956_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.23    0.88   library hold time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _34581_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34582_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ fanout1568/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.54    0.55 ^ fanout1568/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     7    0.20                           net1568 (net)
                  0.83    0.04    0.58 ^ wire1570/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.26    1.48    2.06 ^ wire1570/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.14                           net1570 (net)
                  2.26    0.02    2.07 ^ wire1569/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.31    0.94    3.01 ^ wire1569/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.24                           net1569 (net)
                  1.32    0.07    3.08 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.41    3.50 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.45    0.01    3.51 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    3.87 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.39    0.01    3.88 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.25 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.40    0.01    4.26 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.63 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    4.63 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.46    5.10 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.57    0.01    5.11 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.41    5.52 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.45    0.01    5.52 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    5.89 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    5.90 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    6.26 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.38    0.01    6.27 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.35    6.61 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.36    0.01    6.62 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.34    6.96 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.00    6.96 ^ _34581_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.15    0.74    7.70 v _34581_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[8].shift_register[1] (net)
                  0.15    0.00    7.70 v _34582_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ fanout1568/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.59    0.59 ^ fanout1568/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     7    0.20                           net1568 (net)
                  0.83    0.04    0.63 ^ wire1570/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.26    1.59    2.22 ^ wire1570/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.14                           net1570 (net)
                  2.26    0.02    2.24 ^ wire1569/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.31    1.01    3.25 ^ wire1569/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.24                           net1569 (net)
                  1.32    0.08    3.33 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.45    3.77 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.45    0.01    3.78 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    4.17 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.39    0.01    4.18 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.58 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.40    0.01    4.59 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.99 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    5.00 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.50    5.49 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.57    0.01    5.51 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.44    5.95 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.45    0.01    5.95 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    6.35 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    6.36 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    6.75 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.38    0.01    6.75 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.38    7.13 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.36    0.01    7.14 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.36    7.50 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.00    7.50 ^ _34582_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.60   clock uncertainty
                         -0.54    7.06   clock reconvergence pessimism
                          0.17    7.23   library hold time
                                  7.23   data required time
-----------------------------------------------------------------------------
                                  7.23   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _34498_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34499_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ fanout1568/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.54    0.55 ^ fanout1568/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     7    0.20                           net1568 (net)
                  0.83    0.04    0.58 ^ wire1570/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.26    1.48    2.06 ^ wire1570/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.14                           net1570 (net)
                  2.26    0.02    2.07 ^ wire1569/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.31    0.94    3.01 ^ wire1569/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.24                           net1569 (net)
                  1.32    0.07    3.08 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.41    3.50 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.45    0.01    3.51 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    3.87 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.39    0.01    3.88 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.25 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.40    0.01    4.26 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.63 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    4.63 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.46    5.10 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.57    0.01    5.11 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.41    5.52 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.45    0.01    5.52 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    5.89 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    5.90 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    6.26 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.38    0.01    6.27 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.35    6.61 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.36    0.01    6.62 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.34    6.96 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.96 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.35    7.32 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    7.33 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    7.69 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.39    0.01    7.69 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.76    0.56    8.25 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.19                           gpio_control_in_2[5].serial_clock (net)
                  0.77    0.04    8.29 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.45    8.74 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.52    0.01    8.74 ^ _34498_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.15    0.76    9.51 v _34498_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[4].shift_register[2] (net)
                  0.15    0.00    9.51 v _34499_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.51   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ fanout1568/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.59    0.59 ^ fanout1568/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     7    0.20                           net1568 (net)
                  0.83    0.04    0.63 ^ wire1570/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.26    1.59    2.22 ^ wire1570/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.14                           net1570 (net)
                  2.26    0.02    2.24 ^ wire1569/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.31    1.01    3.25 ^ wire1569/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.24                           net1569 (net)
                  1.32    0.08    3.33 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.45    3.77 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.45    0.01    3.78 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    4.17 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.39    0.01    4.18 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.58 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.40    0.01    4.59 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.99 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    5.00 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.50    5.49 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.57    0.01    5.51 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.44    5.95 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.45    0.01    5.95 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    6.35 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    6.36 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    6.75 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.38    0.01    6.75 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.38    7.13 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.36    0.01    7.14 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.36    7.50 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    7.51 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    7.89 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    7.90 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    8.29 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.39    0.01    8.29 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.76    0.60    8.89 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.19                           gpio_control_in_2[5].serial_clock (net)
                  0.77    0.04    8.93 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.48    9.42 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.52    0.01    9.43 ^ _34499_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    9.53   clock uncertainty
                         -0.68    8.85   clock reconvergence pessimism
                          0.20    9.04   library hold time
                                  9.04   data required time
-----------------------------------------------------------------------------
                                  9.04   data required time
                                 -9.51   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _34475_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34476_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ fanout1568/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.54    0.55 ^ fanout1568/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     7    0.20                           net1568 (net)
                  0.83    0.04    0.58 ^ wire1570/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.26    1.48    2.06 ^ wire1570/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.14                           net1570 (net)
                  2.26    0.02    2.07 ^ wire1569/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.31    0.94    3.01 ^ wire1569/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.24                           net1569 (net)
                  1.32    0.07    3.08 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.41    3.50 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.45    0.01    3.51 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    3.87 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.39    0.01    3.88 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.25 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.40    0.01    4.26 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.63 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    4.63 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.46    5.10 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.57    0.01    5.11 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.41    5.52 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.45    0.01    5.52 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    5.89 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    5.90 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    6.26 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.38    0.01    6.27 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.35    6.61 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.36    0.01    6.62 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.34    6.96 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.96 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.35    7.32 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    7.33 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    7.69 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.39    0.01    7.69 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.76    0.56    8.25 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.19                           gpio_control_in_2[5].serial_clock (net)
                  0.77    0.04    8.29 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.45    8.74 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.52    0.01    8.75 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.39    9.14 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.00    9.14 ^ _34475_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.15    0.75    9.90 v _34475_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[3].shift_register[0] (net)
                  0.15    0.00    9.90 v _34476_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.90   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     7    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.00    0.00    0.00 ^ fanout1568/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.59    0.59 ^ fanout1568/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     7    0.20                           net1568 (net)
                  0.83    0.04    0.63 ^ wire1570/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.26    1.59    2.22 ^ wire1570/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.14                           net1570 (net)
                  2.26    0.02    2.24 ^ wire1569/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.31    1.01    3.25 ^ wire1569/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.24                           net1569 (net)
                  1.32    0.08    3.33 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.45    3.77 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.45    0.01    3.78 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    4.17 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.39    0.01    4.18 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.58 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.40    0.01    4.59 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.99 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    5.00 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.50    5.49 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.57    0.01    5.51 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.44    5.95 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.45    0.01    5.95 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    6.35 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    6.36 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    6.75 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.38    0.01    6.75 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.38    7.13 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.36    0.01    7.14 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.36    7.50 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    7.51 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    7.89 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    7.90 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    8.29 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.39    0.01    8.29 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.76    0.60    8.89 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.19                           gpio_control_in_2[5].serial_clock (net)
                  0.77    0.04    8.93 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.48    9.42 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.52    0.01    9.43 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.43    9.85 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.00    9.86 ^ _34476_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    9.96   clock uncertainty
                         -0.71    9.24   clock reconvergence pessimism
                          0.18    9.43   library hold time
                                  9.43   data required time
-----------------------------------------------------------------------------
                                  9.43   data required time
                                 -9.90   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


