attach ../lang_verilog.so 
       ^ ? "../lang_verilog.so": already loaded, replacing
#          
-1.000000 -1.000000
-1.        
0.000000 0.000000
 0.        
1.000000 1.000000
 1.        
2.000000 2.000000
 2.        
#Time       iter(0)   
0.000000 0.000000
 0.         3.        
0.000000 0.000002 0.000000
 241.13n    15.       
0.000001 0.000005 0.000000
 795.57n    3.        
0.000001 0.000008 0.000000
 1.2336u    3.        
0.000002 0.000011 0.000000
 1.6715u    3.        
0.000052 0.000328 0.000000
 52.125u    3.        
0.000477 0.002996 0.000001
 476.89u    3.        
0.002391 0.015021 0.000018
 0.0023908  3.        
0.008110 0.050937 0.000206
 0.0081104  3.        
0.020723 0.129837 0.001336
 0.020723   3.        
0.043546 0.270202 0.005820
 0.043546   3.        
0.076150 0.460410 0.017352
 0.07615    3.        
0.108753 0.631364 0.034308
 0.10875    3.        
0.157659 0.836349 0.067703
 0.15766    3.        
0.206565 0.962982 0.107420
 0.20657    3.        
0.255471 0.999401 0.149133
 0.25547    3.        
0.304377 0.942193 0.188358
 0.30438    3.        
0.369584 0.730748 0.229285
 0.36958    3.        
0.434792 0.398344 0.250456
 0.43479    3.        
0.500000 0.000002 0.247218
 0.5        3.        
Gnucap   System status
iterations: op=0, dc=12, tran=72, fourier=0, total=108
transient timesteps: accepted=20, rejected=4, total=24
nodes: user=2, subckt=0, model=1, total=3
dctran density=77.8%, ac density=77.8%
