===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.0777 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.6440 ( 19.1%)    4.6440 ( 24.3%)  FIR Parser
   11.4861 ( 47.1%)    7.8177 ( 41.0%)  'firrtl.circuit' Pipeline
    2.2978 (  9.4%)    1.1506 (  6.0%)    'firrtl.module' Pipeline
    2.0456 (  8.4%)    1.0264 (  5.4%)      CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.2462 (  1.0%)    0.1252 (  0.7%)      LowerCHIRRTL
    0.1275 (  0.5%)    0.1275 (  0.7%)    InferWidths
    0.8353 (  3.4%)    0.8353 (  4.4%)    InferResets
    0.0428 (  0.2%)    0.0428 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.7445 (  3.1%)    0.7445 (  3.9%)    LowerFIRRTLTypes
    3.3417 ( 13.7%)    1.6734 (  8.8%)    'firrtl.module' Pipeline
    1.2737 (  5.2%)    0.6495 (  3.4%)      ExpandWhens
    2.0630 (  8.5%)    1.0415 (  5.5%)      Canonicalizer
    0.5558 (  2.3%)    0.5558 (  2.9%)    Inliner
    1.8762 (  7.7%)    1.8762 (  9.8%)    IMConstProp
    0.0481 (  0.2%)    0.0481 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.6919 (  6.9%)    0.8477 (  4.4%)    'firrtl.module' Pipeline
    1.6887 (  6.9%)    0.8463 (  4.4%)      Canonicalizer
    1.1299 (  4.6%)    1.1299 (  5.9%)  LowerFIRRTLToHW
    0.2377 (  1.0%)    0.2377 (  1.2%)  HWMemSimImpl
    2.7677 ( 11.4%)    1.3839 (  7.3%)  'hw.module' Pipeline
    0.0577 (  0.2%)    0.0309 (  0.2%)    HWCleanup
    0.9016 (  3.7%)    0.4677 (  2.5%)    CSE
    0.0017 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.7841 (  7.3%)    0.9063 (  4.8%)    Canonicalizer
    0.0139 (  0.1%)    0.0070 (  0.0%)    HWLegalizeModules
    0.4347 (  1.8%)    0.4347 (  2.3%)  HWLegalizeNames
    0.4831 (  2.0%)    0.2416 (  1.3%)  'hw.module' Pipeline
    0.4772 (  2.0%)    0.2397 (  1.3%)    PrettifyVerilog
    3.1763 ( 13.0%)    3.1763 ( 16.6%)  ExportVerilog emission
    0.0057 (  0.0%)    0.0057 (  0.0%)  Rest
   24.3715 (100.0%)   19.0777 (100.0%)  Total

{
  totalTime: 19.123,
  maxMemory: 880254976
}
