	component calculator_final is
		port (
			clk_clk                               : in  std_logic                    := 'X';             -- clk
			input_1_external_connection_export    : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			input_2_external_connection_export    : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			input_3_external_connection_export    : in  std_logic                    := 'X';             -- export
			input_4_external_connection_export    : in  std_logic                    := 'X';             -- export
			input_5_external_connection_export    : in  std_logic                    := 'X';             -- export
			input_6_external_connection_export    : in  std_logic                    := 'X';             -- export
			output_all_external_connection_export : out std_logic_vector(7 downto 0)                     -- export
		);
	end component calculator_final;

