
Vaja11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6c8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011594  0800a8a8  0800a8a8  0001a8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801be3c  0801be3c  00030080  2**0
                  CONTENTS
  4 .ARM          00000000  0801be3c  0801be3c  00030080  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801be3c  0801be3c  00030080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801be3c  0801be3c  0002be3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801be40  0801be40  0002be40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0801be44  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000800  20000080  0801bec4  00030080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000880  0801bec4  00030880  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024c9f  00000000  00000000  000300b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052fe  00000000  00000000  00054d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002528  00000000  00000000  0005a050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000022d0  00000000  00000000  0005c578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000325ed  00000000  00000000  0005e848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026349  00000000  00000000  00090e35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012fea1  00000000  00000000  000b717e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001e701f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a6b4  00000000  00000000  001e7070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000080 	.word	0x20000080
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a890 	.word	0x0800a890

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000084 	.word	0x20000084
 800021c:	0800a890 	.word	0x0800a890

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002c4:	4b04      	ldr	r3, [pc, #16]	; (80002d8 <__NVIC_GetPriorityGrouping+0x18>)
 80002c6:	68db      	ldr	r3, [r3, #12]
 80002c8:	0a1b      	lsrs	r3, r3, #8
 80002ca:	f003 0307 	and.w	r3, r3, #7
}
 80002ce:	4618      	mov	r0, r3
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr
 80002d8:	e000ed00 	.word	0xe000ed00

080002dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	db0b      	blt.n	8000306 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	f003 021f 	and.w	r2, r3, #31
 80002f4:	4907      	ldr	r1, [pc, #28]	; (8000314 <__NVIC_EnableIRQ+0x38>)
 80002f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002fa:	095b      	lsrs	r3, r3, #5
 80002fc:	2001      	movs	r0, #1
 80002fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000306:	bf00      	nop
 8000308:	370c      	adds	r7, #12
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	e000e100 	.word	0xe000e100

08000318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	6039      	str	r1, [r7, #0]
 8000322:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000328:	2b00      	cmp	r3, #0
 800032a:	db0a      	blt.n	8000342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	b2da      	uxtb	r2, r3
 8000330:	490c      	ldr	r1, [pc, #48]	; (8000364 <__NVIC_SetPriority+0x4c>)
 8000332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000336:	0112      	lsls	r2, r2, #4
 8000338:	b2d2      	uxtb	r2, r2
 800033a:	440b      	add	r3, r1
 800033c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000340:	e00a      	b.n	8000358 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	b2da      	uxtb	r2, r3
 8000346:	4908      	ldr	r1, [pc, #32]	; (8000368 <__NVIC_SetPriority+0x50>)
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	f003 030f 	and.w	r3, r3, #15
 800034e:	3b04      	subs	r3, #4
 8000350:	0112      	lsls	r2, r2, #4
 8000352:	b2d2      	uxtb	r2, r2
 8000354:	440b      	add	r3, r1
 8000356:	761a      	strb	r2, [r3, #24]
}
 8000358:	bf00      	nop
 800035a:	370c      	adds	r7, #12
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr
 8000364:	e000e100 	.word	0xe000e100
 8000368:	e000ed00 	.word	0xe000ed00

0800036c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800036c:	b480      	push	{r7}
 800036e:	b089      	sub	sp, #36	; 0x24
 8000370:	af00      	add	r7, sp, #0
 8000372:	60f8      	str	r0, [r7, #12]
 8000374:	60b9      	str	r1, [r7, #8]
 8000376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	f003 0307 	and.w	r3, r3, #7
 800037e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000380:	69fb      	ldr	r3, [r7, #28]
 8000382:	f1c3 0307 	rsb	r3, r3, #7
 8000386:	2b04      	cmp	r3, #4
 8000388:	bf28      	it	cs
 800038a:	2304      	movcs	r3, #4
 800038c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800038e:	69fb      	ldr	r3, [r7, #28]
 8000390:	3304      	adds	r3, #4
 8000392:	2b06      	cmp	r3, #6
 8000394:	d902      	bls.n	800039c <NVIC_EncodePriority+0x30>
 8000396:	69fb      	ldr	r3, [r7, #28]
 8000398:	3b03      	subs	r3, #3
 800039a:	e000      	b.n	800039e <NVIC_EncodePriority+0x32>
 800039c:	2300      	movs	r3, #0
 800039e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003a0:	f04f 32ff 	mov.w	r2, #4294967295
 80003a4:	69bb      	ldr	r3, [r7, #24]
 80003a6:	fa02 f303 	lsl.w	r3, r2, r3
 80003aa:	43da      	mvns	r2, r3
 80003ac:	68bb      	ldr	r3, [r7, #8]
 80003ae:	401a      	ands	r2, r3
 80003b0:	697b      	ldr	r3, [r7, #20]
 80003b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003b4:	f04f 31ff 	mov.w	r1, #4294967295
 80003b8:	697b      	ldr	r3, [r7, #20]
 80003ba:	fa01 f303 	lsl.w	r3, r1, r3
 80003be:	43d9      	mvns	r1, r3
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003c4:	4313      	orrs	r3, r2
         );
}
 80003c6:	4618      	mov	r0, r3
 80003c8:	3724      	adds	r7, #36	; 0x24
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr

080003d2 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80003d2:	b480      	push	{r7}
 80003d4:	b083      	sub	sp, #12
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	601a      	str	r2, [r3, #0]
}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
	...

080003f4 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
 80003fc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80003fe:	683b      	ldr	r3, [r7, #0]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d02e      	beq.n	8000462 <LL_TIM_OC_DisableFast+0x6e>
 8000404:	683b      	ldr	r3, [r7, #0]
 8000406:	2b04      	cmp	r3, #4
 8000408:	d029      	beq.n	800045e <LL_TIM_OC_DisableFast+0x6a>
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	2b10      	cmp	r3, #16
 800040e:	d024      	beq.n	800045a <LL_TIM_OC_DisableFast+0x66>
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	2b40      	cmp	r3, #64	; 0x40
 8000414:	d01f      	beq.n	8000456 <LL_TIM_OC_DisableFast+0x62>
 8000416:	683b      	ldr	r3, [r7, #0]
 8000418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800041c:	d019      	beq.n	8000452 <LL_TIM_OC_DisableFast+0x5e>
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000424:	d013      	beq.n	800044e <LL_TIM_OC_DisableFast+0x5a>
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800042c:	d00d      	beq.n	800044a <LL_TIM_OC_DisableFast+0x56>
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000434:	d007      	beq.n	8000446 <LL_TIM_OC_DisableFast+0x52>
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800043c:	d101      	bne.n	8000442 <LL_TIM_OC_DisableFast+0x4e>
 800043e:	2308      	movs	r3, #8
 8000440:	e010      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000442:	2309      	movs	r3, #9
 8000444:	e00e      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000446:	2307      	movs	r3, #7
 8000448:	e00c      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 800044a:	2306      	movs	r3, #6
 800044c:	e00a      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 800044e:	2305      	movs	r3, #5
 8000450:	e008      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000452:	2304      	movs	r3, #4
 8000454:	e006      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000456:	2303      	movs	r3, #3
 8000458:	e004      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 800045a:	2302      	movs	r3, #2
 800045c:	e002      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 800045e:	2301      	movs	r3, #1
 8000460:	e000      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000462:	2300      	movs	r3, #0
 8000464:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	3318      	adds	r3, #24
 800046a:	4619      	mov	r1, r3
 800046c:	7bfb      	ldrb	r3, [r7, #15]
 800046e:	4a0b      	ldr	r2, [pc, #44]	; (800049c <LL_TIM_OC_DisableFast+0xa8>)
 8000470:	5cd3      	ldrb	r3, [r2, r3]
 8000472:	440b      	add	r3, r1
 8000474:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000476:	68bb      	ldr	r3, [r7, #8]
 8000478:	681a      	ldr	r2, [r3, #0]
 800047a:	7bfb      	ldrb	r3, [r7, #15]
 800047c:	4908      	ldr	r1, [pc, #32]	; (80004a0 <LL_TIM_OC_DisableFast+0xac>)
 800047e:	5ccb      	ldrb	r3, [r1, r3]
 8000480:	4619      	mov	r1, r3
 8000482:	2304      	movs	r3, #4
 8000484:	408b      	lsls	r3, r1
 8000486:	43db      	mvns	r3, r3
 8000488:	401a      	ands	r2, r3
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	601a      	str	r2, [r3, #0]

}
 800048e:	bf00      	nop
 8000490:	3714      	adds	r7, #20
 8000492:	46bd      	mov	sp, r7
 8000494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	0800a8e4 	.word	0x0800a8e4
 80004a0:	0800a8f0 	.word	0x0800a8f0

080004a4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80004ae:	683b      	ldr	r3, [r7, #0]
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d02e      	beq.n	8000512 <LL_TIM_OC_EnablePreload+0x6e>
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	2b04      	cmp	r3, #4
 80004b8:	d029      	beq.n	800050e <LL_TIM_OC_EnablePreload+0x6a>
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	2b10      	cmp	r3, #16
 80004be:	d024      	beq.n	800050a <LL_TIM_OC_EnablePreload+0x66>
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	2b40      	cmp	r3, #64	; 0x40
 80004c4:	d01f      	beq.n	8000506 <LL_TIM_OC_EnablePreload+0x62>
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80004cc:	d019      	beq.n	8000502 <LL_TIM_OC_EnablePreload+0x5e>
 80004ce:	683b      	ldr	r3, [r7, #0]
 80004d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80004d4:	d013      	beq.n	80004fe <LL_TIM_OC_EnablePreload+0x5a>
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80004dc:	d00d      	beq.n	80004fa <LL_TIM_OC_EnablePreload+0x56>
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80004e4:	d007      	beq.n	80004f6 <LL_TIM_OC_EnablePreload+0x52>
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80004ec:	d101      	bne.n	80004f2 <LL_TIM_OC_EnablePreload+0x4e>
 80004ee:	2308      	movs	r3, #8
 80004f0:	e010      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 80004f2:	2309      	movs	r3, #9
 80004f4:	e00e      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 80004f6:	2307      	movs	r3, #7
 80004f8:	e00c      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 80004fa:	2306      	movs	r3, #6
 80004fc:	e00a      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 80004fe:	2305      	movs	r3, #5
 8000500:	e008      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 8000502:	2304      	movs	r3, #4
 8000504:	e006      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 8000506:	2303      	movs	r3, #3
 8000508:	e004      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 800050a:	2302      	movs	r3, #2
 800050c:	e002      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 800050e:	2301      	movs	r3, #1
 8000510:	e000      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 8000512:	2300      	movs	r3, #0
 8000514:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	3318      	adds	r3, #24
 800051a:	4619      	mov	r1, r3
 800051c:	7bfb      	ldrb	r3, [r7, #15]
 800051e:	4a0a      	ldr	r2, [pc, #40]	; (8000548 <LL_TIM_OC_EnablePreload+0xa4>)
 8000520:	5cd3      	ldrb	r3, [r2, r3]
 8000522:	440b      	add	r3, r1
 8000524:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000526:	68bb      	ldr	r3, [r7, #8]
 8000528:	681a      	ldr	r2, [r3, #0]
 800052a:	7bfb      	ldrb	r3, [r7, #15]
 800052c:	4907      	ldr	r1, [pc, #28]	; (800054c <LL_TIM_OC_EnablePreload+0xa8>)
 800052e:	5ccb      	ldrb	r3, [r1, r3]
 8000530:	4619      	mov	r1, r3
 8000532:	2308      	movs	r3, #8
 8000534:	408b      	lsls	r3, r1
 8000536:	431a      	orrs	r2, r3
 8000538:	68bb      	ldr	r3, [r7, #8]
 800053a:	601a      	str	r2, [r3, #0]
}
 800053c:	bf00      	nop
 800053e:	3714      	adds	r7, #20
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr
 8000548:	0800a8e4 	.word	0x0800a8e4
 800054c:	0800a8f0 	.word	0x0800a8f0

08000550 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
 8000558:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	689b      	ldr	r3, [r3, #8]
 800055e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8000562:	f023 0307 	bic.w	r3, r3, #7
 8000566:	683a      	ldr	r2, [r7, #0]
 8000568:	431a      	orrs	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	609a      	str	r2, [r3, #8]
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800057a:	b480      	push	{r7}
 800057c:	b083      	sub	sp, #12
 800057e:	af00      	add	r7, sp, #0
 8000580:	6078      	str	r0, [r7, #4]
 8000582:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800058c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000590:	683a      	ldr	r2, [r7, #0]
 8000592:	431a      	orrs	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	605a      	str	r2, [r3, #4]
}
 8000598:	bf00      	nop
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr

080005a4 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	689b      	ldr	r3, [r3, #8]
 80005b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	609a      	str	r2, [r3, #8]
}
 80005b8:	bf00      	nop
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr

080005c4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f043 0201 	orr.w	r2, r3, #1
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	601a      	str	r2, [r3, #0]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000604:	b480      	push	{r7}
 8000606:	b089      	sub	sp, #36	; 0x24
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	3308      	adds	r3, #8
 8000612:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	e853 3f00 	ldrex	r3, [r3]
 800061a:	60bb      	str	r3, [r7, #8]
   return(result);
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	075b      	lsls	r3, r3, #29
 8000626:	4313      	orrs	r3, r2
 8000628:	61fb      	str	r3, [r7, #28]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	3308      	adds	r3, #8
 800062e:	69fa      	ldr	r2, [r7, #28]
 8000630:	61ba      	str	r2, [r7, #24]
 8000632:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000634:	6979      	ldr	r1, [r7, #20]
 8000636:	69ba      	ldr	r2, [r7, #24]
 8000638:	e841 2300 	strex	r3, r2, [r1]
 800063c:	613b      	str	r3, [r7, #16]
   return(result);
 800063e:	693b      	ldr	r3, [r7, #16]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d1e4      	bne.n	800060e <LL_USART_SetTXFIFOThreshold+0xa>
}
 8000644:	bf00      	nop
 8000646:	bf00      	nop
 8000648:	3724      	adds	r7, #36	; 0x24
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000652:	b480      	push	{r7}
 8000654:	b089      	sub	sp, #36	; 0x24
 8000656:	af00      	add	r7, sp, #0
 8000658:	6078      	str	r0, [r7, #4]
 800065a:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	3308      	adds	r3, #8
 8000660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	e853 3f00 	ldrex	r3, [r3]
 8000668:	60bb      	str	r3, [r7, #8]
   return(result);
 800066a:	68bb      	ldr	r3, [r7, #8]
 800066c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	065b      	lsls	r3, r3, #25
 8000674:	4313      	orrs	r3, r2
 8000676:	61fb      	str	r3, [r7, #28]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3308      	adds	r3, #8
 800067c:	69fa      	ldr	r2, [r7, #28]
 800067e:	61ba      	str	r2, [r7, #24]
 8000680:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000682:	6979      	ldr	r1, [r7, #20]
 8000684:	69ba      	ldr	r2, [r7, #24]
 8000686:	e841 2300 	strex	r3, r2, [r1]
 800068a:	613b      	str	r3, [r7, #16]
   return(result);
 800068c:	693b      	ldr	r3, [r7, #16]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1e4      	bne.n	800065c <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000692:	bf00      	nop
 8000694:	bf00      	nop
 8000696:	3724      	adds	r7, #36	; 0x24
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr

080006a0 <LL_USART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	689b      	ldr	r3, [r3, #8]
 80006ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	609a      	str	r2, [r3, #8]
}
 80006b4:	bf00      	nop
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	609a      	str	r2, [r3, #8]
}
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr

080006ec <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	69db      	ldr	r3, [r3, #28]
 80006f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000700:	d101      	bne.n	8000706 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000702:	2301      	movs	r3, #1
 8000704:	e000      	b.n	8000708 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000706:	2300      	movs	r3, #0
}
 8000708:	4618      	mov	r0, r3
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr

08000714 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	69db      	ldr	r3, [r3, #28]
 8000720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000724:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000728:	d101      	bne.n	800072e <LL_USART_IsActiveFlag_REACK+0x1a>
 800072a:	2301      	movs	r3, #1
 800072c:	e000      	b.n	8000730 <LL_USART_IsActiveFlag_REACK+0x1c>
 800072e:	2300      	movs	r3, #0
}
 8000730:	4618      	mov	r0, r3
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	683a      	ldr	r2, [r7, #0]
 800074a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800074c:	bf00      	nop
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000762:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000764:	4907      	ldr	r1, [pc, #28]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4313      	orrs	r3, r2
 800076a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800076e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4013      	ands	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000776:	68fb      	ldr	r3, [r7, #12]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	40021000 	.word	0x40021000

08000788 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000790:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000792:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000794:	4907      	ldr	r1, [pc, #28]	; (80007b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4313      	orrs	r3, r2
 800079a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800079c:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 800079e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4013      	ands	r3, r2
 80007a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007a6:	68fb      	ldr	r3, [r7, #12]
}
 80007a8:	bf00      	nop
 80007aa:	3714      	adds	r7, #20
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	40021000 	.word	0x40021000

080007b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007bc:	f001 f80b 	bl	80017d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c0:	f000 f856 	bl	8000870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c4:	f000 fb8e 	bl	8000ee4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80007c8:	f000 fa52 	bl	8000c70 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80007cc:	f000 fa16 	bl	8000bfc <MX_TIM6_Init>
  MX_TIM4_Init();
 80007d0:	f000 f9a4 	bl	8000b1c <MX_TIM4_Init>
  MX_FMC_Init();
 80007d4:	f000 fb1e 	bl	8000e14 <MX_FMC_Init>
  MX_DMA_Init();
 80007d8:	f000 faf2 	bl	8000dc0 <MX_DMA_Init>
  MX_ADC4_Init();
 80007dc:	f000 f894 	bl	8000908 <MX_ADC4_Init>
  MX_TIM1_Init();
 80007e0:	f000 f948 	bl	8000a74 <MX_TIM1_Init>
  MX_SPI1_Init();
 80007e4:	f000 f908 	bl	80009f8 <MX_SPI1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

/////	INIT FUNCTIONS	 //////////////////////////////////
  LED_init();
 80007e8:	f006 fe70 	bl	80074cc <LED_init>
  KBD_init();
 80007ec:	f007 fbfa 	bl	8007fe4 <KBD_init>
  SCI_init();
 80007f0:	f007 f816 	bl	8007820 <SCI_init>
  PSERV_init();
 80007f4:	f008 f8c0 	bl	8008978 <PSERV_init>
  PSERV_enable(); 	//Za≈æene periodic services (branje tipkovnice)
 80007f8:	f008 f8ce 	bl	8008998 <PSERV_enable>
  LCD_Init(); 		//Vsebuje tudi init za backlight
 80007fc:	f007 fd41 	bl	8008282 <LCD_Init>
  LCD_uGUI_init();
 8000800:	f007 fd92 	bl	8008328 <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 8000804:	4918      	ldr	r1, [pc, #96]	; (8000868 <main+0xb0>)
 8000806:	4819      	ldr	r0, [pc, #100]	; (800086c <main+0xb4>)
 8000808:	f007 fa64 	bl	8007cd4 <JOY_init>


  //Prvi znak zivljenja
  LCD_uGUI_demo_Misko3(); //To mi deli borut
 800080c:	f007 fdb8 	bl	8008380 <LCD_uGUI_demo_Misko3>

  LEDs_on(0b10101010);
 8000810:	20aa      	movs	r0, #170	; 0xaa
 8000812:	f006 fee1 	bl	80075d8 <LEDs_on>
  HAL_Delay(200);
 8000816:	20c8      	movs	r0, #200	; 0xc8
 8000818:	f001 f84e 	bl	80018b8 <HAL_Delay>
  LEDs_off(LEDs_read());
 800081c:	f006 ff60 	bl	80076e0 <LEDs_read>
 8000820:	4603      	mov	r3, r0
 8000822:	4618      	mov	r0, r3
 8000824:	f006 ff06 	bl	8007634 <LEDs_off>
  LEDs_on(0b01010101);
 8000828:	2055      	movs	r0, #85	; 0x55
 800082a:	f006 fed5 	bl	80075d8 <LEDs_on>
  HAL_Delay(200);
 800082e:	20c8      	movs	r0, #200	; 0xc8
 8000830:	f001 f842 	bl	80018b8 <HAL_Delay>
  LEDs_off(LEDs_read());
 8000834:	f006 ff54 	bl	80076e0 <LEDs_read>
 8000838:	4603      	mov	r3, r0
 800083a:	4618      	mov	r0, r3
 800083c:	f006 fefa 	bl	8007634 <LEDs_off>
  LEDs_on(0b10101010);
 8000840:	20aa      	movs	r0, #170	; 0xaa
 8000842:	f006 fec9 	bl	80075d8 <LEDs_on>
  HAL_Delay(200);
 8000846:	20c8      	movs	r0, #200	; 0xc8
 8000848:	f001 f836 	bl	80018b8 <HAL_Delay>
  LEDs_write(0);
 800084c:	2000      	movs	r0, #0
 800084e:	f006 ff1f 	bl	8007690 <LEDs_write>
  //LCD_BKLT_demo();

  //LCD_demo_simple();

  //TIMUT_stopwatch_demo();
  JOY_calibrate();
 8000852:	f007 fac9 	bl	8007de8 <JOY_calibrate>


  while (1)
  {
	  JOY_LED_demo();
 8000856:	f007 fb6f 	bl	8007f38 <JOY_LED_demo>

	  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); //pospravi qC v spanje
 800085a:	2101      	movs	r1, #1
 800085c:	2000      	movs	r0, #0
 800085e:	f003 f871 	bl	8003944 <HAL_PWR_EnterSLEEPMode>
	  LCD_TCH_demo();
 8000862:	f007 fdff 	bl	8008464 <LCD_TCH_demo>
	  JOY_LED_demo();
 8000866:	e7f6      	b.n	8000856 <main+0x9e>
 8000868:	200001cc 	.word	0x200001cc
 800086c:	2000009c 	.word	0x2000009c

08000870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b094      	sub	sp, #80	; 0x50
 8000874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000876:	f107 0318 	add.w	r3, r7, #24
 800087a:	2238      	movs	r2, #56	; 0x38
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f008 ffa2 	bl	80097c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
 800088e:	60da      	str	r2, [r3, #12]
 8000890:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000892:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000896:	f003 f887 	bl	80039a8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800089a:	2302      	movs	r3, #2
 800089c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800089e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008a2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008a4:	2340      	movs	r3, #64	; 0x40
 80008a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a8:	2302      	movs	r3, #2
 80008aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008ac:	2302      	movs	r3, #2
 80008ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80008b0:	2304      	movs	r3, #4
 80008b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 80008b4:	2348      	movs	r3, #72	; 0x48
 80008b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008b8:	2302      	movs	r3, #2
 80008ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008bc:	2302      	movs	r3, #2
 80008be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008c0:	2302      	movs	r3, #2
 80008c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c4:	f107 0318 	add.w	r3, r7, #24
 80008c8:	4618      	mov	r0, r3
 80008ca:	f003 f969 	bl	8003ba0 <HAL_RCC_OscConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80008d4:	f000 fc54 	bl	8001180 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d8:	230f      	movs	r3, #15
 80008da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008dc:	2303      	movs	r3, #3
 80008de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2104      	movs	r1, #4
 80008f0:	4618      	mov	r0, r3
 80008f2:	f003 fc6d 	bl	80041d0 <HAL_RCC_ClockConfig>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80008fc:	f000 fc40 	bl	8001180 <Error_Handler>
  }
}
 8000900:	bf00      	nop
 8000902:	3750      	adds	r7, #80	; 0x50
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}

08000908 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b088      	sub	sp, #32
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800090e:	463b      	mov	r3, r7
 8000910:	2220      	movs	r2, #32
 8000912:	2100      	movs	r1, #0
 8000914:	4618      	mov	r0, r3
 8000916:	f008 ff57 	bl	80097c8 <memset>
  /* USER CODE BEGIN ADC4_Init 1 */

  /* USER CODE END ADC4_Init 1 */
  /** Common config
  */
  hadc4.Instance = ADC4;
 800091a:	4b33      	ldr	r3, [pc, #204]	; (80009e8 <MX_ADC4_Init+0xe0>)
 800091c:	4a33      	ldr	r2, [pc, #204]	; (80009ec <MX_ADC4_Init+0xe4>)
 800091e:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000920:	4b31      	ldr	r3, [pc, #196]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000922:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000926:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000928:	4b2f      	ldr	r3, [pc, #188]	; (80009e8 <MX_ADC4_Init+0xe0>)
 800092a:	2200      	movs	r2, #0
 800092c:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800092e:	4b2e      	ldr	r3, [pc, #184]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000930:	2200      	movs	r2, #0
 8000932:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8000934:	4b2c      	ldr	r3, [pc, #176]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000936:	2200      	movs	r2, #0
 8000938:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800093a:	4b2b      	ldr	r3, [pc, #172]	; (80009e8 <MX_ADC4_Init+0xe0>)
 800093c:	2201      	movs	r2, #1
 800093e:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000940:	4b29      	ldr	r3, [pc, #164]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000942:	2204      	movs	r2, #4
 8000944:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000946:	4b28      	ldr	r3, [pc, #160]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000948:	2200      	movs	r2, #0
 800094a:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800094c:	4b26      	ldr	r3, [pc, #152]	; (80009e8 <MX_ADC4_Init+0xe0>)
 800094e:	2200      	movs	r2, #0
 8000950:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 8000952:	4b25      	ldr	r3, [pc, #148]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000954:	2202      	movs	r2, #2
 8000956:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8000958:	4b23      	ldr	r3, [pc, #140]	; (80009e8 <MX_ADC4_Init+0xe0>)
 800095a:	2200      	movs	r2, #0
 800095c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000960:	4b21      	ldr	r3, [pc, #132]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000962:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8000966:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000968:	4b1f      	ldr	r3, [pc, #124]	; (80009e8 <MX_ADC4_Init+0xe0>)
 800096a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800096e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8000970:	4b1d      	ldr	r3, [pc, #116]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000972:	2201      	movs	r2, #1
 8000974:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000978:	4b1b      	ldr	r3, [pc, #108]	; (80009e8 <MX_ADC4_Init+0xe0>)
 800097a:	2200      	movs	r2, #0
 800097c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 800097e:	4b1a      	ldr	r3, [pc, #104]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000980:	2200      	movs	r2, #0
 8000982:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000986:	4818      	ldr	r0, [pc, #96]	; (80009e8 <MX_ADC4_Init+0xe0>)
 8000988:	f001 fa00 	bl	8001d8c <HAL_ADC_Init>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_ADC4_Init+0x8e>
  {
    Error_Handler();
 8000992:	f000 fbf5 	bl	8001180 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000996:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <MX_ADC4_Init+0xe8>)
 8000998:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800099a:	2306      	movs	r3, #6
 800099c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800099e:	2307      	movs	r3, #7
 80009a0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009a2:	237f      	movs	r3, #127	; 0x7f
 80009a4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009a6:	2304      	movs	r3, #4
 80009a8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009ae:	463b      	mov	r3, r7
 80009b0:	4619      	mov	r1, r3
 80009b2:	480d      	ldr	r0, [pc, #52]	; (80009e8 <MX_ADC4_Init+0xe0>)
 80009b4:	f001 fc9e 	bl	80022f4 <HAL_ADC_ConfigChannel>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_ADC4_Init+0xba>
  {
    Error_Handler();
 80009be:	f000 fbdf 	bl	8001180 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80009c2:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <MX_ADC4_Init+0xec>)
 80009c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009c6:	230c      	movs	r3, #12
 80009c8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009ca:	463b      	mov	r3, r7
 80009cc:	4619      	mov	r1, r3
 80009ce:	4806      	ldr	r0, [pc, #24]	; (80009e8 <MX_ADC4_Init+0xe0>)
 80009d0:	f001 fc90 	bl	80022f4 <HAL_ADC_ConfigChannel>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_ADC4_Init+0xd6>
  {
    Error_Handler();
 80009da:	f000 fbd1 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	3720      	adds	r7, #32
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	2000009c 	.word	0x2000009c
 80009ec:	50000500 	.word	0x50000500
 80009f0:	10c00010 	.word	0x10c00010
 80009f4:	14f00020 	.word	0x14f00020

080009f8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009fc:	4b1b      	ldr	r3, [pc, #108]	; (8000a6c <MX_SPI1_Init+0x74>)
 80009fe:	4a1c      	ldr	r2, [pc, #112]	; (8000a70 <MX_SPI1_Init+0x78>)
 8000a00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a02:	4b1a      	ldr	r3, [pc, #104]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a04:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a0a:	4b18      	ldr	r3, [pc, #96]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a10:	4b16      	ldr	r3, [pc, #88]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a12:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000a16:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a18:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a1e:	4b13      	ldr	r3, [pc, #76]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a24:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a2a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a2e:	2228      	movs	r2, #40	; 0x28
 8000a30:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a46:	2207      	movs	r2, #7
 8000a48:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <MX_SPI1_Init+0x74>)
 8000a58:	f003 ffec 	bl	8004a34 <HAL_SPI_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000a62:	f000 fb8d 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000168 	.word	0x20000168
 8000a70:	40013000 	.word	0x40013000

08000a74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b088      	sub	sp, #32
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a7a:	f107 0310 	add.w	r3, r7, #16
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
 8000a90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a92:	4b20      	ldr	r3, [pc, #128]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000a94:	4a20      	ldr	r2, [pc, #128]	; (8000b18 <MX_TIM1_Init+0xa4>)
 8000a96:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14399;
 8000a98:	4b1e      	ldr	r3, [pc, #120]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000a9a:	f643 023f 	movw	r2, #14399	; 0x383f
 8000a9e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa0:	4b1c      	ldr	r3, [pc, #112]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90;
 8000aa6:	4b1b      	ldr	r3, [pc, #108]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000aa8:	225a      	movs	r2, #90	; 0x5a
 8000aaa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aac:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ab2:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab8:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000abe:	4815      	ldr	r0, [pc, #84]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000ac0:	f004 fd90 	bl	80055e4 <HAL_TIM_Base_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000aca:	f000 fb59 	bl	8001180 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ace:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ad2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ad4:	f107 0310 	add.w	r3, r7, #16
 8000ad8:	4619      	mov	r1, r3
 8000ada:	480e      	ldr	r0, [pc, #56]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000adc:	f004 fe4a 	bl	8005774 <HAL_TIM_ConfigClockSource>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000ae6:	f000 fb4b 	bl	8001180 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000aea:	2320      	movs	r3, #32
 8000aec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000aee:	2300      	movs	r3, #0
 8000af0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	4619      	mov	r1, r3
 8000afa:	4806      	ldr	r0, [pc, #24]	; (8000b14 <MX_TIM1_Init+0xa0>)
 8000afc:	f005 f894 	bl	8005c28 <HAL_TIMEx_MasterConfigSynchronization>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000b06:	f000 fb3b 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b0a:	bf00      	nop
 8000b0c:	3720      	adds	r7, #32
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200001cc 	.word	0x200001cc
 8000b18:	40012c00 	.word	0x40012c00

08000b1c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b094      	sub	sp, #80	; 0x50
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000b22:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	60da      	str	r2, [r3, #12]
 8000b30:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000b32:	f107 031c 	add.w	r3, r7, #28
 8000b36:	2220      	movs	r2, #32
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f008 fe44 	bl	80097c8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
 8000b4c:	611a      	str	r2, [r3, #16]
 8000b4e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8000b50:	2004      	movs	r0, #4
 8000b52:	f7ff fe19 	bl	8000788 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 14399;
 8000b56:	f643 033f 	movw	r3, #14399	; 0x383f
 8000b5a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 99;
 8000b60:	2363      	movs	r3, #99	; 0x63
 8000b62:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000b64:	2300      	movs	r3, #0
 8000b66:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8000b68:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4821      	ldr	r0, [pc, #132]	; (8000bf4 <MX_TIM4_Init+0xd8>)
 8000b70:	f005 ff44 	bl	80069fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8000b74:	481f      	ldr	r0, [pc, #124]	; (8000bf4 <MX_TIM4_Init+0xd8>)
 8000b76:	f7ff fc2c 	bl	80003d2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	481d      	ldr	r0, [pc, #116]	; (8000bf4 <MX_TIM4_Init+0xd8>)
 8000b7e:	f7ff fce7 	bl	8000550 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8000b82:	2101      	movs	r1, #1
 8000b84:	481b      	ldr	r0, [pc, #108]	; (8000bf4 <MX_TIM4_Init+0xd8>)
 8000b86:	f7ff fc8d 	bl	80004a4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000b8a:	2360      	movs	r3, #96	; 0x60
 8000b8c:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	4813      	ldr	r0, [pc, #76]	; (8000bf4 <MX_TIM4_Init+0xd8>)
 8000ba8:	f005 ffca 	bl	8006b40 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 8000bac:	2101      	movs	r1, #1
 8000bae:	4811      	ldr	r0, [pc, #68]	; (8000bf4 <MX_TIM4_Init+0xd8>)
 8000bb0:	f7ff fc20 	bl	80003f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	480f      	ldr	r0, [pc, #60]	; (8000bf4 <MX_TIM4_Init+0xd8>)
 8000bb8:	f7ff fcdf 	bl	800057a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8000bbc:	480d      	ldr	r0, [pc, #52]	; (8000bf4 <MX_TIM4_Init+0xd8>)
 8000bbe:	f7ff fcf1 	bl	80005a4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000bc2:	2002      	movs	r0, #2
 8000bc4:	f7ff fdc8 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  */
  GPIO_InitStruct.Pin = LCD_BKLT_Pin;
 8000bc8:	2340      	movs	r3, #64	; 0x40
 8000bca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(LCD_BKLT_GPIO_Port, &GPIO_InitStruct);
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	4619      	mov	r1, r3
 8000be4:	4804      	ldr	r0, [pc, #16]	; (8000bf8 <MX_TIM4_Init+0xdc>)
 8000be6:	f005 fb5c 	bl	80062a2 <LL_GPIO_Init>

}
 8000bea:	bf00      	nop
 8000bec:	3750      	adds	r7, #80	; 0x50
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40000800 	.word	0x40000800
 8000bf8:	48000400 	.word	0x48000400

08000bfc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8000c10:	2010      	movs	r0, #16
 8000c12:	f7ff fdb9 	bl	8000788 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000c16:	f7ff fb53 	bl	80002c0 <__NVIC_GetPriorityGrouping>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	210f      	movs	r1, #15
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fba3 	bl	800036c <NVIC_EncodePriority>
 8000c26:	4603      	mov	r3, r0
 8000c28:	4619      	mov	r1, r3
 8000c2a:	2036      	movs	r0, #54	; 0x36
 8000c2c:	f7ff fb74 	bl	8000318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c30:	2036      	movs	r0, #54	; 0x36
 8000c32:	f7ff fb53 	bl	80002dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 143;
 8000c36:	238f      	movs	r3, #143	; 0x8f
 8000c38:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 8000c3e:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000c42:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8000c44:	1d3b      	adds	r3, r7, #4
 8000c46:	4619      	mov	r1, r3
 8000c48:	4808      	ldr	r0, [pc, #32]	; (8000c6c <MX_TIM6_Init+0x70>)
 8000c4a:	f005 fed7 	bl	80069fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8000c4e:	4807      	ldr	r0, [pc, #28]	; (8000c6c <MX_TIM6_Init+0x70>)
 8000c50:	f7ff fbbf 	bl	80003d2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8000c54:	2100      	movs	r1, #0
 8000c56:	4805      	ldr	r0, [pc, #20]	; (8000c6c <MX_TIM6_Init+0x70>)
 8000c58:	f7ff fc8f 	bl	800057a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8000c5c:	4803      	ldr	r0, [pc, #12]	; (8000c6c <MX_TIM6_Init+0x70>)
 8000c5e:	f7ff fca1 	bl	80005a4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000c62:	bf00      	nop
 8000c64:	3718      	adds	r7, #24
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40001000 	.word	0x40001000

08000c70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b0a4      	sub	sp, #144	; 0x90
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000c76:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c7a:	2220      	movs	r2, #32
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f008 fda2 	bl	80097c8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
 8000c94:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2254      	movs	r2, #84	; 0x54
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f008 fd93 	bl	80097c8 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ca2:	2304      	movs	r3, #4
 8000ca4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	4618      	mov	r0, r3
 8000cae:	f003 fc73 	bl	8004598 <HAL_RCCEx_PeriphCLKConfig>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_USART3_UART_Init+0x4c>
  {
    Error_Handler();
 8000cb8:	f000 fa62 	bl	8001180 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8000cbc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000cc0:	f7ff fd62 	bl	8000788 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000cc4:	2002      	movs	r0, #2
 8000cc6:	f7ff fd47 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB8-BOOT0   ------> USART3_RX
  PB9   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = USART_3_RX_Pin;
 8000cca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cce:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000ce0:	2307      	movs	r3, #7
 8000ce2:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(USART_3_RX_GPIO_Port, &GPIO_InitStruct);
 8000ce4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4833      	ldr	r0, [pc, #204]	; (8000db8 <MX_USART3_UART_Init+0x148>)
 8000cec:	f005 fad9 	bl	80062a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = USART_3_TX_Pin;
 8000cf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cf4:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d02:	2300      	movs	r3, #0
 8000d04:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000d06:	2307      	movs	r3, #7
 8000d08:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(USART_3_TX_GPIO_Port, &GPIO_InitStruct);
 8000d0a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4829      	ldr	r0, [pc, #164]	; (8000db8 <MX_USART3_UART_Init+0x148>)
 8000d12:	f005 fac6 	bl	80062a2 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000d16:	f7ff fad3 	bl	80002c0 <__NVIC_GetPriorityGrouping>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fb23 	bl	800036c <NVIC_EncodePriority>
 8000d26:	4603      	mov	r3, r0
 8000d28:	4619      	mov	r1, r3
 8000d2a:	2027      	movs	r0, #39	; 0x27
 8000d2c:	f7ff faf4 	bl	8000318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8000d30:	2027      	movs	r0, #39	; 0x27
 8000d32:	f7ff fad3 	bl	80002dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	673b      	str	r3, [r7, #112]	; 0x70
  USART_InitStruct.BaudRate = 115200;
 8000d3a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000d3e:	677b      	str	r3, [r7, #116]	; 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000d40:	2300      	movs	r3, #0
 8000d42:	67bb      	str	r3, [r7, #120]	; 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000d44:	2300      	movs	r3, #0
 8000d46:	67fb      	str	r3, [r7, #124]	; 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000d4e:	230c      	movs	r3, #12
 8000d50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  LL_USART_Init(USART3, &USART_InitStruct);
 8000d60:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000d64:	4619      	mov	r1, r3
 8000d66:	4815      	ldr	r0, [pc, #84]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000d68:	f006 fae0 	bl	800732c <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4813      	ldr	r0, [pc, #76]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000d70:	f7ff fc48 	bl	8000604 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8000d74:	2100      	movs	r1, #0
 8000d76:	4811      	ldr	r0, [pc, #68]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000d78:	f7ff fc6b 	bl	8000652 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 8000d7c:	480f      	ldr	r0, [pc, #60]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000d7e:	f7ff fc31 	bl	80005e4 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART3);
 8000d82:	480e      	ldr	r0, [pc, #56]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000d84:	f7ff fc8c 	bl	80006a0 <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART3);
 8000d88:	480c      	ldr	r0, [pc, #48]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000d8a:	f7ff fc99 	bl	80006c0 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 8000d8e:	480b      	ldr	r0, [pc, #44]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000d90:	f7ff fc18 	bl	80005c4 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 8000d94:	bf00      	nop
 8000d96:	4809      	ldr	r0, [pc, #36]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000d98:	f7ff fca8 	bl	80006ec <LL_USART_IsActiveFlag_TEACK>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d0f9      	beq.n	8000d96 <MX_USART3_UART_Init+0x126>
 8000da2:	4806      	ldr	r0, [pc, #24]	; (8000dbc <MX_USART3_UART_Init+0x14c>)
 8000da4:	f7ff fcb6 	bl	8000714 <LL_USART_IsActiveFlag_REACK>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d0f3      	beq.n	8000d96 <MX_USART3_UART_Init+0x126>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dae:	bf00      	nop
 8000db0:	bf00      	nop
 8000db2:	3790      	adds	r7, #144	; 0x90
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	48000400 	.word	0x48000400
 8000dbc:	40004800 	.word	0x40004800

08000dc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000dc6:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <MX_DMA_Init+0x50>)
 8000dc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000dca:	4a11      	ldr	r2, [pc, #68]	; (8000e10 <MX_DMA_Init+0x50>)
 8000dcc:	f043 0304 	orr.w	r3, r3, #4
 8000dd0:	6493      	str	r3, [r2, #72]	; 0x48
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	; (8000e10 <MX_DMA_Init+0x50>)
 8000dd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000dd6:	f003 0304 	and.w	r3, r3, #4
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dde:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <MX_DMA_Init+0x50>)
 8000de0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000de2:	4a0b      	ldr	r2, [pc, #44]	; (8000e10 <MX_DMA_Init+0x50>)
 8000de4:	f043 0301 	orr.w	r3, r3, #1
 8000de8:	6493      	str	r3, [r2, #72]	; 0x48
 8000dea:	4b09      	ldr	r3, [pc, #36]	; (8000e10 <MX_DMA_Init+0x50>)
 8000dec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	603b      	str	r3, [r7, #0]
 8000df4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2100      	movs	r1, #0
 8000dfa:	200b      	movs	r0, #11
 8000dfc:	f002 f979 	bl	80030f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e00:	200b      	movs	r0, #11
 8000e02:	f002 f990 	bl	8003126 <HAL_NVIC_EnableIRQ>

}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40021000 	.word	0x40021000

08000e14 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	2220      	movs	r2, #32
 8000e1e:	2100      	movs	r1, #0
 8000e20:	4618      	mov	r0, r3
 8000e22:	f008 fcd1 	bl	80097c8 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000e26:	4b2d      	ldr	r3, [pc, #180]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e28:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000e2c:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000e2e:	4b2b      	ldr	r3, [pc, #172]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e30:	4a2b      	ldr	r2, [pc, #172]	; (8000ee0 <MX_FMC_Init+0xcc>)
 8000e32:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000e34:	4b29      	ldr	r3, [pc, #164]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000e3a:	4b28      	ldr	r3, [pc, #160]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8000e40:	4b26      	ldr	r3, [pc, #152]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000e46:	4b25      	ldr	r3, [pc, #148]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e48:	2210      	movs	r2, #16
 8000e4a:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8000e4c:	4b23      	ldr	r3, [pc, #140]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000e52:	4b22      	ldr	r3, [pc, #136]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000e58:	4b20      	ldr	r3, [pc, #128]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8000e5e:	4b1f      	ldr	r3, [pc, #124]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e64:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000e66:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000e6c:	4b1b      	ldr	r3, [pc, #108]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000e72:	4b1a      	ldr	r3, [pc, #104]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000e78:	4b18      	ldr	r3, [pc, #96]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000e7e:	4b17      	ldr	r3, [pc, #92]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000e84:	4b15      	ldr	r3, [pc, #84]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8000e8a:	4b14      	ldr	r3, [pc, #80]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000e90:	4b12      	ldr	r3, [pc, #72]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8000e96:	4b11      	ldr	r3, [pc, #68]	; (8000edc <MX_FMC_Init+0xc8>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000ea2:	230f      	movs	r3, #15
 8000ea4:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000eb2:	2310      	movs	r3, #16
 8000eb4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000eb6:	2311      	movs	r3, #17
 8000eb8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000ebe:	463b      	mov	r3, r7
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4805      	ldr	r0, [pc, #20]	; (8000edc <MX_FMC_Init+0xc8>)
 8000ec6:	f004 fb45 	bl	8005554 <HAL_SRAM_Init>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 8000ed0:	f000 f956 	bl	8001180 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000ed4:	bf00      	nop
 8000ed6:	3720      	adds	r7, #32
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000218 	.word	0x20000218
 8000ee0:	a0000104 	.word	0xa0000104

08000ee4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	463b      	mov	r3, r7
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]
 8000ef6:	611a      	str	r2, [r3, #16]
 8000ef8:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000efa:	2004      	movs	r0, #4
 8000efc:	f7ff fc2c 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8000f00:	2020      	movs	r0, #32
 8000f02:	f7ff fc29 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8000f06:	2010      	movs	r0, #16
 8000f08:	f7ff fc26 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000f0c:	2002      	movs	r0, #2
 8000f0e:	f7ff fc23 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8000f12:	2008      	movs	r0, #8
 8000f14:	f7ff fc20 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8000f18:	2040      	movs	r0, #64	; 0x40
 8000f1a:	f7ff fc1d 	bl	8000758 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_1_GPIO_Port, LED_1_Pin);
 8000f1e:	2108      	movs	r1, #8
 8000f20:	4892      	ldr	r0, [pc, #584]	; (800116c <MX_GPIO_Init+0x288>)
 8000f22:	f7ff fc0b 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_2_GPIO_Port, LED_2_Pin);
 8000f26:	2110      	movs	r1, #16
 8000f28:	4890      	ldr	r0, [pc, #576]	; (800116c <MX_GPIO_Init+0x288>)
 8000f2a:	f7ff fc07 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_3_GPIO_Port, LED_3_Pin);
 8000f2e:	2120      	movs	r1, #32
 8000f30:	488e      	ldr	r0, [pc, #568]	; (800116c <MX_GPIO_Init+0x288>)
 8000f32:	f7ff fc03 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_4_GPIO_Port, LED_4_Pin);
 8000f36:	2101      	movs	r1, #1
 8000f38:	488d      	ldr	r0, [pc, #564]	; (8001170 <MX_GPIO_Init+0x28c>)
 8000f3a:	f7ff fbff 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_5_GPIO_Port, LED_5_Pin);
 8000f3e:	2102      	movs	r1, #2
 8000f40:	488b      	ldr	r0, [pc, #556]	; (8001170 <MX_GPIO_Init+0x28c>)
 8000f42:	f7ff fbfb 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_6_GPIO_Port, LED_6_Pin);
 8000f46:	2104      	movs	r1, #4
 8000f48:	4889      	ldr	r0, [pc, #548]	; (8001170 <MX_GPIO_Init+0x28c>)
 8000f4a:	f7ff fbf7 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_7_GPIO_Port, LED_7_Pin);
 8000f4e:	2108      	movs	r1, #8
 8000f50:	4887      	ldr	r0, [pc, #540]	; (8001170 <MX_GPIO_Init+0x28c>)
 8000f52:	f7ff fbf3 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_0_GPIO_Port, LED_0_Pin);
 8000f56:	2104      	movs	r1, #4
 8000f58:	4884      	ldr	r0, [pc, #528]	; (800116c <MX_GPIO_Init+0x288>)
 8000f5a:	f7ff fbef 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_RST_GPIO_Port, LCD_RST_Pin);
 8000f5e:	2108      	movs	r1, #8
 8000f60:	4884      	ldr	r0, [pc, #528]	; (8001174 <MX_GPIO_Init+0x290>)
 8000f62:	f7ff fbeb 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_pending_request_GPIO_Port, TCH_pending_request_Pin);
 8000f66:	2140      	movs	r1, #64	; 0x40
 8000f68:	4882      	ldr	r0, [pc, #520]	; (8001174 <MX_GPIO_Init+0x290>)
 8000f6a:	f7ff fbe7 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_ChipSelect_GPIO_Port, TCH_ChipSelect_Pin);
 8000f6e:	2102      	movs	r1, #2
 8000f70:	4881      	ldr	r0, [pc, #516]	; (8001178 <MX_GPIO_Init+0x294>)
 8000f72:	f7ff fbe3 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = JOY_BTN_Pin;
 8000f76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f7a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f80:	2301      	movs	r3, #1
 8000f82:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(JOY_BTN_GPIO_Port, &GPIO_InitStruct);
 8000f84:	463b      	mov	r3, r7
 8000f86:	4619      	mov	r1, r3
 8000f88:	4879      	ldr	r0, [pc, #484]	; (8001170 <MX_GPIO_Init+0x28c>)
 8000f8a:	f005 f98a 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_ESC_Pin;
 8000f8e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f92:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000f94:	2300      	movs	r3, #0
 8000f96:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_ESC_GPIO_Port, &GPIO_InitStruct);
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4873      	ldr	r0, [pc, #460]	; (8001170 <MX_GPIO_Init+0x28c>)
 8000fa2:	f005 f97e 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_OK_Pin;
 8000fa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000faa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000fac:	2300      	movs	r3, #0
 8000fae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_OK_GPIO_Port, &GPIO_InitStruct);
 8000fb4:	463b      	mov	r3, r7
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	486d      	ldr	r0, [pc, #436]	; (8001170 <MX_GPIO_Init+0x28c>)
 8000fba:	f005 f972 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_1_Pin;
 8000fbe:	2308      	movs	r3, #8
 8000fc0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8000fd2:	463b      	mov	r3, r7
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4865      	ldr	r0, [pc, #404]	; (800116c <MX_GPIO_Init+0x288>)
 8000fd8:	f005 f963 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_2_Pin;
 8000fdc:	2310      	movs	r3, #16
 8000fde:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fec:	2300      	movs	r3, #0
 8000fee:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	485d      	ldr	r0, [pc, #372]	; (800116c <MX_GPIO_Init+0x288>)
 8000ff6:	f005 f954 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_3_Pin;
 8000ffa:	2320      	movs	r3, #32
 8000ffc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ffe:	2301      	movs	r3, #1
 8001000:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_3_GPIO_Port, &GPIO_InitStruct);
 800100e:	463b      	mov	r3, r7
 8001010:	4619      	mov	r1, r3
 8001012:	4856      	ldr	r0, [pc, #344]	; (800116c <MX_GPIO_Init+0x288>)
 8001014:	f005 f945 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_4_Pin;
 8001018:	2301      	movs	r3, #1
 800101a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800101c:	2301      	movs	r3, #1
 800101e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001020:	2300      	movs	r3, #0
 8001022:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001028:	2300      	movs	r3, #0
 800102a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_4_GPIO_Port, &GPIO_InitStruct);
 800102c:	463b      	mov	r3, r7
 800102e:	4619      	mov	r1, r3
 8001030:	484f      	ldr	r0, [pc, #316]	; (8001170 <MX_GPIO_Init+0x28c>)
 8001032:	f005 f936 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_5_Pin;
 8001036:	2302      	movs	r3, #2
 8001038:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800103a:	2301      	movs	r3, #1
 800103c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 800104a:	463b      	mov	r3, r7
 800104c:	4619      	mov	r1, r3
 800104e:	4848      	ldr	r0, [pc, #288]	; (8001170 <MX_GPIO_Init+0x28c>)
 8001050:	f005 f927 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_6_Pin;
 8001054:	2304      	movs	r3, #4
 8001056:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001058:	2301      	movs	r3, #1
 800105a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800105c:	2300      	movs	r3, #0
 800105e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001064:	2300      	movs	r3, #0
 8001066:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_6_GPIO_Port, &GPIO_InitStruct);
 8001068:	463b      	mov	r3, r7
 800106a:	4619      	mov	r1, r3
 800106c:	4840      	ldr	r0, [pc, #256]	; (8001170 <MX_GPIO_Init+0x28c>)
 800106e:	f005 f918 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_7_Pin;
 8001072:	2308      	movs	r3, #8
 8001074:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001076:	2301      	movs	r3, #1
 8001078:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_7_GPIO_Port, &GPIO_InitStruct);
 8001086:	463b      	mov	r3, r7
 8001088:	4619      	mov	r1, r3
 800108a:	4839      	ldr	r0, [pc, #228]	; (8001170 <MX_GPIO_Init+0x28c>)
 800108c:	f005 f909 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_0_Pin;
 8001090:	2304      	movs	r3, #4
 8001092:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001094:	2301      	movs	r3, #1
 8001096:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001098:	2300      	movs	r3, #0
 800109a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010a0:	2300      	movs	r3, #0
 80010a2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_0_GPIO_Port, &GPIO_InitStruct);
 80010a4:	463b      	mov	r3, r7
 80010a6:	4619      	mov	r1, r3
 80010a8:	4830      	ldr	r0, [pc, #192]	; (800116c <MX_GPIO_Init+0x288>)
 80010aa:	f005 f8fa 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 80010ae:	2301      	movs	r3, #1
 80010b0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80010b2:	2300      	movs	r3, #0
 80010b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80010b6:	2301      	movs	r3, #1
 80010b8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 80010ba:	463b      	mov	r3, r7
 80010bc:	4619      	mov	r1, r3
 80010be:	482f      	ldr	r0, [pc, #188]	; (800117c <MX_GPIO_Init+0x298>)
 80010c0:	f005 f8ef 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 80010c4:	2302      	movs	r3, #2
 80010c6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 80010d0:	463b      	mov	r3, r7
 80010d2:	4619      	mov	r1, r3
 80010d4:	4829      	ldr	r0, [pc, #164]	; (800117c <MX_GPIO_Init+0x298>)
 80010d6:	f005 f8e4 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 80010da:	2340      	movs	r3, #64	; 0x40
 80010dc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80010e2:	2301      	movs	r3, #1
 80010e4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 80010e6:	463b      	mov	r3, r7
 80010e8:	4619      	mov	r1, r3
 80010ea:	4824      	ldr	r0, [pc, #144]	; (800117c <MX_GPIO_Init+0x298>)
 80010ec:	f005 f8d9 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 80010f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010f4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80010fa:	2301      	movs	r3, #1
 80010fc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 80010fe:	463b      	mov	r3, r7
 8001100:	4619      	mov	r1, r3
 8001102:	481e      	ldr	r0, [pc, #120]	; (800117c <MX_GPIO_Init+0x298>)
 8001104:	f005 f8cd 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001108:	2308      	movs	r3, #8
 800110a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800110c:	2301      	movs	r3, #1
 800110e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001118:	2300      	movs	r3, #0
 800111a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 800111c:	463b      	mov	r3, r7
 800111e:	4619      	mov	r1, r3
 8001120:	4814      	ldr	r0, [pc, #80]	; (8001174 <MX_GPIO_Init+0x290>)
 8001122:	f005 f8be 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_pending_request_Pin;
 8001126:	2340      	movs	r3, #64	; 0x40
 8001128:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800112a:	2301      	movs	r3, #1
 800112c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_pending_request_GPIO_Port, &GPIO_InitStruct);
 800113a:	463b      	mov	r3, r7
 800113c:	4619      	mov	r1, r3
 800113e:	480d      	ldr	r0, [pc, #52]	; (8001174 <MX_GPIO_Init+0x290>)
 8001140:	f005 f8af 	bl	80062a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_ChipSelect_Pin;
 8001144:	2302      	movs	r3, #2
 8001146:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001148:	2301      	movs	r3, #1
 800114a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800114c:	2300      	movs	r3, #0
 800114e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001154:	2300      	movs	r3, #0
 8001156:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_ChipSelect_GPIO_Port, &GPIO_InitStruct);
 8001158:	463b      	mov	r3, r7
 800115a:	4619      	mov	r1, r3
 800115c:	4806      	ldr	r0, [pc, #24]	; (8001178 <MX_GPIO_Init+0x294>)
 800115e:	f005 f8a0 	bl	80062a2 <LL_GPIO_Init>

}
 8001162:	bf00      	nop
 8001164:	3718      	adds	r7, #24
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	48001400 	.word	0x48001400
 8001170:	48000800 	.word	0x48000800
 8001174:	48000c00 	.word	0x48000c00
 8001178:	48001000 	.word	0x48001000
 800117c:	48001800 	.word	0x48001800

08001180 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001184:	b672      	cpsid	i
}
 8001186:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001188:	e7fe      	b.n	8001188 <Error_Handler+0x8>
	...

0800118c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001192:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <HAL_MspInit+0x44>)
 8001194:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001196:	4a0e      	ldr	r2, [pc, #56]	; (80011d0 <HAL_MspInit+0x44>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6613      	str	r3, [r2, #96]	; 0x60
 800119e:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <HAL_MspInit+0x44>)
 80011a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011aa:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <HAL_MspInit+0x44>)
 80011ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ae:	4a08      	ldr	r2, [pc, #32]	; (80011d0 <HAL_MspInit+0x44>)
 80011b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b4:	6593      	str	r3, [r2, #88]	; 0x58
 80011b6:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <HAL_MspInit+0x44>)
 80011b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80011c2:	f002 fcdd 	bl	8003b80 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40021000 	.word	0x40021000

080011d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b09e      	sub	sp, #120	; 0x78
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011ec:	f107 0310 	add.w	r3, r7, #16
 80011f0:	2254      	movs	r2, #84	; 0x54
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f008 fae7 	bl	80097c8 <memset>
  if(hadc->Instance==ADC4)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a33      	ldr	r2, [pc, #204]	; (80012cc <HAL_ADC_MspInit+0xf8>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d15f      	bne.n	80012c4 <HAL_ADC_MspInit+0xf0>
  /* USER CODE BEGIN ADC4_MspInit 0 */

  /* USER CODE END ADC4_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001204:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001208:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800120a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800120e:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001210:	f107 0310 	add.w	r3, r7, #16
 8001214:	4618      	mov	r0, r3
 8001216:	f003 f9bf 	bl	8004598 <HAL_RCCEx_PeriphCLKConfig>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001220:	f7ff ffae 	bl	8001180 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001224:	4b2a      	ldr	r3, [pc, #168]	; (80012d0 <HAL_ADC_MspInit+0xfc>)
 8001226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001228:	4a29      	ldr	r2, [pc, #164]	; (80012d0 <HAL_ADC_MspInit+0xfc>)
 800122a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800122e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001230:	4b27      	ldr	r3, [pc, #156]	; (80012d0 <HAL_ADC_MspInit+0xfc>)
 8001232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b24      	ldr	r3, [pc, #144]	; (80012d0 <HAL_ADC_MspInit+0xfc>)
 800123e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001240:	4a23      	ldr	r2, [pc, #140]	; (80012d0 <HAL_ADC_MspInit+0xfc>)
 8001242:	f043 0302 	orr.w	r3, r3, #2
 8001246:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001248:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <HAL_ADC_MspInit+0xfc>)
 800124a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	60bb      	str	r3, [r7, #8]
 8001252:	68bb      	ldr	r3, [r7, #8]
    /**ADC4 GPIO Configuration
    PB14     ------> ADC4_IN4
    PB15     ------> ADC4_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001254:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001258:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800125a:	2303      	movs	r3, #3
 800125c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001262:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001266:	4619      	mov	r1, r3
 8001268:	481a      	ldr	r0, [pc, #104]	; (80012d4 <HAL_ADC_MspInit+0x100>)
 800126a:	f002 f9e9 	bl	8003640 <HAL_GPIO_Init>

    /* ADC4 DMA Init */
    /* ADC4 Init */
    hdma_adc4.Instance = DMA1_Channel1;
 800126e:	4b1a      	ldr	r3, [pc, #104]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 8001270:	4a1a      	ldr	r2, [pc, #104]	; (80012dc <HAL_ADC_MspInit+0x108>)
 8001272:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8001274:	4b18      	ldr	r3, [pc, #96]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 8001276:	2226      	movs	r2, #38	; 0x26
 8001278:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800127a:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001280:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 8001282:	2200      	movs	r2, #0
 8001284:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 8001288:	2280      	movs	r2, #128	; 0x80
 800128a:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 800128e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001292:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001294:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 8001296:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800129a:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800129c:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 800129e:	2220      	movs	r2, #32
 80012a0:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 80012a2:	4b0d      	ldr	r3, [pc, #52]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 80012a8:	480b      	ldr	r0, [pc, #44]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 80012aa:	f001 ff57 	bl	800315c <HAL_DMA_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80012b4:	f7ff ff64 	bl	8001180 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a07      	ldr	r2, [pc, #28]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 80012bc:	655a      	str	r2, [r3, #84]	; 0x54
 80012be:	4a06      	ldr	r2, [pc, #24]	; (80012d8 <HAL_ADC_MspInit+0x104>)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 80012c4:	bf00      	nop
 80012c6:	3778      	adds	r7, #120	; 0x78
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	50000500 	.word	0x50000500
 80012d0:	40021000 	.word	0x40021000
 80012d4:	48000400 	.word	0x48000400
 80012d8:	20000108 	.word	0x20000108
 80012dc:	40020008 	.word	0x40020008

080012e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b08a      	sub	sp, #40	; 0x28
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a17      	ldr	r2, [pc, #92]	; (800135c <HAL_SPI_MspInit+0x7c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d127      	bne.n	8001352 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001302:	4b17      	ldr	r3, [pc, #92]	; (8001360 <HAL_SPI_MspInit+0x80>)
 8001304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001306:	4a16      	ldr	r2, [pc, #88]	; (8001360 <HAL_SPI_MspInit+0x80>)
 8001308:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800130c:	6613      	str	r3, [r2, #96]	; 0x60
 800130e:	4b14      	ldr	r3, [pc, #80]	; (8001360 <HAL_SPI_MspInit+0x80>)
 8001310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001312:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800131a:	4b11      	ldr	r3, [pc, #68]	; (8001360 <HAL_SPI_MspInit+0x80>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	4a10      	ldr	r2, [pc, #64]	; (8001360 <HAL_SPI_MspInit+0x80>)
 8001320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001324:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <HAL_SPI_MspInit+0x80>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001332:	231c      	movs	r3, #28
 8001334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001336:	2302      	movs	r3, #2
 8001338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133e:	2300      	movs	r3, #0
 8001340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001342:	2305      	movs	r3, #5
 8001344:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	4619      	mov	r1, r3
 800134c:	4805      	ldr	r0, [pc, #20]	; (8001364 <HAL_SPI_MspInit+0x84>)
 800134e:	f002 f977 	bl	8003640 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001352:	bf00      	nop
 8001354:	3728      	adds	r7, #40	; 0x28
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40013000 	.word	0x40013000
 8001360:	40021000 	.word	0x40021000
 8001364:	48001800 	.word	0x48001800

08001368 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <HAL_TIM_Base_MspInit+0x38>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d10b      	bne.n	8001392 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800137a:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <HAL_TIM_Base_MspInit+0x3c>)
 800137c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800137e:	4a09      	ldr	r2, [pc, #36]	; (80013a4 <HAL_TIM_Base_MspInit+0x3c>)
 8001380:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001384:	6613      	str	r3, [r2, #96]	; 0x60
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <HAL_TIM_Base_MspInit+0x3c>)
 8001388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800138a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001392:	bf00      	nop
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	40012c00 	.word	0x40012c00
 80013a4:	40021000 	.word	0x40021000

080013a8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80013bc:	4b23      	ldr	r3, [pc, #140]	; (800144c <HAL_FMC_MspInit+0xa4>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d13e      	bne.n	8001442 <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 80013c4:	4b21      	ldr	r3, [pc, #132]	; (800144c <HAL_FMC_MspInit+0xa4>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80013ca:	4b21      	ldr	r3, [pc, #132]	; (8001450 <HAL_FMC_MspInit+0xa8>)
 80013cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013ce:	4a20      	ldr	r2, [pc, #128]	; (8001450 <HAL_FMC_MspInit+0xa8>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6513      	str	r3, [r2, #80]	; 0x50
 80013d6:	4b1e      	ldr	r3, [pc, #120]	; (8001450 <HAL_FMC_MspInit+0xa8>)
 80013d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	603b      	str	r3, [r7, #0]
 80013e0:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80013e2:	f64f 7380 	movw	r3, #65408	; 0xff80
 80013e6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f0:	2303      	movs	r3, #3
 80013f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013f4:	230c      	movs	r3, #12
 80013f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	4619      	mov	r1, r3
 80013fc:	4815      	ldr	r0, [pc, #84]	; (8001454 <HAL_FMC_MspInit+0xac>)
 80013fe:	f002 f91f 	bl	8003640 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001402:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001406:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001408:	2302      	movs	r3, #2
 800140a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001410:	2303      	movs	r3, #3
 8001412:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001414:	230c      	movs	r3, #12
 8001416:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	4619      	mov	r1, r3
 800141c:	480e      	ldr	r0, [pc, #56]	; (8001458 <HAL_FMC_MspInit+0xb0>)
 800141e:	f002 f90f 	bl	8003640 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001422:	2320      	movs	r3, #32
 8001424:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142e:	2303      	movs	r3, #3
 8001430:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001432:	230c      	movs	r3, #12
 8001434:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	4619      	mov	r1, r3
 800143a:	4808      	ldr	r0, [pc, #32]	; (800145c <HAL_FMC_MspInit+0xb4>)
 800143c:	f002 f900 	bl	8003640 <HAL_GPIO_Init>
 8001440:	e000      	b.n	8001444 <HAL_FMC_MspInit+0x9c>
    return;
 8001442:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000270 	.word	0x20000270
 8001450:	40021000 	.word	0x40021000
 8001454:	48001000 	.word	0x48001000
 8001458:	48000c00 	.word	0x48000c00
 800145c:	48001800 	.word	0x48001800

08001460 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001468:	f7ff ff9e 	bl	80013a8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800146c:	bf00      	nop
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f06f 0201 	mvn.w	r2, #1
 8001482:	611a      	str	r2, [r3, #16]
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d101      	bne.n	80014a8 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d101      	bne.n	80014ce <LL_TIM_IsEnabledIT_UPDATE+0x18>
 80014ca:	2301      	movs	r3, #1
 80014cc:	e000      	b.n	80014d0 <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	69db      	ldr	r3, [r3, #28]
 80014e8:	f003 0320 	and.w	r3, r3, #32
 80014ec:	2b20      	cmp	r3, #32
 80014ee:	d101      	bne.n	80014f4 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 80014f0:	2301      	movs	r3, #1
 80014f2:	e000      	b.n	80014f6 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8001502:	b480      	push	{r7}
 8001504:	b083      	sub	sp, #12
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001512:	2b80      	cmp	r3, #128	; 0x80
 8001514:	d101      	bne.n	800151a <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8001516:	2301      	movs	r3, #1
 8001518:	e000      	b.n	800151c <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0320 	and.w	r3, r3, #32
 8001538:	2b20      	cmp	r3, #32
 800153a:	d101      	bne.n	8001540 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 800153c:	2301      	movs	r3, #1
 800153e:	e000      	b.n	8001542 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800155e:	2b80      	cmp	r3, #128	; 0x80
 8001560:	d101      	bne.n	8001566 <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 8001562:	2301      	movs	r3, #1
 8001564:	e000      	b.n	8001568 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001578:	e7fe      	b.n	8001578 <NMI_Handler+0x4>

0800157a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800157a:	b480      	push	{r7}
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800157e:	e7fe      	b.n	800157e <HardFault_Handler+0x4>

08001580 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001584:	e7fe      	b.n	8001584 <MemManage_Handler+0x4>

08001586 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800158a:	e7fe      	b.n	800158a <BusFault_Handler+0x4>

0800158c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <UsageFault_Handler+0x4>

08001592 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ae:	b480      	push	{r7}
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015c0:	f000 f95c 	bl	800187c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 80015cc:	4802      	ldr	r0, [pc, #8]	; (80015d8 <DMA1_Channel1_IRQHandler+0x10>)
 80015ce:	f001 fee8 	bl	80033a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000108 	.word	0x20000108

080015dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0

	// ------ Odzivanje na novo-sprejeti podatek (zastavica RXNE = Receive data register not empty) -------


		// Najprej preverimo, ÔøΩ?e je ta specifiÔøΩ?na prekinitev sploh omogoÔøΩ?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_RXNE_RXFNE(USART3) )		// sploh omogoÔøΩ?ena prekinitev ob RXNE?
 80015e0:	480e      	ldr	r0, [pc, #56]	; (800161c <USART3_IRQHandler+0x40>)
 80015e2:	f7ff ffa1 	bl	8001528 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d007      	beq.n	80015fc <USART3_IRQHandler+0x20>
		{
			// ƒåe je prekinitev omogoÔøΩ?ena, potem preverimo ≈°e, ÔøΩ?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_RXNE_RXFNE (USART3) )	// postavljena zastavica RXNE?
 80015ec:	480b      	ldr	r0, [pc, #44]	; (800161c <USART3_IRQHandler+0x40>)
 80015ee:	f7ff ff75 	bl	80014dc <LL_USART_IsActiveFlag_RXNE_RXFNE>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <USART3_IRQHandler+0x20>
			{
				// ƒåe je ta specifiÔøΩ?na prekinitev omogoÔøΩ?ena in ÔøΩ?e je postavljena zastavica tega specifiÔøΩ?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

					// DOPOLNI done
				SCI_receive_char_Callback();
 80015f8:	f006 f988 	bl	800790c <SCI_receive_char_Callback>


	// ------ Odzivanje na sprostitev oddajnega podatkovnega registra TDR (zastavica TXE = Transmitter Empty) -------

		// Najprej preverimo, ÔøΩ?e je ta specifiÔøΩ?na prekinitev sploh omogoÔøΩ?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_TXE_TXFNF (USART3) )		// sploh omogoÔøΩ?ena prekinitev ob TXE?
 80015fc:	4807      	ldr	r0, [pc, #28]	; (800161c <USART3_IRQHandler+0x40>)
 80015fe:	f7ff ffa6 	bl	800154e <LL_USART_IsEnabledIT_TXE_TXFNF>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d007      	beq.n	8001618 <USART3_IRQHandler+0x3c>
		{
			// ƒåe je prekinitev omogoÔøΩ?ena, potem preverimo ≈°e, ÔøΩ?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_TXE_TXFNF(USART3) )		// postavljena zastavica TXE?
 8001608:	4804      	ldr	r0, [pc, #16]	; (800161c <USART3_IRQHandler+0x40>)
 800160a:	f7ff ff7a 	bl	8001502 <LL_USART_IsActiveFlag_TXE_TXFNF>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <USART3_IRQHandler+0x3c>
			{
				// ƒåe je ta specifiÔøΩ?na prekinitev omogoÔøΩ?ena in ÔøΩ?e je postavljena zastavica tega specifiÔøΩ?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

					// DOPOLNI done
				SCI_transmit_char_Callback();
 8001614:	f006 f98c 	bl	8007930 <SCI_transmit_char_Callback>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40004800 	.word	0x40004800

08001620 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	if( LL_TIM_IsEnabledIT_UPDATE (TIM6) )
 8001624:	4809      	ldr	r0, [pc, #36]	; (800164c <TIM6_DAC_IRQHandler+0x2c>)
 8001626:	f7ff ff46 	bl	80014b6 <LL_TIM_IsEnabledIT_UPDATE>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d00a      	beq.n	8001646 <TIM6_DAC_IRQHandler+0x26>
	{

		if( LL_TIM_IsActiveFlag_UPDATE (TIM6) )
 8001630:	4806      	ldr	r0, [pc, #24]	; (800164c <TIM6_DAC_IRQHandler+0x2c>)
 8001632:	f7ff ff2d 	bl	8001490 <LL_TIM_IsActiveFlag_UPDATE>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d004      	beq.n	8001646 <TIM6_DAC_IRQHandler+0x26>
		{

			PSERV_run_services_Callback();
 800163c:	f007 f9b8 	bl	80089b0 <PSERV_run_services_Callback>
			LL_TIM_ClearFlag_UPDATE(TIM6);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <TIM6_DAC_IRQHandler+0x2c>)
 8001642:	f7ff ff17 	bl	8001474 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40001000 	.word	0x40001000

08001650 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	e00a      	b.n	8001678 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001662:	f3af 8000 	nop.w
 8001666:	4601      	mov	r1, r0
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	60ba      	str	r2, [r7, #8]
 800166e:	b2ca      	uxtb	r2, r1
 8001670:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	3301      	adds	r3, #1
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	429a      	cmp	r2, r3
 800167e:	dbf0      	blt.n	8001662 <_read+0x12>
	}

return len;
 8001680:	687b      	ldr	r3, [r7, #4]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <_close>:
	}
	return len;
}

int _close(int file)
{
 800168a:	b480      	push	{r7}
 800168c:	b083      	sub	sp, #12
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
	return -1;
 8001692:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001696:	4618      	mov	r0, r3
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
 80016aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016b2:	605a      	str	r2, [r3, #4]
	return 0;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <_isatty>:

int _isatty(int file)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
	return 1;
 80016ca:	2301      	movs	r3, #1
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
	return 0;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
	...

080016f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016fc:	4a14      	ldr	r2, [pc, #80]	; (8001750 <_sbrk+0x5c>)
 80016fe:	4b15      	ldr	r3, [pc, #84]	; (8001754 <_sbrk+0x60>)
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <_sbrk+0x64>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d102      	bne.n	8001716 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001710:	4b11      	ldr	r3, [pc, #68]	; (8001758 <_sbrk+0x64>)
 8001712:	4a12      	ldr	r2, [pc, #72]	; (800175c <_sbrk+0x68>)
 8001714:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <_sbrk+0x64>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	429a      	cmp	r2, r3
 8001722:	d207      	bcs.n	8001734 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001724:	f008 f826 	bl	8009774 <__errno>
 8001728:	4603      	mov	r3, r0
 800172a:	220c      	movs	r2, #12
 800172c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172e:	f04f 33ff 	mov.w	r3, #4294967295
 8001732:	e009      	b.n	8001748 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001734:	4b08      	ldr	r3, [pc, #32]	; (8001758 <_sbrk+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800173a:	4b07      	ldr	r3, [pc, #28]	; (8001758 <_sbrk+0x64>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	4a05      	ldr	r2, [pc, #20]	; (8001758 <_sbrk+0x64>)
 8001744:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001746:	68fb      	ldr	r3, [r7, #12]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20020000 	.word	0x20020000
 8001754:	00000400 	.word	0x00000400
 8001758:	20000274 	.word	0x20000274
 800175c:	20000880 	.word	0x20000880

08001760 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <SystemInit+0x20>)
 8001766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800176a:	4a05      	ldr	r2, [pc, #20]	; (8001780 <SystemInit+0x20>)
 800176c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001770:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001784:	480d      	ldr	r0, [pc, #52]	; (80017bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001786:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001788:	480d      	ldr	r0, [pc, #52]	; (80017c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800178a:	490e      	ldr	r1, [pc, #56]	; (80017c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800178c:	4a0e      	ldr	r2, [pc, #56]	; (80017c8 <LoopForever+0xe>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001790:	e002      	b.n	8001798 <LoopCopyDataInit>

08001792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001796:	3304      	adds	r3, #4

08001798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800179c:	d3f9      	bcc.n	8001792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179e:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80017a0:	4c0b      	ldr	r4, [pc, #44]	; (80017d0 <LoopForever+0x16>)
  movs r3, #0
 80017a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a4:	e001      	b.n	80017aa <LoopFillZerobss>

080017a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a8:	3204      	adds	r2, #4

080017aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017ac:	d3fb      	bcc.n	80017a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017ae:	f7ff ffd7 	bl	8001760 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017b2:	f007 ffe5 	bl	8009780 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017b6:	f7fe ffff 	bl	80007b8 <main>

080017ba <LoopForever>:

LoopForever:
    b LoopForever
 80017ba:	e7fe      	b.n	80017ba <LoopForever>
  ldr   r0, =_estack
 80017bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80017c8:	0801be44 	.word	0x0801be44
  ldr r2, =_sbss
 80017cc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80017d0:	20000880 	.word	0x20000880

080017d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017d4:	e7fe      	b.n	80017d4 <ADC1_2_IRQHandler>

080017d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017e0:	2003      	movs	r0, #3
 80017e2:	f001 fc7b 	bl	80030dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017e6:	200e      	movs	r0, #14
 80017e8:	f000 f80e 	bl	8001808 <HAL_InitTick>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	71fb      	strb	r3, [r7, #7]
 80017f6:	e001      	b.n	80017fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017f8:	f7ff fcc8 	bl	800118c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017fc:	79fb      	ldrb	r3, [r7, #7]

}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001814:	4b16      	ldr	r3, [pc, #88]	; (8001870 <HAL_InitTick+0x68>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d022      	beq.n	8001862 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800181c:	4b15      	ldr	r3, [pc, #84]	; (8001874 <HAL_InitTick+0x6c>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b13      	ldr	r3, [pc, #76]	; (8001870 <HAL_InitTick+0x68>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001828:	fbb1 f3f3 	udiv	r3, r1, r3
 800182c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001830:	4618      	mov	r0, r3
 8001832:	f001 fc86 	bl	8003142 <HAL_SYSTICK_Config>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d10f      	bne.n	800185c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b0f      	cmp	r3, #15
 8001840:	d809      	bhi.n	8001856 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001842:	2200      	movs	r2, #0
 8001844:	6879      	ldr	r1, [r7, #4]
 8001846:	f04f 30ff 	mov.w	r0, #4294967295
 800184a:	f001 fc52 	bl	80030f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800184e:	4a0a      	ldr	r2, [pc, #40]	; (8001878 <HAL_InitTick+0x70>)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	e007      	b.n	8001866 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	73fb      	strb	r3, [r7, #15]
 800185a:	e004      	b.n	8001866 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	73fb      	strb	r3, [r7, #15]
 8001860:	e001      	b.n	8001866 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001866:	7bfb      	ldrb	r3, [r7, #15]
}
 8001868:	4618      	mov	r0, r3
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000008 	.word	0x20000008
 8001874:	20000000 	.word	0x20000000
 8001878:	20000004 	.word	0x20000004

0800187c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001880:	4b05      	ldr	r3, [pc, #20]	; (8001898 <HAL_IncTick+0x1c>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4b05      	ldr	r3, [pc, #20]	; (800189c <HAL_IncTick+0x20>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4413      	add	r3, r2
 800188a:	4a03      	ldr	r2, [pc, #12]	; (8001898 <HAL_IncTick+0x1c>)
 800188c:	6013      	str	r3, [r2, #0]
}
 800188e:	bf00      	nop
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	20000278 	.word	0x20000278
 800189c:	20000008 	.word	0x20000008

080018a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return uwTick;
 80018a4:	4b03      	ldr	r3, [pc, #12]	; (80018b4 <HAL_GetTick+0x14>)
 80018a6:	681b      	ldr	r3, [r3, #0]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	20000278 	.word	0x20000278

080018b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c0:	f7ff ffee 	bl	80018a0 <HAL_GetTick>
 80018c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d0:	d004      	beq.n	80018dc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80018d2:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <HAL_Delay+0x40>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	4413      	add	r3, r2
 80018da:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018dc:	bf00      	nop
 80018de:	f7ff ffdf 	bl	80018a0 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d8f7      	bhi.n	80018de <HAL_Delay+0x26>
  {
  }
}
 80018ee:	bf00      	nop
 80018f0:	bf00      	nop
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000008 	.word	0x20000008

080018fc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	431a      	orrs	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	609a      	str	r2, [r3, #8]
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	431a      	orrs	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	609a      	str	r2, [r3, #8]
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001958:	4618      	mov	r0, r3
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001964:	b480      	push	{r7}
 8001966:	b087      	sub	sp, #28
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
 8001970:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	3360      	adds	r3, #96	; 0x60
 8001976:	461a      	mov	r2, r3
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <LL_ADC_SetOffset+0x44>)
 8001986:	4013      	ands	r3, r2
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	430a      	orrs	r2, r1
 8001992:	4313      	orrs	r3, r2
 8001994:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800199c:	bf00      	nop
 800199e:	371c      	adds	r7, #28
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	03fff000 	.word	0x03fff000

080019ac <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	3360      	adds	r3, #96	; 0x60
 80019ba:	461a      	mov	r2, r3
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80019d8:	b480      	push	{r7}
 80019da:	b087      	sub	sp, #28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	3360      	adds	r3, #96	; 0x60
 80019e8:	461a      	mov	r2, r3
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	4413      	add	r3, r2
 80019f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	431a      	orrs	r2, r3
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001a02:	bf00      	nop
 8001a04:	371c      	adds	r7, #28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b087      	sub	sp, #28
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	60f8      	str	r0, [r7, #12]
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	3360      	adds	r3, #96	; 0x60
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	431a      	orrs	r2, r3
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001a38:	bf00      	nop
 8001a3a:	371c      	adds	r7, #28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b087      	sub	sp, #28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	3360      	adds	r3, #96	; 0x60
 8001a54:	461a      	mov	r2, r3
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	4413      	add	r3, r2
 8001a5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	431a      	orrs	r2, r3
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001a6e:	bf00      	nop
 8001a70:	371c      	adds	r7, #28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
 8001a82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	615a      	str	r2, [r3, #20]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e000      	b.n	8001aba <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b087      	sub	sp, #28
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	60f8      	str	r0, [r7, #12]
 8001ace:	60b9      	str	r1, [r7, #8]
 8001ad0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	3330      	adds	r3, #48	; 0x30
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	0a1b      	lsrs	r3, r3, #8
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	f003 030c 	and.w	r3, r3, #12
 8001ae2:	4413      	add	r3, r2
 8001ae4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	f003 031f 	and.w	r3, r3, #31
 8001af0:	211f      	movs	r1, #31
 8001af2:	fa01 f303 	lsl.w	r3, r1, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	401a      	ands	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	0e9b      	lsrs	r3, r3, #26
 8001afe:	f003 011f 	and.w	r1, r3, #31
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	f003 031f 	and.w	r3, r3, #31
 8001b08:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b12:	bf00      	nop
 8001b14:	371c      	adds	r7, #28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b087      	sub	sp, #28
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	3314      	adds	r3, #20
 8001b2e:	461a      	mov	r2, r3
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	0e5b      	lsrs	r3, r3, #25
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	f003 0304 	and.w	r3, r3, #4
 8001b3a:	4413      	add	r3, r2
 8001b3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	0d1b      	lsrs	r3, r3, #20
 8001b46:	f003 031f 	and.w	r3, r3, #31
 8001b4a:	2107      	movs	r1, #7
 8001b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	401a      	ands	r2, r3
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	0d1b      	lsrs	r3, r3, #20
 8001b58:	f003 031f 	and.w	r3, r3, #31
 8001b5c:	6879      	ldr	r1, [r7, #4]
 8001b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b62:	431a      	orrs	r2, r3
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b68:	bf00      	nop
 8001b6a:	371c      	adds	r7, #28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a0f      	ldr	r2, [pc, #60]	; (8001bc0 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d10a      	bne.n	8001b9e <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b94:	431a      	orrs	r2, r3
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001b9c:	e00a      	b.n	8001bb4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001baa:	43db      	mvns	r3, r3
 8001bac:	401a      	ands	r2, r3
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001bb4:	bf00      	nop
 8001bb6:	3714      	adds	r7, #20
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	407f0000 	.word	0x407f0000

08001bc4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 031f 	and.w	r3, r3, #31
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001bf0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	6093      	str	r3, [r2, #8]
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c18:	d101      	bne.n	8001c1e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e000      	b.n	8001c20 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001c3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c40:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001c68:	d101      	bne.n	8001c6e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e000      	b.n	8001c70 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c90:	f043 0201 	orr.w	r2, r3, #1
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001cb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001cb8:	f043 0202 	orr.w	r2, r3, #2
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d101      	bne.n	8001ce4 <LL_ADC_IsEnabled+0x18>
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e000      	b.n	8001ce6 <LL_ADC_IsEnabled+0x1a>
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d101      	bne.n	8001d0a <LL_ADC_IsDisableOngoing+0x18>
 8001d06:	2301      	movs	r3, #1
 8001d08:	e000      	b.n	8001d0c <LL_ADC_IsDisableOngoing+0x1a>
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d28:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d2c:	f043 0204 	orr.w	r2, r3, #4
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001d34:	bf00      	nop
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b04      	cmp	r3, #4
 8001d52:	d101      	bne.n	8001d58 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001d54:	2301      	movs	r3, #1
 8001d56:	e000      	b.n	8001d5a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 0308 	and.w	r3, r3, #8
 8001d76:	2b08      	cmp	r3, #8
 8001d78:	d101      	bne.n	8001d7e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e000      	b.n	8001d80 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d8c:	b590      	push	{r4, r7, lr}
 8001d8e:	b089      	sub	sp, #36	; 0x24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d94:	2300      	movs	r3, #0
 8001d96:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e1af      	b.n	8002106 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	695b      	ldr	r3, [r3, #20]
 8001daa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d109      	bne.n	8001dc8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f7ff fa0d 	bl	80011d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff19 	bl	8001c04 <LL_ADC_IsDeepPowerDownEnabled>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d004      	beq.n	8001de2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff feff 	bl	8001be0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff ff34 	bl	8001c54 <LL_ADC_IsInternalRegulatorEnabled>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d115      	bne.n	8001e1e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff ff18 	bl	8001c2c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001dfc:	4b9f      	ldr	r3, [pc, #636]	; (800207c <HAL_ADC_Init+0x2f0>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	099b      	lsrs	r3, r3, #6
 8001e02:	4a9f      	ldr	r2, [pc, #636]	; (8002080 <HAL_ADC_Init+0x2f4>)
 8001e04:	fba2 2303 	umull	r2, r3, r2, r3
 8001e08:	099b      	lsrs	r3, r3, #6
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e10:	e002      	b.n	8001e18 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1f9      	bne.n	8001e12 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff ff16 	bl	8001c54 <LL_ADC_IsInternalRegulatorEnabled>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d10d      	bne.n	8001e4a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e32:	f043 0210 	orr.w	r2, r3, #16
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e3e:	f043 0201 	orr.w	r2, r3, #1
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff ff76 	bl	8001d40 <LL_ADC_REG_IsConversionOngoing>
 8001e54:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e5a:	f003 0310 	and.w	r3, r3, #16
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f040 8148 	bne.w	80020f4 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f040 8144 	bne.w	80020f4 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e70:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001e74:	f043 0202 	orr.w	r2, r3, #2
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff ff23 	bl	8001ccc <LL_ADC_IsEnabled>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d141      	bne.n	8001f10 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e94:	d004      	beq.n	8001ea0 <HAL_ADC_Init+0x114>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a7a      	ldr	r2, [pc, #488]	; (8002084 <HAL_ADC_Init+0x2f8>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d10f      	bne.n	8001ec0 <HAL_ADC_Init+0x134>
 8001ea0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001ea4:	f7ff ff12 	bl	8001ccc <LL_ADC_IsEnabled>
 8001ea8:	4604      	mov	r4, r0
 8001eaa:	4876      	ldr	r0, [pc, #472]	; (8002084 <HAL_ADC_Init+0x2f8>)
 8001eac:	f7ff ff0e 	bl	8001ccc <LL_ADC_IsEnabled>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	4323      	orrs	r3, r4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	bf0c      	ite	eq
 8001eb8:	2301      	moveq	r3, #1
 8001eba:	2300      	movne	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	e012      	b.n	8001ee6 <HAL_ADC_Init+0x15a>
 8001ec0:	4871      	ldr	r0, [pc, #452]	; (8002088 <HAL_ADC_Init+0x2fc>)
 8001ec2:	f7ff ff03 	bl	8001ccc <LL_ADC_IsEnabled>
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	4870      	ldr	r0, [pc, #448]	; (800208c <HAL_ADC_Init+0x300>)
 8001eca:	f7ff feff 	bl	8001ccc <LL_ADC_IsEnabled>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	431c      	orrs	r4, r3
 8001ed2:	486f      	ldr	r0, [pc, #444]	; (8002090 <HAL_ADC_Init+0x304>)
 8001ed4:	f7ff fefa 	bl	8001ccc <LL_ADC_IsEnabled>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4323      	orrs	r3, r4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	bf0c      	ite	eq
 8001ee0:	2301      	moveq	r3, #1
 8001ee2:	2300      	movne	r3, #0
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d012      	beq.n	8001f10 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ef2:	d004      	beq.n	8001efe <HAL_ADC_Init+0x172>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a62      	ldr	r2, [pc, #392]	; (8002084 <HAL_ADC_Init+0x2f8>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d101      	bne.n	8001f02 <HAL_ADC_Init+0x176>
 8001efe:	4a65      	ldr	r2, [pc, #404]	; (8002094 <HAL_ADC_Init+0x308>)
 8001f00:	e000      	b.n	8001f04 <HAL_ADC_Init+0x178>
 8001f02:	4a65      	ldr	r2, [pc, #404]	; (8002098 <HAL_ADC_Init+0x30c>)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	f7ff fcf6 	bl	80018fc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	7f5b      	ldrb	r3, [r3, #29]
 8001f14:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f1a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001f20:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001f26:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f2e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f30:	4313      	orrs	r3, r2
 8001f32:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d106      	bne.n	8001f4c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f42:	3b01      	subs	r3, #1
 8001f44:	045b      	lsls	r3, r3, #17
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d009      	beq.n	8001f68 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f60:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	4b4b      	ldr	r3, [pc, #300]	; (800209c <HAL_ADC_Init+0x310>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	6812      	ldr	r2, [r2, #0]
 8001f76:	69b9      	ldr	r1, [r7, #24]
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff fed2 	bl	8001d40 <LL_ADC_REG_IsConversionOngoing>
 8001f9c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff fedf 	bl	8001d66 <LL_ADC_INJ_IsConversionOngoing>
 8001fa8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d17f      	bne.n	80020b0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d17c      	bne.n	80020b0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001fba:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001fc2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001fd2:	f023 0302 	bic.w	r3, r3, #2
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	69b9      	ldr	r1, [r7, #24]
 8001fdc:	430b      	orrs	r3, r1
 8001fde:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	691b      	ldr	r3, [r3, #16]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d017      	beq.n	8002018 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	691a      	ldr	r2, [r3, #16]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ff6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002000:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002004:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	6911      	ldr	r1, [r2, #16]
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	430b      	orrs	r3, r1
 8002012:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002016:	e013      	b.n	8002040 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691a      	ldr	r2, [r3, #16]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002026:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002038:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800203c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002046:	2b01      	cmp	r3, #1
 8002048:	d12a      	bne.n	80020a0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	691b      	ldr	r3, [r3, #16]
 8002050:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002054:	f023 0304 	bic.w	r3, r3, #4
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002060:	4311      	orrs	r1, r2
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002066:	4311      	orrs	r1, r2
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800206c:	430a      	orrs	r2, r1
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f042 0201 	orr.w	r2, r2, #1
 8002078:	611a      	str	r2, [r3, #16]
 800207a:	e019      	b.n	80020b0 <HAL_ADC_Init+0x324>
 800207c:	20000000 	.word	0x20000000
 8002080:	053e2d63 	.word	0x053e2d63
 8002084:	50000100 	.word	0x50000100
 8002088:	50000400 	.word	0x50000400
 800208c:	50000500 	.word	0x50000500
 8002090:	50000600 	.word	0x50000600
 8002094:	50000300 	.word	0x50000300
 8002098:	50000700 	.word	0x50000700
 800209c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	691a      	ldr	r2, [r3, #16]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f022 0201 	bic.w	r2, r2, #1
 80020ae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d10c      	bne.n	80020d2 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	f023 010f 	bic.w	r1, r3, #15
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6a1b      	ldr	r3, [r3, #32]
 80020c6:	1e5a      	subs	r2, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	430a      	orrs	r2, r1
 80020ce:	631a      	str	r2, [r3, #48]	; 0x30
 80020d0:	e007      	b.n	80020e2 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 020f 	bic.w	r2, r2, #15
 80020e0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020e6:	f023 0303 	bic.w	r3, r3, #3
 80020ea:	f043 0201 	orr.w	r2, r3, #1
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80020f2:	e007      	b.n	8002104 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f8:	f043 0210 	orr.w	r2, r3, #16
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002104:	7ffb      	ldrb	r3, [r7, #31]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3724      	adds	r7, #36	; 0x24
 800210a:	46bd      	mov	sp, r7
 800210c:	bd90      	pop	{r4, r7, pc}
 800210e:	bf00      	nop

08002110 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002124:	d004      	beq.n	8002130 <HAL_ADC_Start_DMA+0x20>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a5a      	ldr	r2, [pc, #360]	; (8002294 <HAL_ADC_Start_DMA+0x184>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d101      	bne.n	8002134 <HAL_ADC_Start_DMA+0x24>
 8002130:	4b59      	ldr	r3, [pc, #356]	; (8002298 <HAL_ADC_Start_DMA+0x188>)
 8002132:	e000      	b.n	8002136 <HAL_ADC_Start_DMA+0x26>
 8002134:	4b59      	ldr	r3, [pc, #356]	; (800229c <HAL_ADC_Start_DMA+0x18c>)
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fd44 	bl	8001bc4 <LL_ADC_GetMultimode>
 800213c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff fdfc 	bl	8001d40 <LL_ADC_REG_IsConversionOngoing>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	f040 809b 	bne.w	8002286 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002156:	2b01      	cmp	r3, #1
 8002158:	d101      	bne.n	800215e <HAL_ADC_Start_DMA+0x4e>
 800215a:	2302      	movs	r3, #2
 800215c:	e096      	b.n	800228c <HAL_ADC_Start_DMA+0x17c>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a4d      	ldr	r2, [pc, #308]	; (80022a0 <HAL_ADC_Start_DMA+0x190>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d008      	beq.n	8002182 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d005      	beq.n	8002182 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	2b05      	cmp	r3, #5
 800217a:	d002      	beq.n	8002182 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	2b09      	cmp	r3, #9
 8002180:	d17a      	bne.n	8002278 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002182:	68f8      	ldr	r0, [r7, #12]
 8002184:	f000 fcf6 	bl	8002b74 <ADC_Enable>
 8002188:	4603      	mov	r3, r0
 800218a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800218c:	7dfb      	ldrb	r3, [r7, #23]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d16d      	bne.n	800226e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002196:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800219a:	f023 0301 	bic.w	r3, r3, #1
 800219e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a3a      	ldr	r2, [pc, #232]	; (8002294 <HAL_ADC_Start_DMA+0x184>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d009      	beq.n	80021c4 <HAL_ADC_Start_DMA+0xb4>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a3b      	ldr	r2, [pc, #236]	; (80022a4 <HAL_ADC_Start_DMA+0x194>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d002      	beq.n	80021c0 <HAL_ADC_Start_DMA+0xb0>
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	e003      	b.n	80021c8 <HAL_ADC_Start_DMA+0xb8>
 80021c0:	4b39      	ldr	r3, [pc, #228]	; (80022a8 <HAL_ADC_Start_DMA+0x198>)
 80021c2:	e001      	b.n	80021c8 <HAL_ADC_Start_DMA+0xb8>
 80021c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	6812      	ldr	r2, [r2, #0]
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d002      	beq.n	80021d6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d105      	bne.n	80021e2 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021f2:	f023 0206 	bic.w	r2, r3, #6
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	661a      	str	r2, [r3, #96]	; 0x60
 80021fa:	e002      	b.n	8002202 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2200      	movs	r2, #0
 8002200:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002206:	4a29      	ldr	r2, [pc, #164]	; (80022ac <HAL_ADC_Start_DMA+0x19c>)
 8002208:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800220e:	4a28      	ldr	r2, [pc, #160]	; (80022b0 <HAL_ADC_Start_DMA+0x1a0>)
 8002210:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002216:	4a27      	ldr	r2, [pc, #156]	; (80022b4 <HAL_ADC_Start_DMA+0x1a4>)
 8002218:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	221c      	movs	r2, #28
 8002220:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	685a      	ldr	r2, [r3, #4]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f042 0210 	orr.w	r2, r2, #16
 8002238:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68da      	ldr	r2, [r3, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f042 0201 	orr.w	r2, r2, #1
 8002248:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	3340      	adds	r3, #64	; 0x40
 8002254:	4619      	mov	r1, r3
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f001 f827 	bl	80032ac <HAL_DMA_Start_IT>
 800225e:	4603      	mov	r3, r0
 8002260:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fd56 	bl	8001d18 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800226c:	e00d      	b.n	800228a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002276:	e008      	b.n	800228a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002284:	e001      	b.n	800228a <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002286:	2302      	movs	r3, #2
 8002288:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800228a:	7dfb      	ldrb	r3, [r7, #23]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	50000100 	.word	0x50000100
 8002298:	50000300 	.word	0x50000300
 800229c:	50000700 	.word	0x50000700
 80022a0:	50000600 	.word	0x50000600
 80022a4:	50000500 	.word	0x50000500
 80022a8:	50000400 	.word	0x50000400
 80022ac:	08002cf7 	.word	0x08002cf7
 80022b0:	08002dcf 	.word	0x08002dcf
 80022b4:	08002deb 	.word	0x08002deb

080022b8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b0b6      	sub	sp, #216	; 0xd8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800230e:	2b01      	cmp	r3, #1
 8002310:	d102      	bne.n	8002318 <HAL_ADC_ConfigChannel+0x24>
 8002312:	2302      	movs	r3, #2
 8002314:	f000 bc13 	b.w	8002b3e <HAL_ADC_ConfigChannel+0x84a>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff fd0b 	bl	8001d40 <LL_ADC_REG_IsConversionOngoing>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	f040 83f3 	bne.w	8002b18 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6818      	ldr	r0, [r3, #0]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	6859      	ldr	r1, [r3, #4]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	461a      	mov	r2, r3
 8002340:	f7ff fbc1 	bl	8001ac6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff fcf9 	bl	8001d40 <LL_ADC_REG_IsConversionOngoing>
 800234e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff fd05 	bl	8001d66 <LL_ADC_INJ_IsConversionOngoing>
 800235c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002360:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002364:	2b00      	cmp	r3, #0
 8002366:	f040 81d9 	bne.w	800271c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800236a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800236e:	2b00      	cmp	r3, #0
 8002370:	f040 81d4 	bne.w	800271c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800237c:	d10f      	bne.n	800239e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2200      	movs	r2, #0
 8002388:	4619      	mov	r1, r3
 800238a:	f7ff fbc8 	bl	8001b1e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff fb6f 	bl	8001a7a <LL_ADC_SetSamplingTimeCommonConfig>
 800239c:	e00e      	b.n	80023bc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6818      	ldr	r0, [r3, #0]
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	6819      	ldr	r1, [r3, #0]
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	461a      	mov	r2, r3
 80023ac:	f7ff fbb7 	bl	8001b1e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2100      	movs	r1, #0
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff fb5f 	bl	8001a7a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	695a      	ldr	r2, [r3, #20]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	08db      	lsrs	r3, r3, #3
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	2b04      	cmp	r3, #4
 80023dc:	d022      	beq.n	8002424 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6818      	ldr	r0, [r3, #0]
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	6919      	ldr	r1, [r3, #16]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80023ee:	f7ff fab9 	bl	8001964 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	6919      	ldr	r1, [r3, #16]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	461a      	mov	r2, r3
 8002400:	f7ff fb05 	bl	8001a0e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6818      	ldr	r0, [r3, #0]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	6919      	ldr	r1, [r3, #16]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	7f1b      	ldrb	r3, [r3, #28]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d102      	bne.n	800241a <HAL_ADC_ConfigChannel+0x126>
 8002414:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002418:	e000      	b.n	800241c <HAL_ADC_ConfigChannel+0x128>
 800241a:	2300      	movs	r3, #0
 800241c:	461a      	mov	r2, r3
 800241e:	f7ff fb11 	bl	8001a44 <LL_ADC_SetOffsetSaturation>
 8002422:	e17b      	b.n	800271c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2100      	movs	r1, #0
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff fabe 	bl	80019ac <LL_ADC_GetOffsetChannel>
 8002430:	4603      	mov	r3, r0
 8002432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10a      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x15c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2100      	movs	r1, #0
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff fab3 	bl	80019ac <LL_ADC_GetOffsetChannel>
 8002446:	4603      	mov	r3, r0
 8002448:	0e9b      	lsrs	r3, r3, #26
 800244a:	f003 021f 	and.w	r2, r3, #31
 800244e:	e01e      	b.n	800248e <HAL_ADC_ConfigChannel+0x19a>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2100      	movs	r1, #0
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff faa8 	bl	80019ac <LL_ADC_GetOffsetChannel>
 800245c:	4603      	mov	r3, r0
 800245e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002462:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002466:	fa93 f3a3 	rbit	r3, r3
 800246a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 800246e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002472:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 8002476:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x18e>
    return 32U;
 800247e:	2320      	movs	r3, #32
 8002480:	e004      	b.n	800248c <HAL_ADC_ConfigChannel+0x198>
  return __builtin_clz(value);
 8002482:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	b2db      	uxtb	r3, r3
 800248c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002496:	2b00      	cmp	r3, #0
 8002498:	d105      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x1b2>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	0e9b      	lsrs	r3, r3, #26
 80024a0:	f003 031f 	and.w	r3, r3, #31
 80024a4:	e018      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x1e4>
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80024b2:	fa93 f3a3 	rbit	r3, r3
 80024b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80024ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80024c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d101      	bne.n	80024ce <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80024ca:	2320      	movs	r3, #32
 80024cc:	e004      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80024ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80024d2:	fab3 f383 	clz	r3, r3
 80024d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024d8:	429a      	cmp	r2, r3
 80024da:	d106      	bne.n	80024ea <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2200      	movs	r2, #0
 80024e2:	2100      	movs	r1, #0
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff fa77 	bl	80019d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2101      	movs	r1, #1
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fa5b 	bl	80019ac <LL_ADC_GetOffsetChannel>
 80024f6:	4603      	mov	r3, r0
 80024f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d10a      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x222>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2101      	movs	r1, #1
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fa50 	bl	80019ac <LL_ADC_GetOffsetChannel>
 800250c:	4603      	mov	r3, r0
 800250e:	0e9b      	lsrs	r3, r3, #26
 8002510:	f003 021f 	and.w	r2, r3, #31
 8002514:	e01e      	b.n	8002554 <HAL_ADC_ConfigChannel+0x260>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2101      	movs	r1, #1
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff fa45 	bl	80019ac <LL_ADC_GetOffsetChannel>
 8002522:	4603      	mov	r3, r0
 8002524:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002528:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800252c:	fa93 f3a3 	rbit	r3, r3
 8002530:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002534:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002538:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800253c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002544:	2320      	movs	r3, #32
 8002546:	e004      	b.n	8002552 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002548:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800254c:	fab3 f383 	clz	r3, r3
 8002550:	b2db      	uxtb	r3, r3
 8002552:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800255c:	2b00      	cmp	r3, #0
 800255e:	d105      	bne.n	800256c <HAL_ADC_ConfigChannel+0x278>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	0e9b      	lsrs	r3, r3, #26
 8002566:	f003 031f 	and.w	r3, r3, #31
 800256a:	e018      	b.n	800259e <HAL_ADC_ConfigChannel+0x2aa>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002574:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002578:	fa93 f3a3 	rbit	r3, r3
 800257c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002580:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002584:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002588:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002590:	2320      	movs	r3, #32
 8002592:	e004      	b.n	800259e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002594:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002598:	fab3 f383 	clz	r3, r3
 800259c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800259e:	429a      	cmp	r2, r3
 80025a0:	d106      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2200      	movs	r2, #0
 80025a8:	2101      	movs	r1, #1
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fa14 	bl	80019d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2102      	movs	r1, #2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff f9f8 	bl	80019ac <LL_ADC_GetOffsetChannel>
 80025bc:	4603      	mov	r3, r0
 80025be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10a      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x2e8>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2102      	movs	r1, #2
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff f9ed 	bl	80019ac <LL_ADC_GetOffsetChannel>
 80025d2:	4603      	mov	r3, r0
 80025d4:	0e9b      	lsrs	r3, r3, #26
 80025d6:	f003 021f 	and.w	r2, r3, #31
 80025da:	e01e      	b.n	800261a <HAL_ADC_ConfigChannel+0x326>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2102      	movs	r1, #2
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff f9e2 	bl	80019ac <LL_ADC_GetOffsetChannel>
 80025e8:	4603      	mov	r3, r0
 80025ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025f2:	fa93 f3a3 	rbit	r3, r3
 80025f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80025fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80025fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002602:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800260a:	2320      	movs	r3, #32
 800260c:	e004      	b.n	8002618 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800260e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002612:	fab3 f383 	clz	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002622:	2b00      	cmp	r3, #0
 8002624:	d105      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x33e>
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	0e9b      	lsrs	r3, r3, #26
 800262c:	f003 031f 	and.w	r3, r3, #31
 8002630:	e016      	b.n	8002660 <HAL_ADC_ConfigChannel+0x36c>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800263a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800263e:	fa93 f3a3 	rbit	r3, r3
 8002642:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002644:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002646:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800264a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002652:	2320      	movs	r3, #32
 8002654:	e004      	b.n	8002660 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002656:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800265a:	fab3 f383 	clz	r3, r3
 800265e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002660:	429a      	cmp	r2, r3
 8002662:	d106      	bne.n	8002672 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2200      	movs	r2, #0
 800266a:	2102      	movs	r1, #2
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff f9b3 	bl	80019d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2103      	movs	r1, #3
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff f997 	bl	80019ac <LL_ADC_GetOffsetChannel>
 800267e:	4603      	mov	r3, r0
 8002680:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002684:	2b00      	cmp	r3, #0
 8002686:	d10a      	bne.n	800269e <HAL_ADC_ConfigChannel+0x3aa>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2103      	movs	r1, #3
 800268e:	4618      	mov	r0, r3
 8002690:	f7ff f98c 	bl	80019ac <LL_ADC_GetOffsetChannel>
 8002694:	4603      	mov	r3, r0
 8002696:	0e9b      	lsrs	r3, r3, #26
 8002698:	f003 021f 	and.w	r2, r3, #31
 800269c:	e017      	b.n	80026ce <HAL_ADC_ConfigChannel+0x3da>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2103      	movs	r1, #3
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff f981 	bl	80019ac <LL_ADC_GetOffsetChannel>
 80026aa:	4603      	mov	r3, r0
 80026ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026b0:	fa93 f3a3 	rbit	r3, r3
 80026b4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80026b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026b8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80026ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80026c0:	2320      	movs	r3, #32
 80026c2:	e003      	b.n	80026cc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80026c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026c6:	fab3 f383 	clz	r3, r3
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d105      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x3f2>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	0e9b      	lsrs	r3, r3, #26
 80026e0:	f003 031f 	and.w	r3, r3, #31
 80026e4:	e011      	b.n	800270a <HAL_ADC_ConfigChannel+0x416>
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026ee:	fa93 f3a3 	rbit	r3, r3
 80026f2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80026f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026f6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80026f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80026fe:	2320      	movs	r3, #32
 8002700:	e003      	b.n	800270a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002704:	fab3 f383 	clz	r3, r3
 8002708:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800270a:	429a      	cmp	r2, r3
 800270c:	d106      	bne.n	800271c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2200      	movs	r2, #0
 8002714:	2103      	movs	r1, #3
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff f95e 	bl	80019d8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fad3 	bl	8001ccc <LL_ADC_IsEnabled>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	f040 813d 	bne.w	80029a8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	6819      	ldr	r1, [r3, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	461a      	mov	r2, r3
 800273c:	f7ff fa1a 	bl	8001b74 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4aa2      	ldr	r2, [pc, #648]	; (80029d0 <HAL_ADC_ConfigChannel+0x6dc>)
 8002746:	4293      	cmp	r3, r2
 8002748:	f040 812e 	bne.w	80029a8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10b      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x480>
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	0e9b      	lsrs	r3, r3, #26
 8002762:	3301      	adds	r3, #1
 8002764:	f003 031f 	and.w	r3, r3, #31
 8002768:	2b09      	cmp	r3, #9
 800276a:	bf94      	ite	ls
 800276c:	2301      	movls	r3, #1
 800276e:	2300      	movhi	r3, #0
 8002770:	b2db      	uxtb	r3, r3
 8002772:	e019      	b.n	80027a8 <HAL_ADC_ConfigChannel+0x4b4>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800277a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800277c:	fa93 f3a3 	rbit	r3, r3
 8002780:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002782:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002784:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002786:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002788:	2b00      	cmp	r3, #0
 800278a:	d101      	bne.n	8002790 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800278c:	2320      	movs	r3, #32
 800278e:	e003      	b.n	8002798 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002790:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002792:	fab3 f383 	clz	r3, r3
 8002796:	b2db      	uxtb	r3, r3
 8002798:	3301      	adds	r3, #1
 800279a:	f003 031f 	and.w	r3, r3, #31
 800279e:	2b09      	cmp	r3, #9
 80027a0:	bf94      	ite	ls
 80027a2:	2301      	movls	r3, #1
 80027a4:	2300      	movhi	r3, #0
 80027a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d079      	beq.n	80028a0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d107      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x4d4>
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	0e9b      	lsrs	r3, r3, #26
 80027be:	3301      	adds	r3, #1
 80027c0:	069b      	lsls	r3, r3, #26
 80027c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027c6:	e015      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x500>
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027d0:	fa93 f3a3 	rbit	r3, r3
 80027d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80027d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027d8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80027da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80027e0:	2320      	movs	r3, #32
 80027e2:	e003      	b.n	80027ec <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80027e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027e6:	fab3 f383 	clz	r3, r3
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	3301      	adds	r3, #1
 80027ee:	069b      	lsls	r3, r3, #26
 80027f0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d109      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x520>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	0e9b      	lsrs	r3, r3, #26
 8002806:	3301      	adds	r3, #1
 8002808:	f003 031f 	and.w	r3, r3, #31
 800280c:	2101      	movs	r1, #1
 800280e:	fa01 f303 	lsl.w	r3, r1, r3
 8002812:	e017      	b.n	8002844 <HAL_ADC_ConfigChannel+0x550>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800281c:	fa93 f3a3 	rbit	r3, r3
 8002820:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002824:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002826:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800282c:	2320      	movs	r3, #32
 800282e:	e003      	b.n	8002838 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002830:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002832:	fab3 f383 	clz	r3, r3
 8002836:	b2db      	uxtb	r3, r3
 8002838:	3301      	adds	r3, #1
 800283a:	f003 031f 	and.w	r3, r3, #31
 800283e:	2101      	movs	r1, #1
 8002840:	fa01 f303 	lsl.w	r3, r1, r3
 8002844:	ea42 0103 	orr.w	r1, r2, r3
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10a      	bne.n	800286a <HAL_ADC_ConfigChannel+0x576>
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	0e9b      	lsrs	r3, r3, #26
 800285a:	3301      	adds	r3, #1
 800285c:	f003 021f 	and.w	r2, r3, #31
 8002860:	4613      	mov	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	4413      	add	r3, r2
 8002866:	051b      	lsls	r3, r3, #20
 8002868:	e018      	b.n	800289c <HAL_ADC_ConfigChannel+0x5a8>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002872:	fa93 f3a3 	rbit	r3, r3
 8002876:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800287a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800287c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002882:	2320      	movs	r3, #32
 8002884:	e003      	b.n	800288e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002886:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002888:	fab3 f383 	clz	r3, r3
 800288c:	b2db      	uxtb	r3, r3
 800288e:	3301      	adds	r3, #1
 8002890:	f003 021f 	and.w	r2, r3, #31
 8002894:	4613      	mov	r3, r2
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	4413      	add	r3, r2
 800289a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800289c:	430b      	orrs	r3, r1
 800289e:	e07e      	b.n	800299e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d107      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x5c8>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	0e9b      	lsrs	r3, r3, #26
 80028b2:	3301      	adds	r3, #1
 80028b4:	069b      	lsls	r3, r3, #26
 80028b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028ba:	e015      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x5f4>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c4:	fa93 f3a3 	rbit	r3, r3
 80028c8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80028ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028cc:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80028ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80028d4:	2320      	movs	r3, #32
 80028d6:	e003      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80028d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028da:	fab3 f383 	clz	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	3301      	adds	r3, #1
 80028e2:	069b      	lsls	r3, r3, #26
 80028e4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d109      	bne.n	8002908 <HAL_ADC_ConfigChannel+0x614>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	0e9b      	lsrs	r3, r3, #26
 80028fa:	3301      	adds	r3, #1
 80028fc:	f003 031f 	and.w	r3, r3, #31
 8002900:	2101      	movs	r1, #1
 8002902:	fa01 f303 	lsl.w	r3, r1, r3
 8002906:	e017      	b.n	8002938 <HAL_ADC_ConfigChannel+0x644>
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290e:	6a3b      	ldr	r3, [r7, #32]
 8002910:	fa93 f3a3 	rbit	r3, r3
 8002914:	61fb      	str	r3, [r7, #28]
  return result;
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	2b00      	cmp	r3, #0
 800291e:	d101      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002920:	2320      	movs	r3, #32
 8002922:	e003      	b.n	800292c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002926:	fab3 f383 	clz	r3, r3
 800292a:	b2db      	uxtb	r3, r3
 800292c:	3301      	adds	r3, #1
 800292e:	f003 031f 	and.w	r3, r3, #31
 8002932:	2101      	movs	r1, #1
 8002934:	fa01 f303 	lsl.w	r3, r1, r3
 8002938:	ea42 0103 	orr.w	r1, r2, r3
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10d      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x670>
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	0e9b      	lsrs	r3, r3, #26
 800294e:	3301      	adds	r3, #1
 8002950:	f003 021f 	and.w	r2, r3, #31
 8002954:	4613      	mov	r3, r2
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	4413      	add	r3, r2
 800295a:	3b1e      	subs	r3, #30
 800295c:	051b      	lsls	r3, r3, #20
 800295e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002962:	e01b      	b.n	800299c <HAL_ADC_ConfigChannel+0x6a8>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	fa93 f3a3 	rbit	r3, r3
 8002970:	613b      	str	r3, [r7, #16]
  return result;
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800297c:	2320      	movs	r3, #32
 800297e:	e003      	b.n	8002988 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	fab3 f383 	clz	r3, r3
 8002986:	b2db      	uxtb	r3, r3
 8002988:	3301      	adds	r3, #1
 800298a:	f003 021f 	and.w	r2, r3, #31
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	3b1e      	subs	r3, #30
 8002996:	051b      	lsls	r3, r3, #20
 8002998:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800299c:	430b      	orrs	r3, r1
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	6892      	ldr	r2, [r2, #8]
 80029a2:	4619      	mov	r1, r3
 80029a4:	f7ff f8bb 	bl	8001b1e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <HAL_ADC_ConfigChannel+0x6e0>)
 80029ae:	4013      	ands	r3, r2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f000 80be 	beq.w	8002b32 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029be:	d004      	beq.n	80029ca <HAL_ADC_ConfigChannel+0x6d6>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a04      	ldr	r2, [pc, #16]	; (80029d8 <HAL_ADC_ConfigChannel+0x6e4>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d10a      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x6ec>
 80029ca:	4b04      	ldr	r3, [pc, #16]	; (80029dc <HAL_ADC_ConfigChannel+0x6e8>)
 80029cc:	e009      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x6ee>
 80029ce:	bf00      	nop
 80029d0:	407f0000 	.word	0x407f0000
 80029d4:	80080000 	.word	0x80080000
 80029d8:	50000100 	.word	0x50000100
 80029dc:	50000300 	.word	0x50000300
 80029e0:	4b59      	ldr	r3, [pc, #356]	; (8002b48 <HAL_ADC_ConfigChannel+0x854>)
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fe ffb0 	bl	8001948 <LL_ADC_GetCommonPathInternalCh>
 80029e8:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a56      	ldr	r2, [pc, #344]	; (8002b4c <HAL_ADC_ConfigChannel+0x858>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d004      	beq.n	8002a00 <HAL_ADC_ConfigChannel+0x70c>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a55      	ldr	r2, [pc, #340]	; (8002b50 <HAL_ADC_ConfigChannel+0x85c>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d13a      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d134      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a14:	d005      	beq.n	8002a22 <HAL_ADC_ConfigChannel+0x72e>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a4e      	ldr	r2, [pc, #312]	; (8002b54 <HAL_ADC_ConfigChannel+0x860>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	f040 8085 	bne.w	8002b2c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a2a:	d004      	beq.n	8002a36 <HAL_ADC_ConfigChannel+0x742>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a49      	ldr	r2, [pc, #292]	; (8002b58 <HAL_ADC_ConfigChannel+0x864>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d101      	bne.n	8002a3a <HAL_ADC_ConfigChannel+0x746>
 8002a36:	4a49      	ldr	r2, [pc, #292]	; (8002b5c <HAL_ADC_ConfigChannel+0x868>)
 8002a38:	e000      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x748>
 8002a3a:	4a43      	ldr	r2, [pc, #268]	; (8002b48 <HAL_ADC_ConfigChannel+0x854>)
 8002a3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a40:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a44:	4619      	mov	r1, r3
 8002a46:	4610      	mov	r0, r2
 8002a48:	f7fe ff6b 	bl	8001922 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a4c:	4b44      	ldr	r3, [pc, #272]	; (8002b60 <HAL_ADC_ConfigChannel+0x86c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	099b      	lsrs	r3, r3, #6
 8002a52:	4a44      	ldr	r2, [pc, #272]	; (8002b64 <HAL_ADC_ConfigChannel+0x870>)
 8002a54:	fba2 2303 	umull	r2, r3, r2, r3
 8002a58:	099b      	lsrs	r3, r3, #6
 8002a5a:	1c5a      	adds	r2, r3, #1
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	4413      	add	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a66:	e002      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f9      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a74:	e05a      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a3b      	ldr	r2, [pc, #236]	; (8002b68 <HAL_ADC_ConfigChannel+0x874>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d125      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x7d8>
 8002a80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d11f      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a31      	ldr	r2, [pc, #196]	; (8002b58 <HAL_ADC_ConfigChannel+0x864>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d104      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x7ac>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a34      	ldr	r2, [pc, #208]	; (8002b6c <HAL_ADC_ConfigChannel+0x878>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d047      	beq.n	8002b30 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002aa8:	d004      	beq.n	8002ab4 <HAL_ADC_ConfigChannel+0x7c0>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a2a      	ldr	r2, [pc, #168]	; (8002b58 <HAL_ADC_ConfigChannel+0x864>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d101      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x7c4>
 8002ab4:	4a29      	ldr	r2, [pc, #164]	; (8002b5c <HAL_ADC_ConfigChannel+0x868>)
 8002ab6:	e000      	b.n	8002aba <HAL_ADC_ConfigChannel+0x7c6>
 8002ab8:	4a23      	ldr	r2, [pc, #140]	; (8002b48 <HAL_ADC_ConfigChannel+0x854>)
 8002aba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002abe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4610      	mov	r0, r2
 8002ac6:	f7fe ff2c 	bl	8001922 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aca:	e031      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a27      	ldr	r2, [pc, #156]	; (8002b70 <HAL_ADC_ConfigChannel+0x87c>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d12d      	bne.n	8002b32 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ad6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d127      	bne.n	8002b32 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a1c      	ldr	r2, [pc, #112]	; (8002b58 <HAL_ADC_ConfigChannel+0x864>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d022      	beq.n	8002b32 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002af4:	d004      	beq.n	8002b00 <HAL_ADC_ConfigChannel+0x80c>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a17      	ldr	r2, [pc, #92]	; (8002b58 <HAL_ADC_ConfigChannel+0x864>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d101      	bne.n	8002b04 <HAL_ADC_ConfigChannel+0x810>
 8002b00:	4a16      	ldr	r2, [pc, #88]	; (8002b5c <HAL_ADC_ConfigChannel+0x868>)
 8002b02:	e000      	b.n	8002b06 <HAL_ADC_ConfigChannel+0x812>
 8002b04:	4a10      	ldr	r2, [pc, #64]	; (8002b48 <HAL_ADC_ConfigChannel+0x854>)
 8002b06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4610      	mov	r0, r2
 8002b12:	f7fe ff06 	bl	8001922 <LL_ADC_SetCommonPathInternalCh>
 8002b16:	e00c      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1c:	f043 0220 	orr.w	r2, r3, #32
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002b2a:	e002      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b2c:	bf00      	nop
 8002b2e:	e000      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b30:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002b3a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	37d8      	adds	r7, #216	; 0xd8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	50000700 	.word	0x50000700
 8002b4c:	c3210000 	.word	0xc3210000
 8002b50:	90c00010 	.word	0x90c00010
 8002b54:	50000600 	.word	0x50000600
 8002b58:	50000100 	.word	0x50000100
 8002b5c:	50000300 	.word	0x50000300
 8002b60:	20000000 	.word	0x20000000
 8002b64:	053e2d63 	.word	0x053e2d63
 8002b68:	c7520000 	.word	0xc7520000
 8002b6c:	50000500 	.word	0x50000500
 8002b70:	cb840000 	.word	0xcb840000

08002b74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff f8a3 	bl	8001ccc <LL_ADC_IsEnabled>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d14d      	bne.n	8002c28 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	4b28      	ldr	r3, [pc, #160]	; (8002c34 <ADC_Enable+0xc0>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00d      	beq.n	8002bb6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9e:	f043 0210 	orr.w	r2, r3, #16
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002baa:	f043 0201 	orr.w	r2, r3, #1
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e039      	b.n	8002c2a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff f85e 	bl	8001c7c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002bc0:	f7fe fe6e 	bl	80018a0 <HAL_GetTick>
 8002bc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bc6:	e028      	b.n	8002c1a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7ff f87d 	bl	8001ccc <LL_ADC_IsEnabled>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d104      	bne.n	8002be2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff f84d 	bl	8001c7c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002be2:	f7fe fe5d 	bl	80018a0 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d914      	bls.n	8002c1a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d00d      	beq.n	8002c1a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c02:	f043 0210 	orr.w	r2, r3, #16
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c0e:	f043 0201 	orr.w	r2, r3, #1
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e007      	b.n	8002c2a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0301 	and.w	r3, r3, #1
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d1cf      	bne.n	8002bc8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	8000003f 	.word	0x8000003f

08002c38 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff f854 	bl	8001cf2 <LL_ADC_IsDisableOngoing>
 8002c4a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff f83b 	bl	8001ccc <LL_ADC_IsEnabled>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d047      	beq.n	8002cec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d144      	bne.n	8002cec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f003 030d 	and.w	r3, r3, #13
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d10c      	bne.n	8002c8a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff f815 	bl	8001ca4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2203      	movs	r2, #3
 8002c80:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c82:	f7fe fe0d 	bl	80018a0 <HAL_GetTick>
 8002c86:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c88:	e029      	b.n	8002cde <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c8e:	f043 0210 	orr.w	r2, r3, #16
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c9a:	f043 0201 	orr.w	r2, r3, #1
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e023      	b.n	8002cee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ca6:	f7fe fdfb 	bl	80018a0 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d914      	bls.n	8002cde <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00d      	beq.n	8002cde <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc6:	f043 0210 	orr.w	r2, r3, #16
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cd2:	f043 0201 	orr.w	r2, r3, #1
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e007      	b.n	8002cee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1dc      	bne.n	8002ca6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d02:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d08:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d14b      	bne.n	8002da8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d14:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d021      	beq.n	8002d6e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fe feb6 	bl	8001aa0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d032      	beq.n	8002da0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d12b      	bne.n	8002da0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d11f      	bne.n	8002da0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d64:	f043 0201 	orr.w	r2, r3, #1
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d6c:	e018      	b.n	8002da0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d111      	bne.n	8002da0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d105      	bne.n	8002da0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d98:	f043 0201 	orr.w	r2, r3, #1
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	f7ff fa89 	bl	80022b8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002da6:	e00e      	b.n	8002dc6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dac:	f003 0310 	and.w	r3, r3, #16
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d003      	beq.n	8002dbc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f7ff fa93 	bl	80022e0 <HAL_ADC_ErrorCallback>
}
 8002dba:	e004      	b.n	8002dc6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	4798      	blx	r3
}
 8002dc6:	bf00      	nop
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b084      	sub	sp, #16
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dda:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f7ff fa75 	bl	80022cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002de2:	bf00      	nop
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b084      	sub	sp, #16
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dfc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e08:	f043 0204 	orr.w	r2, r3, #4
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f7ff fa65 	bl	80022e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e16:	bf00      	nop
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <LL_ADC_StartCalibration>:
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b083      	sub	sp, #12
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
 8002e26:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002e30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	609a      	str	r2, [r3, #8]
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <LL_ADC_IsCalibrationOnGoing>:
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002e60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e64:	d101      	bne.n	8002e6a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002e66:	2301      	movs	r3, #1
 8002e68:	e000      	b.n	8002e6c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_ADCEx_Calibration_Start+0x1c>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e04d      	b.n	8002f30 <HAL_ADCEx_Calibration_Start+0xb8>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f7ff fecb 	bl	8002c38 <ADC_Disable>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d136      	bne.n	8002f1a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002eb4:	f023 0302 	bic.w	r3, r3, #2
 8002eb8:	f043 0202 	orr.w	r2, r3, #2
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6839      	ldr	r1, [r7, #0]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7ff ffa9 	bl	8002e1e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ecc:	e014      	b.n	8002ef8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	4a18      	ldr	r2, [pc, #96]	; (8002f38 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d90d      	bls.n	8002ef8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee0:	f023 0312 	bic.w	r3, r3, #18
 8002ee4:	f043 0210 	orr.w	r2, r3, #16
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e01b      	b.n	8002f30 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff ffa7 	bl	8002e50 <LL_ADC_IsCalibrationOnGoing>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1e2      	bne.n	8002ece <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0c:	f023 0303 	bic.w	r3, r3, #3
 8002f10:	f043 0201 	orr.w	r2, r3, #1
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	65da      	str	r2, [r3, #92]	; 0x5c
 8002f18:	e005      	b.n	8002f26 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f1e:	f043 0210 	orr.w	r2, r3, #16
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	0004de01 	.word	0x0004de01

08002f3c <__NVIC_SetPriorityGrouping>:
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f4c:	4b0c      	ldr	r3, [pc, #48]	; (8002f80 <__NVIC_SetPriorityGrouping+0x44>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f58:	4013      	ands	r3, r2
 8002f5a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f6e:	4a04      	ldr	r2, [pc, #16]	; (8002f80 <__NVIC_SetPriorityGrouping+0x44>)
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	60d3      	str	r3, [r2, #12]
}
 8002f74:	bf00      	nop
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <__NVIC_GetPriorityGrouping>:
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f88:	4b04      	ldr	r3, [pc, #16]	; (8002f9c <__NVIC_GetPriorityGrouping+0x18>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	0a1b      	lsrs	r3, r3, #8
 8002f8e:	f003 0307 	and.w	r3, r3, #7
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	e000ed00 	.word	0xe000ed00

08002fa0 <__NVIC_EnableIRQ>:
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	db0b      	blt.n	8002fca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	f003 021f 	and.w	r2, r3, #31
 8002fb8:	4907      	ldr	r1, [pc, #28]	; (8002fd8 <__NVIC_EnableIRQ+0x38>)
 8002fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	2001      	movs	r0, #1
 8002fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000e100 	.word	0xe000e100

08002fdc <__NVIC_SetPriority>:
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	6039      	str	r1, [r7, #0]
 8002fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	db0a      	blt.n	8003006 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	490c      	ldr	r1, [pc, #48]	; (8003028 <__NVIC_SetPriority+0x4c>)
 8002ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffa:	0112      	lsls	r2, r2, #4
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	440b      	add	r3, r1
 8003000:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003004:	e00a      	b.n	800301c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	b2da      	uxtb	r2, r3
 800300a:	4908      	ldr	r1, [pc, #32]	; (800302c <__NVIC_SetPriority+0x50>)
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	3b04      	subs	r3, #4
 8003014:	0112      	lsls	r2, r2, #4
 8003016:	b2d2      	uxtb	r2, r2
 8003018:	440b      	add	r3, r1
 800301a:	761a      	strb	r2, [r3, #24]
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000e100 	.word	0xe000e100
 800302c:	e000ed00 	.word	0xe000ed00

08003030 <NVIC_EncodePriority>:
{
 8003030:	b480      	push	{r7}
 8003032:	b089      	sub	sp, #36	; 0x24
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	f1c3 0307 	rsb	r3, r3, #7
 800304a:	2b04      	cmp	r3, #4
 800304c:	bf28      	it	cs
 800304e:	2304      	movcs	r3, #4
 8003050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	3304      	adds	r3, #4
 8003056:	2b06      	cmp	r3, #6
 8003058:	d902      	bls.n	8003060 <NVIC_EncodePriority+0x30>
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3b03      	subs	r3, #3
 800305e:	e000      	b.n	8003062 <NVIC_EncodePriority+0x32>
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003064:	f04f 32ff 	mov.w	r2, #4294967295
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43da      	mvns	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	401a      	ands	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003078:	f04f 31ff 	mov.w	r1, #4294967295
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	fa01 f303 	lsl.w	r3, r1, r3
 8003082:	43d9      	mvns	r1, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003088:	4313      	orrs	r3, r2
}
 800308a:	4618      	mov	r0, r3
 800308c:	3724      	adds	r7, #36	; 0x24
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
	...

08003098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030a8:	d301      	bcc.n	80030ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030aa:	2301      	movs	r3, #1
 80030ac:	e00f      	b.n	80030ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ae:	4a0a      	ldr	r2, [pc, #40]	; (80030d8 <SysTick_Config+0x40>)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030b6:	210f      	movs	r1, #15
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295
 80030bc:	f7ff ff8e 	bl	8002fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030c0:	4b05      	ldr	r3, [pc, #20]	; (80030d8 <SysTick_Config+0x40>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030c6:	4b04      	ldr	r3, [pc, #16]	; (80030d8 <SysTick_Config+0x40>)
 80030c8:	2207      	movs	r2, #7
 80030ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	e000e010 	.word	0xe000e010

080030dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff ff29 	bl	8002f3c <__NVIC_SetPriorityGrouping>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	4603      	mov	r3, r0
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
 80030fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003100:	f7ff ff40 	bl	8002f84 <__NVIC_GetPriorityGrouping>
 8003104:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	68b9      	ldr	r1, [r7, #8]
 800310a:	6978      	ldr	r0, [r7, #20]
 800310c:	f7ff ff90 	bl	8003030 <NVIC_EncodePriority>
 8003110:	4602      	mov	r2, r0
 8003112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003116:	4611      	mov	r1, r2
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff ff5f 	bl	8002fdc <__NVIC_SetPriority>
}
 800311e:	bf00      	nop
 8003120:	3718      	adds	r7, #24
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b082      	sub	sp, #8
 800312a:	af00      	add	r7, sp, #0
 800312c:	4603      	mov	r3, r0
 800312e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff ff33 	bl	8002fa0 <__NVIC_EnableIRQ>
}
 800313a:	bf00      	nop
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b082      	sub	sp, #8
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7ff ffa4 	bl	8003098 <SysTick_Config>
 8003150:	4603      	mov	r3, r0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d101      	bne.n	800316e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e08d      	b.n	800328a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	4b47      	ldr	r3, [pc, #284]	; (8003294 <HAL_DMA_Init+0x138>)
 8003176:	429a      	cmp	r2, r3
 8003178:	d80f      	bhi.n	800319a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	461a      	mov	r2, r3
 8003180:	4b45      	ldr	r3, [pc, #276]	; (8003298 <HAL_DMA_Init+0x13c>)
 8003182:	4413      	add	r3, r2
 8003184:	4a45      	ldr	r2, [pc, #276]	; (800329c <HAL_DMA_Init+0x140>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	091b      	lsrs	r3, r3, #4
 800318c:	009a      	lsls	r2, r3, #2
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a42      	ldr	r2, [pc, #264]	; (80032a0 <HAL_DMA_Init+0x144>)
 8003196:	641a      	str	r2, [r3, #64]	; 0x40
 8003198:	e00e      	b.n	80031b8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	461a      	mov	r2, r3
 80031a0:	4b40      	ldr	r3, [pc, #256]	; (80032a4 <HAL_DMA_Init+0x148>)
 80031a2:	4413      	add	r3, r2
 80031a4:	4a3d      	ldr	r2, [pc, #244]	; (800329c <HAL_DMA_Init+0x140>)
 80031a6:	fba2 2303 	umull	r2, r3, r2, r3
 80031aa:	091b      	lsrs	r3, r3, #4
 80031ac:	009a      	lsls	r2, r3, #2
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a3c      	ldr	r2, [pc, #240]	; (80032a8 <HAL_DMA_Init+0x14c>)
 80031b6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2202      	movs	r2, #2
 80031bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80031ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80031dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	4313      	orrs	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f9b6 	bl	800357c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003218:	d102      	bne.n	8003220 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003234:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d010      	beq.n	8003260 <HAL_DMA_Init+0x104>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b04      	cmp	r3, #4
 8003244:	d80c      	bhi.n	8003260 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 f9d6 	bl	80035f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800325c:	605a      	str	r2, [r3, #4]
 800325e:	e008      	b.n	8003272 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	40020407 	.word	0x40020407
 8003298:	bffdfff8 	.word	0xbffdfff8
 800329c:	cccccccd 	.word	0xcccccccd
 80032a0:	40020000 	.word	0x40020000
 80032a4:	bffdfbf8 	.word	0xbffdfbf8
 80032a8:	40020400 	.word	0x40020400

080032ac <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
 80032b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032ba:	2300      	movs	r3, #0
 80032bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d101      	bne.n	80032cc <HAL_DMA_Start_IT+0x20>
 80032c8:	2302      	movs	r3, #2
 80032ca:	e066      	b.n	800339a <HAL_DMA_Start_IT+0xee>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d155      	bne.n	800338c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2202      	movs	r2, #2
 80032e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f022 0201 	bic.w	r2, r2, #1
 80032fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	68b9      	ldr	r1, [r7, #8]
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 f8fb 	bl	8003500 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330e:	2b00      	cmp	r3, #0
 8003310:	d008      	beq.n	8003324 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f042 020e 	orr.w	r2, r2, #14
 8003320:	601a      	str	r2, [r3, #0]
 8003322:	e00f      	b.n	8003344 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0204 	bic.w	r2, r2, #4
 8003332:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f042 020a 	orr.w	r2, r2, #10
 8003342:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d007      	beq.n	8003362 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800335c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003360:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003366:	2b00      	cmp	r3, #0
 8003368:	d007      	beq.n	800337a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003374:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003378:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f042 0201 	orr.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	e005      	b.n	8003398 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003394:	2302      	movs	r3, #2
 8003396:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003398:	7dfb      	ldrb	r3, [r7, #23]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3718      	adds	r7, #24
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b084      	sub	sp, #16
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033be:	f003 031f 	and.w	r3, r3, #31
 80033c2:	2204      	movs	r2, #4
 80033c4:	409a      	lsls	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4013      	ands	r3, r2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d026      	beq.n	800341c <HAL_DMA_IRQHandler+0x7a>
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	f003 0304 	and.w	r3, r3, #4
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d021      	beq.n	800341c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0320 	and.w	r3, r3, #32
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d107      	bne.n	80033f6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 0204 	bic.w	r2, r2, #4
 80033f4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fa:	f003 021f 	and.w	r2, r3, #31
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	2104      	movs	r1, #4
 8003404:	fa01 f202 	lsl.w	r2, r1, r2
 8003408:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	2b00      	cmp	r3, #0
 8003410:	d071      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800341a:	e06c      	b.n	80034f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003420:	f003 031f 	and.w	r3, r3, #31
 8003424:	2202      	movs	r2, #2
 8003426:	409a      	lsls	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	4013      	ands	r3, r2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d02e      	beq.n	800348e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d029      	beq.n	800348e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0320 	and.w	r3, r3, #32
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10b      	bne.n	8003460 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 020a 	bic.w	r2, r2, #10
 8003456:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003464:	f003 021f 	and.w	r2, r3, #31
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	2102      	movs	r1, #2
 800346e:	fa01 f202 	lsl.w	r2, r1, r2
 8003472:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003480:	2b00      	cmp	r3, #0
 8003482:	d038      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800348c:	e033      	b.n	80034f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003492:	f003 031f 	and.w	r3, r3, #31
 8003496:	2208      	movs	r2, #8
 8003498:	409a      	lsls	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	4013      	ands	r3, r2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d02a      	beq.n	80034f8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d025      	beq.n	80034f8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 020e 	bic.w	r2, r2, #14
 80034ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c0:	f003 021f 	and.w	r2, r3, #31
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	2101      	movs	r1, #1
 80034ca:	fa01 f202 	lsl.w	r2, r1, r2
 80034ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d004      	beq.n	80034f8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80034f6:	bf00      	nop
 80034f8:	bf00      	nop
}
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
 800350c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003516:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800351c:	2b00      	cmp	r3, #0
 800351e:	d004      	beq.n	800352a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003528:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352e:	f003 021f 	and.w	r2, r3, #31
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	2101      	movs	r1, #1
 8003538:	fa01 f202 	lsl.w	r2, r1, r2
 800353c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b10      	cmp	r3, #16
 800354c:	d108      	bne.n	8003560 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800355e:	e007      	b.n	8003570 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	60da      	str	r2, [r3, #12]
}
 8003570:	bf00      	nop
 8003572:	3714      	adds	r7, #20
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800357c:	b480      	push	{r7}
 800357e:	b087      	sub	sp, #28
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	461a      	mov	r2, r3
 800358a:	4b16      	ldr	r3, [pc, #88]	; (80035e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800358c:	429a      	cmp	r2, r3
 800358e:	d802      	bhi.n	8003596 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003590:	4b15      	ldr	r3, [pc, #84]	; (80035e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003592:	617b      	str	r3, [r7, #20]
 8003594:	e001      	b.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003596:	4b15      	ldr	r3, [pc, #84]	; (80035ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003598:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	3b08      	subs	r3, #8
 80035a6:	4a12      	ldr	r2, [pc, #72]	; (80035f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80035a8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ac:	091b      	lsrs	r3, r3, #4
 80035ae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b4:	089b      	lsrs	r3, r3, #2
 80035b6:	009a      	lsls	r2, r3, #2
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	4413      	add	r3, r2
 80035bc:	461a      	mov	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a0b      	ldr	r2, [pc, #44]	; (80035f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80035c6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f003 031f 	and.w	r3, r3, #31
 80035ce:	2201      	movs	r2, #1
 80035d0:	409a      	lsls	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80035d6:	bf00      	nop
 80035d8:	371c      	adds	r7, #28
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	40020407 	.word	0x40020407
 80035e8:	40020800 	.word	0x40020800
 80035ec:	40020820 	.word	0x40020820
 80035f0:	cccccccd 	.word	0xcccccccd
 80035f4:	40020880 	.word	0x40020880

080035f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	b2db      	uxtb	r3, r3
 8003606:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	4b0b      	ldr	r3, [pc, #44]	; (8003638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800360c:	4413      	add	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	461a      	mov	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a08      	ldr	r2, [pc, #32]	; (800363c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800361a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	3b01      	subs	r3, #1
 8003620:	f003 031f 	and.w	r3, r3, #31
 8003624:	2201      	movs	r2, #1
 8003626:	409a      	lsls	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800362c:	bf00      	nop
 800362e:	3714      	adds	r7, #20
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr
 8003638:	1000823f 	.word	0x1000823f
 800363c:	40020940 	.word	0x40020940

08003640 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003640:	b480      	push	{r7}
 8003642:	b087      	sub	sp, #28
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800364a:	2300      	movs	r3, #0
 800364c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800364e:	e15a      	b.n	8003906 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	2101      	movs	r1, #1
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	fa01 f303 	lsl.w	r3, r1, r3
 800365c:	4013      	ands	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 814c 	beq.w	8003900 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f003 0303 	and.w	r3, r3, #3
 8003670:	2b01      	cmp	r3, #1
 8003672:	d005      	beq.n	8003680 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800367c:	2b02      	cmp	r3, #2
 800367e:	d130      	bne.n	80036e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	2203      	movs	r2, #3
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	43db      	mvns	r3, r3
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	4013      	ands	r3, r2
 8003696:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	68da      	ldr	r2, [r3, #12]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036b6:	2201      	movs	r2, #1
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	fa02 f303 	lsl.w	r3, r2, r3
 80036be:	43db      	mvns	r3, r3
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4013      	ands	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	091b      	lsrs	r3, r3, #4
 80036cc:	f003 0201 	and.w	r2, r3, #1
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	fa02 f303 	lsl.w	r3, r2, r3
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f003 0303 	and.w	r3, r3, #3
 80036ea:	2b03      	cmp	r3, #3
 80036ec:	d017      	beq.n	800371e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	2203      	movs	r2, #3
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	43db      	mvns	r3, r3
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	4013      	ands	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	4313      	orrs	r3, r2
 8003716:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	693a      	ldr	r2, [r7, #16]
 800371c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f003 0303 	and.w	r3, r3, #3
 8003726:	2b02      	cmp	r3, #2
 8003728:	d123      	bne.n	8003772 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	08da      	lsrs	r2, r3, #3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	3208      	adds	r2, #8
 8003732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003736:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f003 0307 	and.w	r3, r3, #7
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	220f      	movs	r2, #15
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	43db      	mvns	r3, r3
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	4013      	ands	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	691a      	ldr	r2, [r3, #16]
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f003 0307 	and.w	r3, r3, #7
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4313      	orrs	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	08da      	lsrs	r2, r3, #3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3208      	adds	r2, #8
 800376c:	6939      	ldr	r1, [r7, #16]
 800376e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	2203      	movs	r2, #3
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	43db      	mvns	r3, r3
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4013      	ands	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f003 0203 	and.w	r2, r3, #3
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 80a6 	beq.w	8003900 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037b4:	4b5b      	ldr	r3, [pc, #364]	; (8003924 <HAL_GPIO_Init+0x2e4>)
 80037b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037b8:	4a5a      	ldr	r2, [pc, #360]	; (8003924 <HAL_GPIO_Init+0x2e4>)
 80037ba:	f043 0301 	orr.w	r3, r3, #1
 80037be:	6613      	str	r3, [r2, #96]	; 0x60
 80037c0:	4b58      	ldr	r3, [pc, #352]	; (8003924 <HAL_GPIO_Init+0x2e4>)
 80037c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	60bb      	str	r3, [r7, #8]
 80037ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037cc:	4a56      	ldr	r2, [pc, #344]	; (8003928 <HAL_GPIO_Init+0x2e8>)
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	089b      	lsrs	r3, r3, #2
 80037d2:	3302      	adds	r3, #2
 80037d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f003 0303 	and.w	r3, r3, #3
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	220f      	movs	r2, #15
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	4013      	ands	r3, r2
 80037ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80037f6:	d01f      	beq.n	8003838 <HAL_GPIO_Init+0x1f8>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a4c      	ldr	r2, [pc, #304]	; (800392c <HAL_GPIO_Init+0x2ec>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d019      	beq.n	8003834 <HAL_GPIO_Init+0x1f4>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a4b      	ldr	r2, [pc, #300]	; (8003930 <HAL_GPIO_Init+0x2f0>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d013      	beq.n	8003830 <HAL_GPIO_Init+0x1f0>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a4a      	ldr	r2, [pc, #296]	; (8003934 <HAL_GPIO_Init+0x2f4>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d00d      	beq.n	800382c <HAL_GPIO_Init+0x1ec>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a49      	ldr	r2, [pc, #292]	; (8003938 <HAL_GPIO_Init+0x2f8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d007      	beq.n	8003828 <HAL_GPIO_Init+0x1e8>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a48      	ldr	r2, [pc, #288]	; (800393c <HAL_GPIO_Init+0x2fc>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d101      	bne.n	8003824 <HAL_GPIO_Init+0x1e4>
 8003820:	2305      	movs	r3, #5
 8003822:	e00a      	b.n	800383a <HAL_GPIO_Init+0x1fa>
 8003824:	2306      	movs	r3, #6
 8003826:	e008      	b.n	800383a <HAL_GPIO_Init+0x1fa>
 8003828:	2304      	movs	r3, #4
 800382a:	e006      	b.n	800383a <HAL_GPIO_Init+0x1fa>
 800382c:	2303      	movs	r3, #3
 800382e:	e004      	b.n	800383a <HAL_GPIO_Init+0x1fa>
 8003830:	2302      	movs	r3, #2
 8003832:	e002      	b.n	800383a <HAL_GPIO_Init+0x1fa>
 8003834:	2301      	movs	r3, #1
 8003836:	e000      	b.n	800383a <HAL_GPIO_Init+0x1fa>
 8003838:	2300      	movs	r3, #0
 800383a:	697a      	ldr	r2, [r7, #20]
 800383c:	f002 0203 	and.w	r2, r2, #3
 8003840:	0092      	lsls	r2, r2, #2
 8003842:	4093      	lsls	r3, r2
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800384a:	4937      	ldr	r1, [pc, #220]	; (8003928 <HAL_GPIO_Init+0x2e8>)
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	089b      	lsrs	r3, r3, #2
 8003850:	3302      	adds	r3, #2
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003858:	4b39      	ldr	r3, [pc, #228]	; (8003940 <HAL_GPIO_Init+0x300>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	43db      	mvns	r3, r3
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	4013      	ands	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4313      	orrs	r3, r2
 800387a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800387c:	4a30      	ldr	r2, [pc, #192]	; (8003940 <HAL_GPIO_Init+0x300>)
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003882:	4b2f      	ldr	r3, [pc, #188]	; (8003940 <HAL_GPIO_Init+0x300>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	43db      	mvns	r3, r3
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	4013      	ands	r3, r2
 8003890:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d003      	beq.n	80038a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038a6:	4a26      	ldr	r2, [pc, #152]	; (8003940 <HAL_GPIO_Init+0x300>)
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80038ac:	4b24      	ldr	r3, [pc, #144]	; (8003940 <HAL_GPIO_Init+0x300>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	43db      	mvns	r3, r3
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	4013      	ands	r3, r2
 80038ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d003      	beq.n	80038d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80038c8:	693a      	ldr	r2, [r7, #16]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80038d0:	4a1b      	ldr	r2, [pc, #108]	; (8003940 <HAL_GPIO_Init+0x300>)
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80038d6:	4b1a      	ldr	r3, [pc, #104]	; (8003940 <HAL_GPIO_Init+0x300>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	43db      	mvns	r3, r3
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	4013      	ands	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d003      	beq.n	80038fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038fa:	4a11      	ldr	r2, [pc, #68]	; (8003940 <HAL_GPIO_Init+0x300>)
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	3301      	adds	r3, #1
 8003904:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	fa22 f303 	lsr.w	r3, r2, r3
 8003910:	2b00      	cmp	r3, #0
 8003912:	f47f ae9d 	bne.w	8003650 <HAL_GPIO_Init+0x10>
  }
}
 8003916:	bf00      	nop
 8003918:	bf00      	nop
 800391a:	371c      	adds	r7, #28
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	40021000 	.word	0x40021000
 8003928:	40010000 	.word	0x40010000
 800392c:	48000400 	.word	0x48000400
 8003930:	48000800 	.word	0x48000800
 8003934:	48000c00 	.word	0x48000c00
 8003938:	48001000 	.word	0x48001000
 800393c:	48001400 	.word	0x48001400
 8003940:	40010400 	.word	0x40010400

08003944 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d109      	bne.n	800396a <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8003956:	4b12      	ldr	r3, [pc, #72]	; (80039a0 <HAL_PWR_EnterSLEEPMode+0x5c>)
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800395e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003962:	d10b      	bne.n	800397c <HAL_PWR_EnterSLEEPMode+0x38>
    {
      (void)HAL_PWREx_DisableLowPowerRunMode();
 8003964:	f000 f8d4 	bl	8003b10 <HAL_PWREx_DisableLowPowerRunMode>
 8003968:	e008      	b.n	800397c <HAL_PWR_EnterSLEEPMode+0x38>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == 0U)
 800396a:	4b0d      	ldr	r3, [pc, #52]	; (80039a0 <HAL_PWR_EnterSLEEPMode+0x5c>)
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003972:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003976:	d001      	beq.n	800397c <HAL_PWR_EnterSLEEPMode+0x38>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8003978:	f000 f8ba 	bl	8003af0 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800397c:	4b09      	ldr	r3, [pc, #36]	; (80039a4 <HAL_PWR_EnterSLEEPMode+0x60>)
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	4a08      	ldr	r2, [pc, #32]	; (80039a4 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003982:	f023 0304 	bic.w	r3, r3, #4
 8003986:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003988:	78fb      	ldrb	r3, [r7, #3]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d101      	bne.n	8003992 <HAL_PWR_EnterSLEEPMode+0x4e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800398e:	bf30      	wfi
    __SEV();
    __WFE();
    __WFE();
  }

}
 8003990:	e002      	b.n	8003998 <HAL_PWR_EnterSLEEPMode+0x54>
    __SEV();
 8003992:	bf40      	sev
    __WFE();
 8003994:	bf20      	wfe
    __WFE();
 8003996:	bf20      	wfe
}
 8003998:	bf00      	nop
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40007000 	.word	0x40007000
 80039a4:	e000ed00 	.word	0xe000ed00

080039a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d141      	bne.n	8003a3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039b6:	4b4b      	ldr	r3, [pc, #300]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039c2:	d131      	bne.n	8003a28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039c4:	4b47      	ldr	r3, [pc, #284]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039ca:	4a46      	ldr	r2, [pc, #280]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039d4:	4b43      	ldr	r3, [pc, #268]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039dc:	4a41      	ldr	r2, [pc, #260]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039e4:	4b40      	ldr	r3, [pc, #256]	; (8003ae8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2232      	movs	r2, #50	; 0x32
 80039ea:	fb02 f303 	mul.w	r3, r2, r3
 80039ee:	4a3f      	ldr	r2, [pc, #252]	; (8003aec <HAL_PWREx_ControlVoltageScaling+0x144>)
 80039f0:	fba2 2303 	umull	r2, r3, r2, r3
 80039f4:	0c9b      	lsrs	r3, r3, #18
 80039f6:	3301      	adds	r3, #1
 80039f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039fa:	e002      	b.n	8003a02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	3b01      	subs	r3, #1
 8003a00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a02:	4b38      	ldr	r3, [pc, #224]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a0e:	d102      	bne.n	8003a16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f2      	bne.n	80039fc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a16:	4b33      	ldr	r3, [pc, #204]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a22:	d158      	bne.n	8003ad6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e057      	b.n	8003ad8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a28:	4b2e      	ldr	r3, [pc, #184]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a2e:	4a2d      	ldr	r2, [pc, #180]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003a38:	e04d      	b.n	8003ad6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a40:	d141      	bne.n	8003ac6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a42:	4b28      	ldr	r3, [pc, #160]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4e:	d131      	bne.n	8003ab4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a50:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a56:	4a23      	ldr	r2, [pc, #140]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a60:	4b20      	ldr	r3, [pc, #128]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a68:	4a1e      	ldr	r2, [pc, #120]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a70:	4b1d      	ldr	r3, [pc, #116]	; (8003ae8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2232      	movs	r2, #50	; 0x32
 8003a76:	fb02 f303 	mul.w	r3, r2, r3
 8003a7a:	4a1c      	ldr	r2, [pc, #112]	; (8003aec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a80:	0c9b      	lsrs	r3, r3, #18
 8003a82:	3301      	adds	r3, #1
 8003a84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a86:	e002      	b.n	8003a8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a8e:	4b15      	ldr	r3, [pc, #84]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a9a:	d102      	bne.n	8003aa2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f2      	bne.n	8003a88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003aa2:	4b10      	ldr	r3, [pc, #64]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aae:	d112      	bne.n	8003ad6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e011      	b.n	8003ad8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ab4:	4b0b      	ldr	r3, [pc, #44]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aba:	4a0a      	ldr	r2, [pc, #40]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003abc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ac0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003ac4:	e007      	b.n	8003ad6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ac6:	4b07      	ldr	r3, [pc, #28]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ace:	4a05      	ldr	r2, [pc, #20]	; (8003ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ad4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	40007000 	.word	0x40007000
 8003ae8:	20000000 	.word	0x20000000
 8003aec:	431bde83 	.word	0x431bde83

08003af0 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8003af4:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a04      	ldr	r2, [pc, #16]	; (8003b0c <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8003afa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003afe:	6013      	str	r3, [r2, #0]
}
 8003b00:	bf00      	nop
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	40007000 	.word	0x40007000

08003b10 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8003b16:	4b17      	ldr	r3, [pc, #92]	; (8003b74 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a16      	ldr	r2, [pc, #88]	; (8003b74 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003b1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b20:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000U));
 8003b22:	4b15      	ldr	r3, [pc, #84]	; (8003b78 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a15      	ldr	r2, [pc, #84]	; (8003b7c <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8003b28:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2c:	0c9b      	lsrs	r3, r3, #18
 8003b2e:	2232      	movs	r2, #50	; 0x32
 8003b30:	fb02 f303 	mul.w	r3, r2, r3
 8003b34:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003b36:	e002      	b.n	8003b3e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003b3e:	4b0d      	ldr	r3, [pc, #52]	; (8003b74 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b4a:	d102      	bne.n	8003b52 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1f2      	bne.n	8003b38 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8003b52:	4b08      	ldr	r3, [pc, #32]	; (8003b74 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b5e:	d101      	bne.n	8003b64 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e000      	b.n	8003b66 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	40007000 	.word	0x40007000
 8003b78:	20000000 	.word	0x20000000
 8003b7c:	431bde83 	.word	0x431bde83

08003b80 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003b84:	4b05      	ldr	r3, [pc, #20]	; (8003b9c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	4a04      	ldr	r2, [pc, #16]	; (8003b9c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b8e:	6093      	str	r3, [r2, #8]
}
 8003b90:	bf00      	nop
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40007000 	.word	0x40007000

08003ba0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b088      	sub	sp, #32
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e306      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d075      	beq.n	8003caa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bbe:	4b97      	ldr	r3, [pc, #604]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	f003 030c 	and.w	r3, r3, #12
 8003bc6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bc8:	4b94      	ldr	r3, [pc, #592]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	f003 0303 	and.w	r3, r3, #3
 8003bd0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	2b0c      	cmp	r3, #12
 8003bd6:	d102      	bne.n	8003bde <HAL_RCC_OscConfig+0x3e>
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	2b03      	cmp	r3, #3
 8003bdc:	d002      	beq.n	8003be4 <HAL_RCC_OscConfig+0x44>
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	2b08      	cmp	r3, #8
 8003be2:	d10b      	bne.n	8003bfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be4:	4b8d      	ldr	r3, [pc, #564]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d05b      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x108>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d157      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e2e1      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c04:	d106      	bne.n	8003c14 <HAL_RCC_OscConfig+0x74>
 8003c06:	4b85      	ldr	r3, [pc, #532]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a84      	ldr	r2, [pc, #528]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c10:	6013      	str	r3, [r2, #0]
 8003c12:	e01d      	b.n	8003c50 <HAL_RCC_OscConfig+0xb0>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c1c:	d10c      	bne.n	8003c38 <HAL_RCC_OscConfig+0x98>
 8003c1e:	4b7f      	ldr	r3, [pc, #508]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a7e      	ldr	r2, [pc, #504]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	4b7c      	ldr	r3, [pc, #496]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a7b      	ldr	r2, [pc, #492]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	e00b      	b.n	8003c50 <HAL_RCC_OscConfig+0xb0>
 8003c38:	4b78      	ldr	r3, [pc, #480]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a77      	ldr	r2, [pc, #476]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c42:	6013      	str	r3, [r2, #0]
 8003c44:	4b75      	ldr	r3, [pc, #468]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a74      	ldr	r2, [pc, #464]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d013      	beq.n	8003c80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c58:	f7fd fe22 	bl	80018a0 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c60:	f7fd fe1e 	bl	80018a0 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b64      	cmp	r3, #100	; 0x64
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e2a6      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c72:	4b6a      	ldr	r3, [pc, #424]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0f0      	beq.n	8003c60 <HAL_RCC_OscConfig+0xc0>
 8003c7e:	e014      	b.n	8003caa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c80:	f7fd fe0e 	bl	80018a0 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c88:	f7fd fe0a 	bl	80018a0 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b64      	cmp	r3, #100	; 0x64
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e292      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c9a:	4b60      	ldr	r3, [pc, #384]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0xe8>
 8003ca6:	e000      	b.n	8003caa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d075      	beq.n	8003da2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cb6:	4b59      	ldr	r3, [pc, #356]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 030c 	and.w	r3, r3, #12
 8003cbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cc0:	4b56      	ldr	r3, [pc, #344]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	f003 0303 	and.w	r3, r3, #3
 8003cc8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	2b0c      	cmp	r3, #12
 8003cce:	d102      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x136>
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d002      	beq.n	8003cdc <HAL_RCC_OscConfig+0x13c>
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d11f      	bne.n	8003d1c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cdc:	4b4f      	ldr	r3, [pc, #316]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d005      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x154>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e265      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf4:	4b49      	ldr	r3, [pc, #292]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	061b      	lsls	r3, r3, #24
 8003d02:	4946      	ldr	r1, [pc, #280]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d08:	4b45      	ldr	r3, [pc, #276]	; (8003e20 <HAL_RCC_OscConfig+0x280>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7fd fd7b 	bl	8001808 <HAL_InitTick>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d043      	beq.n	8003da0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e251      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d023      	beq.n	8003d6c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d24:	4b3d      	ldr	r3, [pc, #244]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a3c      	ldr	r2, [pc, #240]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d30:	f7fd fdb6 	bl	80018a0 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d38:	f7fd fdb2 	bl	80018a0 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e23a      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d4a:	4b34      	ldr	r3, [pc, #208]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0f0      	beq.n	8003d38 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d56:	4b31      	ldr	r3, [pc, #196]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	061b      	lsls	r3, r3, #24
 8003d64:	492d      	ldr	r1, [pc, #180]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	604b      	str	r3, [r1, #4]
 8003d6a:	e01a      	b.n	8003da2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d6c:	4b2b      	ldr	r3, [pc, #172]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a2a      	ldr	r2, [pc, #168]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d78:	f7fd fd92 	bl	80018a0 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d80:	f7fd fd8e 	bl	80018a0 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e216      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d92:	4b22      	ldr	r3, [pc, #136]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f0      	bne.n	8003d80 <HAL_RCC_OscConfig+0x1e0>
 8003d9e:	e000      	b.n	8003da2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003da0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d041      	beq.n	8003e32 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d01c      	beq.n	8003df0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003db6:	4b19      	ldr	r3, [pc, #100]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003db8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dbc:	4a17      	ldr	r2, [pc, #92]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003dbe:	f043 0301 	orr.w	r3, r3, #1
 8003dc2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc6:	f7fd fd6b 	bl	80018a0 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dce:	f7fd fd67 	bl	80018a0 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e1ef      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003de0:	4b0e      	ldr	r3, [pc, #56]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0ef      	beq.n	8003dce <HAL_RCC_OscConfig+0x22e>
 8003dee:	e020      	b.n	8003e32 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003df0:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003df6:	4a09      	ldr	r2, [pc, #36]	; (8003e1c <HAL_RCC_OscConfig+0x27c>)
 8003df8:	f023 0301 	bic.w	r3, r3, #1
 8003dfc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e00:	f7fd fd4e 	bl	80018a0 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e06:	e00d      	b.n	8003e24 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e08:	f7fd fd4a 	bl	80018a0 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d906      	bls.n	8003e24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e1d2      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
 8003e1a:	bf00      	nop
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e24:	4b8c      	ldr	r3, [pc, #560]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1ea      	bne.n	8003e08 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 80a6 	beq.w	8003f8c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e40:	2300      	movs	r3, #0
 8003e42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e44:	4b84      	ldr	r3, [pc, #528]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d101      	bne.n	8003e54 <HAL_RCC_OscConfig+0x2b4>
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <HAL_RCC_OscConfig+0x2b6>
 8003e54:	2300      	movs	r3, #0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00d      	beq.n	8003e76 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e5a:	4b7f      	ldr	r3, [pc, #508]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e5e:	4a7e      	ldr	r2, [pc, #504]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003e60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e64:	6593      	str	r3, [r2, #88]	; 0x58
 8003e66:	4b7c      	ldr	r3, [pc, #496]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e72:	2301      	movs	r3, #1
 8003e74:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e76:	4b79      	ldr	r3, [pc, #484]	; (800405c <HAL_RCC_OscConfig+0x4bc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d118      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e82:	4b76      	ldr	r3, [pc, #472]	; (800405c <HAL_RCC_OscConfig+0x4bc>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a75      	ldr	r2, [pc, #468]	; (800405c <HAL_RCC_OscConfig+0x4bc>)
 8003e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e8e:	f7fd fd07 	bl	80018a0 <HAL_GetTick>
 8003e92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e94:	e008      	b.n	8003ea8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e96:	f7fd fd03 	bl	80018a0 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d901      	bls.n	8003ea8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e18b      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ea8:	4b6c      	ldr	r3, [pc, #432]	; (800405c <HAL_RCC_OscConfig+0x4bc>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0f0      	beq.n	8003e96 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d108      	bne.n	8003ece <HAL_RCC_OscConfig+0x32e>
 8003ebc:	4b66      	ldr	r3, [pc, #408]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec2:	4a65      	ldr	r2, [pc, #404]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003ec4:	f043 0301 	orr.w	r3, r3, #1
 8003ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ecc:	e024      	b.n	8003f18 <HAL_RCC_OscConfig+0x378>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	2b05      	cmp	r3, #5
 8003ed4:	d110      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x358>
 8003ed6:	4b60      	ldr	r3, [pc, #384]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003edc:	4a5e      	ldr	r2, [pc, #376]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003ede:	f043 0304 	orr.w	r3, r3, #4
 8003ee2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ee6:	4b5c      	ldr	r3, [pc, #368]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eec:	4a5a      	ldr	r2, [pc, #360]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003eee:	f043 0301 	orr.w	r3, r3, #1
 8003ef2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ef6:	e00f      	b.n	8003f18 <HAL_RCC_OscConfig+0x378>
 8003ef8:	4b57      	ldr	r3, [pc, #348]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003efe:	4a56      	ldr	r2, [pc, #344]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003f00:	f023 0301 	bic.w	r3, r3, #1
 8003f04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f08:	4b53      	ldr	r3, [pc, #332]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f0e:	4a52      	ldr	r2, [pc, #328]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003f10:	f023 0304 	bic.w	r3, r3, #4
 8003f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d016      	beq.n	8003f4e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f20:	f7fd fcbe 	bl	80018a0 <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f26:	e00a      	b.n	8003f3e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f28:	f7fd fcba 	bl	80018a0 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e140      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f3e:	4b46      	ldr	r3, [pc, #280]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d0ed      	beq.n	8003f28 <HAL_RCC_OscConfig+0x388>
 8003f4c:	e015      	b.n	8003f7a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4e:	f7fd fca7 	bl	80018a0 <HAL_GetTick>
 8003f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f54:	e00a      	b.n	8003f6c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f56:	f7fd fca3 	bl	80018a0 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e129      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f6c:	4b3a      	ldr	r3, [pc, #232]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1ed      	bne.n	8003f56 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f7a:	7ffb      	ldrb	r3, [r7, #31]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d105      	bne.n	8003f8c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f80:	4b35      	ldr	r3, [pc, #212]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f84:	4a34      	ldr	r2, [pc, #208]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f8a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0320 	and.w	r3, r3, #32
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d03c      	beq.n	8004012 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d01c      	beq.n	8003fda <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fa0:	4b2d      	ldr	r3, [pc, #180]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003fa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fa6:	4a2c      	ldr	r2, [pc, #176]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003fa8:	f043 0301 	orr.w	r3, r3, #1
 8003fac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb0:	f7fd fc76 	bl	80018a0 <HAL_GetTick>
 8003fb4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fb6:	e008      	b.n	8003fca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fb8:	f7fd fc72 	bl	80018a0 <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e0fa      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fca:	4b23      	ldr	r3, [pc, #140]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003fcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d0ef      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x418>
 8003fd8:	e01b      	b.n	8004012 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003fda:	4b1f      	ldr	r3, [pc, #124]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003fdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fe0:	4a1d      	ldr	r2, [pc, #116]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8003fe2:	f023 0301 	bic.w	r3, r3, #1
 8003fe6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fea:	f7fd fc59 	bl	80018a0 <HAL_GetTick>
 8003fee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ff0:	e008      	b.n	8004004 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ff2:	f7fd fc55 	bl	80018a0 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e0dd      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004004:	4b14      	ldr	r3, [pc, #80]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8004006:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1ef      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 80d1 	beq.w	80041be <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800401c:	4b0e      	ldr	r3, [pc, #56]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 030c 	and.w	r3, r3, #12
 8004024:	2b0c      	cmp	r3, #12
 8004026:	f000 808b 	beq.w	8004140 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	2b02      	cmp	r3, #2
 8004030:	d15e      	bne.n	80040f0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004032:	4b09      	ldr	r3, [pc, #36]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a08      	ldr	r2, [pc, #32]	; (8004058 <HAL_RCC_OscConfig+0x4b8>)
 8004038:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800403c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403e:	f7fd fc2f 	bl	80018a0 <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004044:	e00c      	b.n	8004060 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004046:	f7fd fc2b 	bl	80018a0 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d905      	bls.n	8004060 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e0b3      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
 8004058:	40021000 	.word	0x40021000
 800405c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004060:	4b59      	ldr	r3, [pc, #356]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1ec      	bne.n	8004046 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800406c:	4b56      	ldr	r3, [pc, #344]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 800406e:	68da      	ldr	r2, [r3, #12]
 8004070:	4b56      	ldr	r3, [pc, #344]	; (80041cc <HAL_RCC_OscConfig+0x62c>)
 8004072:	4013      	ands	r3, r2
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6a11      	ldr	r1, [r2, #32]
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800407c:	3a01      	subs	r2, #1
 800407e:	0112      	lsls	r2, r2, #4
 8004080:	4311      	orrs	r1, r2
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004086:	0212      	lsls	r2, r2, #8
 8004088:	4311      	orrs	r1, r2
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800408e:	0852      	lsrs	r2, r2, #1
 8004090:	3a01      	subs	r2, #1
 8004092:	0552      	lsls	r2, r2, #21
 8004094:	4311      	orrs	r1, r2
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800409a:	0852      	lsrs	r2, r2, #1
 800409c:	3a01      	subs	r2, #1
 800409e:	0652      	lsls	r2, r2, #25
 80040a0:	4311      	orrs	r1, r2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80040a6:	06d2      	lsls	r2, r2, #27
 80040a8:	430a      	orrs	r2, r1
 80040aa:	4947      	ldr	r1, [pc, #284]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040b0:	4b45      	ldr	r3, [pc, #276]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a44      	ldr	r2, [pc, #272]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040bc:	4b42      	ldr	r3, [pc, #264]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	4a41      	ldr	r2, [pc, #260]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c8:	f7fd fbea 	bl	80018a0 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d0:	f7fd fbe6 	bl	80018a0 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e06e      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040e2:	4b39      	ldr	r3, [pc, #228]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d0f0      	beq.n	80040d0 <HAL_RCC_OscConfig+0x530>
 80040ee:	e066      	b.n	80041be <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040f0:	4b35      	ldr	r3, [pc, #212]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a34      	ldr	r2, [pc, #208]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040fa:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80040fc:	4b32      	ldr	r3, [pc, #200]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	4a31      	ldr	r2, [pc, #196]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 8004102:	f023 0303 	bic.w	r3, r3, #3
 8004106:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004108:	4b2f      	ldr	r3, [pc, #188]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a2e      	ldr	r2, [pc, #184]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 800410e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004112:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004116:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004118:	f7fd fbc2 	bl	80018a0 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004120:	f7fd fbbe 	bl	80018a0 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e046      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004132:	4b25      	ldr	r3, [pc, #148]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1f0      	bne.n	8004120 <HAL_RCC_OscConfig+0x580>
 800413e:	e03e      	b.n	80041be <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d101      	bne.n	800414c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e039      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800414c:	4b1e      	ldr	r3, [pc, #120]	; (80041c8 <HAL_RCC_OscConfig+0x628>)
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f003 0203 	and.w	r2, r3, #3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	429a      	cmp	r2, r3
 800415e:	d12c      	bne.n	80041ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416a:	3b01      	subs	r3, #1
 800416c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800416e:	429a      	cmp	r2, r3
 8004170:	d123      	bne.n	80041ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800417e:	429a      	cmp	r2, r3
 8004180:	d11b      	bne.n	80041ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800418e:	429a      	cmp	r2, r3
 8004190:	d113      	bne.n	80041ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419c:	085b      	lsrs	r3, r3, #1
 800419e:	3b01      	subs	r3, #1
 80041a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d109      	bne.n	80041ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b0:	085b      	lsrs	r3, r3, #1
 80041b2:	3b01      	subs	r3, #1
 80041b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d001      	beq.n	80041be <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e000      	b.n	80041c0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3720      	adds	r7, #32
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40021000 	.word	0x40021000
 80041cc:	019f800c 	.word	0x019f800c

080041d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80041da:	2300      	movs	r3, #0
 80041dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e11e      	b.n	8004426 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041e8:	4b91      	ldr	r3, [pc, #580]	; (8004430 <HAL_RCC_ClockConfig+0x260>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 030f 	and.w	r3, r3, #15
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d910      	bls.n	8004218 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041f6:	4b8e      	ldr	r3, [pc, #568]	; (8004430 <HAL_RCC_ClockConfig+0x260>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f023 020f 	bic.w	r2, r3, #15
 80041fe:	498c      	ldr	r1, [pc, #560]	; (8004430 <HAL_RCC_ClockConfig+0x260>)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	4313      	orrs	r3, r2
 8004204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004206:	4b8a      	ldr	r3, [pc, #552]	; (8004430 <HAL_RCC_ClockConfig+0x260>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	429a      	cmp	r2, r3
 8004212:	d001      	beq.n	8004218 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e106      	b.n	8004426 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	2b00      	cmp	r3, #0
 8004222:	d073      	beq.n	800430c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	2b03      	cmp	r3, #3
 800422a:	d129      	bne.n	8004280 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800422c:	4b81      	ldr	r3, [pc, #516]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e0f4      	b.n	8004426 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800423c:	f000 f966 	bl	800450c <RCC_GetSysClockFreqFromPLLSource>
 8004240:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4a7c      	ldr	r2, [pc, #496]	; (8004438 <HAL_RCC_ClockConfig+0x268>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d93f      	bls.n	80042ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800424a:	4b7a      	ldr	r3, [pc, #488]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d009      	beq.n	800426a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800425e:	2b00      	cmp	r3, #0
 8004260:	d033      	beq.n	80042ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004266:	2b00      	cmp	r3, #0
 8004268:	d12f      	bne.n	80042ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800426a:	4b72      	ldr	r3, [pc, #456]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004272:	4a70      	ldr	r2, [pc, #448]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 8004274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004278:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800427a:	2380      	movs	r3, #128	; 0x80
 800427c:	617b      	str	r3, [r7, #20]
 800427e:	e024      	b.n	80042ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	2b02      	cmp	r3, #2
 8004286:	d107      	bne.n	8004298 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004288:	4b6a      	ldr	r3, [pc, #424]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d109      	bne.n	80042a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e0c6      	b.n	8004426 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004298:	4b66      	ldr	r3, [pc, #408]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e0be      	b.n	8004426 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80042a8:	f000 f8ce 	bl	8004448 <HAL_RCC_GetSysClockFreq>
 80042ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	4a61      	ldr	r2, [pc, #388]	; (8004438 <HAL_RCC_ClockConfig+0x268>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d909      	bls.n	80042ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042b6:	4b5f      	ldr	r3, [pc, #380]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042be:	4a5d      	ldr	r2, [pc, #372]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80042c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80042c6:	2380      	movs	r3, #128	; 0x80
 80042c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042ca:	4b5a      	ldr	r3, [pc, #360]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f023 0203 	bic.w	r2, r3, #3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	4957      	ldr	r1, [pc, #348]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042dc:	f7fd fae0 	bl	80018a0 <HAL_GetTick>
 80042e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e2:	e00a      	b.n	80042fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e4:	f7fd fadc 	bl	80018a0 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e095      	b.n	8004426 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042fa:	4b4e      	ldr	r3, [pc, #312]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f003 020c 	and.w	r2, r3, #12
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	429a      	cmp	r2, r3
 800430a:	d1eb      	bne.n	80042e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d023      	beq.n	8004360 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d005      	beq.n	8004330 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004324:	4b43      	ldr	r3, [pc, #268]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	4a42      	ldr	r2, [pc, #264]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800432a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800432e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0308 	and.w	r3, r3, #8
 8004338:	2b00      	cmp	r3, #0
 800433a:	d007      	beq.n	800434c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800433c:	4b3d      	ldr	r3, [pc, #244]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004344:	4a3b      	ldr	r2, [pc, #236]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 8004346:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800434a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800434c:	4b39      	ldr	r3, [pc, #228]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	4936      	ldr	r1, [pc, #216]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800435a:	4313      	orrs	r3, r2
 800435c:	608b      	str	r3, [r1, #8]
 800435e:	e008      	b.n	8004372 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	2b80      	cmp	r3, #128	; 0x80
 8004364:	d105      	bne.n	8004372 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004366:	4b33      	ldr	r3, [pc, #204]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	4a32      	ldr	r2, [pc, #200]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 800436c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004370:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004372:	4b2f      	ldr	r3, [pc, #188]	; (8004430 <HAL_RCC_ClockConfig+0x260>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 030f 	and.w	r3, r3, #15
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	429a      	cmp	r2, r3
 800437e:	d21d      	bcs.n	80043bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004380:	4b2b      	ldr	r3, [pc, #172]	; (8004430 <HAL_RCC_ClockConfig+0x260>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f023 020f 	bic.w	r2, r3, #15
 8004388:	4929      	ldr	r1, [pc, #164]	; (8004430 <HAL_RCC_ClockConfig+0x260>)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	4313      	orrs	r3, r2
 800438e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004390:	f7fd fa86 	bl	80018a0 <HAL_GetTick>
 8004394:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004396:	e00a      	b.n	80043ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004398:	f7fd fa82 	bl	80018a0 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e03b      	b.n	8004426 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ae:	4b20      	ldr	r3, [pc, #128]	; (8004430 <HAL_RCC_ClockConfig+0x260>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 030f 	and.w	r3, r3, #15
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d1ed      	bne.n	8004398 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0304 	and.w	r3, r3, #4
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d008      	beq.n	80043da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043c8:	4b1a      	ldr	r3, [pc, #104]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	4917      	ldr	r1, [pc, #92]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d009      	beq.n	80043fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043e6:	4b13      	ldr	r3, [pc, #76]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	00db      	lsls	r3, r3, #3
 80043f4:	490f      	ldr	r1, [pc, #60]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80043fa:	f000 f825 	bl	8004448 <HAL_RCC_GetSysClockFreq>
 80043fe:	4602      	mov	r2, r0
 8004400:	4b0c      	ldr	r3, [pc, #48]	; (8004434 <HAL_RCC_ClockConfig+0x264>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	091b      	lsrs	r3, r3, #4
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	490c      	ldr	r1, [pc, #48]	; (800443c <HAL_RCC_ClockConfig+0x26c>)
 800440c:	5ccb      	ldrb	r3, [r1, r3]
 800440e:	f003 031f 	and.w	r3, r3, #31
 8004412:	fa22 f303 	lsr.w	r3, r2, r3
 8004416:	4a0a      	ldr	r2, [pc, #40]	; (8004440 <HAL_RCC_ClockConfig+0x270>)
 8004418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800441a:	4b0a      	ldr	r3, [pc, #40]	; (8004444 <HAL_RCC_ClockConfig+0x274>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4618      	mov	r0, r3
 8004420:	f7fd f9f2 	bl	8001808 <HAL_InitTick>
 8004424:	4603      	mov	r3, r0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40022000 	.word	0x40022000
 8004434:	40021000 	.word	0x40021000
 8004438:	04c4b400 	.word	0x04c4b400
 800443c:	0800a8fc 	.word	0x0800a8fc
 8004440:	20000000 	.word	0x20000000
 8004444:	20000004 	.word	0x20000004

08004448 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800444e:	4b2c      	ldr	r3, [pc, #176]	; (8004500 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 030c 	and.w	r3, r3, #12
 8004456:	2b04      	cmp	r3, #4
 8004458:	d102      	bne.n	8004460 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800445a:	4b2a      	ldr	r3, [pc, #168]	; (8004504 <HAL_RCC_GetSysClockFreq+0xbc>)
 800445c:	613b      	str	r3, [r7, #16]
 800445e:	e047      	b.n	80044f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004460:	4b27      	ldr	r3, [pc, #156]	; (8004500 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f003 030c 	and.w	r3, r3, #12
 8004468:	2b08      	cmp	r3, #8
 800446a:	d102      	bne.n	8004472 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800446c:	4b26      	ldr	r3, [pc, #152]	; (8004508 <HAL_RCC_GetSysClockFreq+0xc0>)
 800446e:	613b      	str	r3, [r7, #16]
 8004470:	e03e      	b.n	80044f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004472:	4b23      	ldr	r3, [pc, #140]	; (8004500 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 030c 	and.w	r3, r3, #12
 800447a:	2b0c      	cmp	r3, #12
 800447c:	d136      	bne.n	80044ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800447e:	4b20      	ldr	r3, [pc, #128]	; (8004500 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	f003 0303 	and.w	r3, r3, #3
 8004486:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004488:	4b1d      	ldr	r3, [pc, #116]	; (8004500 <HAL_RCC_GetSysClockFreq+0xb8>)
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	091b      	lsrs	r3, r3, #4
 800448e:	f003 030f 	and.w	r3, r3, #15
 8004492:	3301      	adds	r3, #1
 8004494:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2b03      	cmp	r3, #3
 800449a:	d10c      	bne.n	80044b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800449c:	4a1a      	ldr	r2, [pc, #104]	; (8004508 <HAL_RCC_GetSysClockFreq+0xc0>)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a4:	4a16      	ldr	r2, [pc, #88]	; (8004500 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044a6:	68d2      	ldr	r2, [r2, #12]
 80044a8:	0a12      	lsrs	r2, r2, #8
 80044aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80044ae:	fb02 f303 	mul.w	r3, r2, r3
 80044b2:	617b      	str	r3, [r7, #20]
      break;
 80044b4:	e00c      	b.n	80044d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044b6:	4a13      	ldr	r2, [pc, #76]	; (8004504 <HAL_RCC_GetSysClockFreq+0xbc>)
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80044be:	4a10      	ldr	r2, [pc, #64]	; (8004500 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044c0:	68d2      	ldr	r2, [r2, #12]
 80044c2:	0a12      	lsrs	r2, r2, #8
 80044c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80044c8:	fb02 f303 	mul.w	r3, r2, r3
 80044cc:	617b      	str	r3, [r7, #20]
      break;
 80044ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	0e5b      	lsrs	r3, r3, #25
 80044d6:	f003 0303 	and.w	r3, r3, #3
 80044da:	3301      	adds	r3, #1
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e8:	613b      	str	r3, [r7, #16]
 80044ea:	e001      	b.n	80044f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80044ec:	2300      	movs	r3, #0
 80044ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80044f0:	693b      	ldr	r3, [r7, #16]
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	371c      	adds	r7, #28
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	40021000 	.word	0x40021000
 8004504:	00f42400 	.word	0x00f42400
 8004508:	007a1200 	.word	0x007a1200

0800450c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800450c:	b480      	push	{r7}
 800450e:	b087      	sub	sp, #28
 8004510:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004512:	4b1e      	ldr	r3, [pc, #120]	; (800458c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800451c:	4b1b      	ldr	r3, [pc, #108]	; (800458c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	091b      	lsrs	r3, r3, #4
 8004522:	f003 030f 	and.w	r3, r3, #15
 8004526:	3301      	adds	r3, #1
 8004528:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	2b03      	cmp	r3, #3
 800452e:	d10c      	bne.n	800454a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004530:	4a17      	ldr	r2, [pc, #92]	; (8004590 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	fbb2 f3f3 	udiv	r3, r2, r3
 8004538:	4a14      	ldr	r2, [pc, #80]	; (800458c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800453a:	68d2      	ldr	r2, [r2, #12]
 800453c:	0a12      	lsrs	r2, r2, #8
 800453e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	617b      	str	r3, [r7, #20]
    break;
 8004548:	e00c      	b.n	8004564 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800454a:	4a12      	ldr	r2, [pc, #72]	; (8004594 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004552:	4a0e      	ldr	r2, [pc, #56]	; (800458c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004554:	68d2      	ldr	r2, [r2, #12]
 8004556:	0a12      	lsrs	r2, r2, #8
 8004558:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800455c:	fb02 f303 	mul.w	r3, r2, r3
 8004560:	617b      	str	r3, [r7, #20]
    break;
 8004562:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004564:	4b09      	ldr	r3, [pc, #36]	; (800458c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	0e5b      	lsrs	r3, r3, #25
 800456a:	f003 0303 	and.w	r3, r3, #3
 800456e:	3301      	adds	r3, #1
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	fbb2 f3f3 	udiv	r3, r2, r3
 800457c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800457e:	687b      	ldr	r3, [r7, #4]
}
 8004580:	4618      	mov	r0, r3
 8004582:	371c      	adds	r7, #28
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr
 800458c:	40021000 	.word	0x40021000
 8004590:	007a1200 	.word	0x007a1200
 8004594:	00f42400 	.word	0x00f42400

08004598 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045a0:	2300      	movs	r3, #0
 80045a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045a4:	2300      	movs	r3, #0
 80045a6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f000 8098 	beq.w	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045b6:	2300      	movs	r3, #0
 80045b8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045ba:	4b43      	ldr	r3, [pc, #268]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10d      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c6:	4b40      	ldr	r3, [pc, #256]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ca:	4a3f      	ldr	r2, [pc, #252]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045d0:	6593      	str	r3, [r2, #88]	; 0x58
 80045d2:	4b3d      	ldr	r3, [pc, #244]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045da:	60bb      	str	r3, [r7, #8]
 80045dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045de:	2301      	movs	r3, #1
 80045e0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045e2:	4b3a      	ldr	r3, [pc, #232]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a39      	ldr	r2, [pc, #228]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80045e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045ee:	f7fd f957 	bl	80018a0 <HAL_GetTick>
 80045f2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045f4:	e009      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f6:	f7fd f953 	bl	80018a0 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d902      	bls.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	74fb      	strb	r3, [r7, #19]
        break;
 8004608:	e005      	b.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800460a:	4b30      	ldr	r3, [pc, #192]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0ef      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004616:	7cfb      	ldrb	r3, [r7, #19]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d159      	bne.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800461c:	4b2a      	ldr	r3, [pc, #168]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800461e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004626:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d01e      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	429a      	cmp	r2, r3
 8004636:	d019      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004638:	4b23      	ldr	r3, [pc, #140]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800463a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800463e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004642:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004644:	4b20      	ldr	r3, [pc, #128]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800464a:	4a1f      	ldr	r2, [pc, #124]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800464c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004650:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004654:	4b1c      	ldr	r3, [pc, #112]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465a:	4a1b      	ldr	r2, [pc, #108]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800465c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004664:	4a18      	ldr	r2, [pc, #96]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f003 0301 	and.w	r3, r3, #1
 8004672:	2b00      	cmp	r3, #0
 8004674:	d016      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004676:	f7fd f913 	bl	80018a0 <HAL_GetTick>
 800467a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800467c:	e00b      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467e:	f7fd f90f 	bl	80018a0 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	f241 3288 	movw	r2, #5000	; 0x1388
 800468c:	4293      	cmp	r3, r2
 800468e:	d902      	bls.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	74fb      	strb	r3, [r7, #19]
            break;
 8004694:	e006      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004696:	4b0c      	ldr	r3, [pc, #48]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004698:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0ec      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80046a4:	7cfb      	ldrb	r3, [r7, #19]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10b      	bne.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046aa:	4b07      	ldr	r3, [pc, #28]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046b8:	4903      	ldr	r1, [pc, #12]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80046c0:	e008      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046c2:	7cfb      	ldrb	r3, [r7, #19]
 80046c4:	74bb      	strb	r3, [r7, #18]
 80046c6:	e005      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80046c8:	40021000 	.word	0x40021000
 80046cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046d0:	7cfb      	ldrb	r3, [r7, #19]
 80046d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046d4:	7c7b      	ldrb	r3, [r7, #17]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d105      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046da:	4ba7      	ldr	r3, [pc, #668]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046de:	4aa6      	ldr	r2, [pc, #664]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00a      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046f2:	4ba1      	ldr	r3, [pc, #644]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f8:	f023 0203 	bic.w	r2, r3, #3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	499d      	ldr	r1, [pc, #628]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004702:	4313      	orrs	r3, r2
 8004704:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00a      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004714:	4b98      	ldr	r3, [pc, #608]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800471a:	f023 020c 	bic.w	r2, r3, #12
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	4995      	ldr	r1, [pc, #596]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004724:	4313      	orrs	r3, r2
 8004726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0304 	and.w	r3, r3, #4
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00a      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004736:	4b90      	ldr	r3, [pc, #576]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004738:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800473c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	498c      	ldr	r1, [pc, #560]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004746:	4313      	orrs	r3, r2
 8004748:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0308 	and.w	r3, r3, #8
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00a      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004758:	4b87      	ldr	r3, [pc, #540]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800475a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800475e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	4984      	ldr	r1, [pc, #528]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004768:	4313      	orrs	r3, r2
 800476a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0310 	and.w	r3, r3, #16
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00a      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800477a:	4b7f      	ldr	r3, [pc, #508]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800477c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004780:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	497b      	ldr	r1, [pc, #492]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800478a:	4313      	orrs	r3, r2
 800478c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00a      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800479c:	4b76      	ldr	r3, [pc, #472]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800479e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	4973      	ldr	r1, [pc, #460]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00a      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047be:	4b6e      	ldr	r3, [pc, #440]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	69db      	ldr	r3, [r3, #28]
 80047cc:	496a      	ldr	r1, [pc, #424]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00a      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047e0:	4b65      	ldr	r3, [pc, #404]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	4962      	ldr	r1, [pc, #392]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00a      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004802:	4b5d      	ldr	r3, [pc, #372]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004808:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004810:	4959      	ldr	r1, [pc, #356]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004812:	4313      	orrs	r3, r2
 8004814:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00a      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004824:	4b54      	ldr	r3, [pc, #336]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004826:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800482a:	f023 0203 	bic.w	r2, r3, #3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004832:	4951      	ldr	r1, [pc, #324]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004834:	4313      	orrs	r3, r2
 8004836:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00a      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004846:	4b4c      	ldr	r3, [pc, #304]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004854:	4948      	ldr	r1, [pc, #288]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004856:	4313      	orrs	r3, r2
 8004858:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004864:	2b00      	cmp	r3, #0
 8004866:	d015      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004868:	4b43      	ldr	r3, [pc, #268]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800486a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800486e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	4940      	ldr	r1, [pc, #256]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004882:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004886:	d105      	bne.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004888:	4b3b      	ldr	r3, [pc, #236]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	4a3a      	ldr	r2, [pc, #232]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800488e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004892:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800489c:	2b00      	cmp	r3, #0
 800489e:	d015      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048a0:	4b35      	ldr	r3, [pc, #212]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ae:	4932      	ldr	r1, [pc, #200]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048be:	d105      	bne.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048c0:	4b2d      	ldr	r3, [pc, #180]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4a2c      	ldr	r2, [pc, #176]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048ca:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d015      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80048d8:	4b27      	ldr	r3, [pc, #156]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048de:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e6:	4924      	ldr	r1, [pc, #144]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048f6:	d105      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048f8:	4b1f      	ldr	r3, [pc, #124]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	4a1e      	ldr	r2, [pc, #120]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004902:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d015      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004910:	4b19      	ldr	r3, [pc, #100]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004916:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800491e:	4916      	ldr	r1, [pc, #88]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004920:	4313      	orrs	r3, r2
 8004922:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800492a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800492e:	d105      	bne.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004930:	4b11      	ldr	r3, [pc, #68]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	4a10      	ldr	r2, [pc, #64]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004936:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800493a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d019      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004948:	4b0b      	ldr	r3, [pc, #44]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800494a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	4908      	ldr	r1, [pc, #32]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004958:	4313      	orrs	r3, r2
 800495a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004962:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004966:	d109      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004968:	4b03      	ldr	r3, [pc, #12]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	4a02      	ldr	r2, [pc, #8]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800496e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004972:	60d3      	str	r3, [r2, #12]
 8004974:	e002      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004976:	bf00      	nop
 8004978:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d015      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004988:	4b29      	ldr	r3, [pc, #164]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800498e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004996:	4926      	ldr	r1, [pc, #152]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049a6:	d105      	bne.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80049a8:	4b21      	ldr	r3, [pc, #132]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	4a20      	ldr	r2, [pc, #128]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d015      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80049c0:	4b1b      	ldr	r3, [pc, #108]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049ce:	4918      	ldr	r1, [pc, #96]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049de:	d105      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80049e0:	4b13      	ldr	r3, [pc, #76]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	4a12      	ldr	r2, [pc, #72]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049ea:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d015      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80049f8:	4b0d      	ldr	r3, [pc, #52]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80049fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a06:	490a      	ldr	r1, [pc, #40]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a12:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a16:	d105      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a18:	4b05      	ldr	r3, [pc, #20]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	4a04      	ldr	r2, [pc, #16]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a22:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004a24:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3718      	adds	r7, #24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40021000 	.word	0x40021000

08004a34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e09d      	b.n	8004b82 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d108      	bne.n	8004a60 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a56:	d009      	beq.n	8004a6c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	61da      	str	r2, [r3, #28]
 8004a5e:	e005      	b.n	8004a6c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d106      	bne.n	8004a8c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7fc fc2a 	bl	80012e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aa2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004aac:	d902      	bls.n	8004ab4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60fb      	str	r3, [r7, #12]
 8004ab2:	e002      	b.n	8004aba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ab4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ab8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004ac2:	d007      	beq.n	8004ad4 <HAL_SPI_Init+0xa0>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004acc:	d002      	beq.n	8004ad4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004ae4:	431a      	orrs	r2, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	431a      	orrs	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	695b      	ldr	r3, [r3, #20]
 8004af4:	f003 0301 	and.w	r3, r3, #1
 8004af8:	431a      	orrs	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b02:	431a      	orrs	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	69db      	ldr	r3, [r3, #28]
 8004b08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b0c:	431a      	orrs	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b16:	ea42 0103 	orr.w	r1, r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	0c1b      	lsrs	r3, r3, #16
 8004b30:	f003 0204 	and.w	r2, r3, #4
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b38:	f003 0310 	and.w	r3, r3, #16
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b42:	f003 0308 	and.w	r3, r3, #8
 8004b46:	431a      	orrs	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004b50:	ea42 0103 	orr.w	r1, r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69da      	ldr	r2, [r3, #28]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b088      	sub	sp, #32
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	60f8      	str	r0, [r7, #12]
 8004b92:	60b9      	str	r1, [r7, #8]
 8004b94:	603b      	str	r3, [r7, #0]
 8004b96:	4613      	mov	r3, r2
 8004b98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d101      	bne.n	8004bac <HAL_SPI_Transmit+0x22>
 8004ba8:	2302      	movs	r3, #2
 8004baa:	e158      	b.n	8004e5e <HAL_SPI_Transmit+0x2d4>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bb4:	f7fc fe74 	bl	80018a0 <HAL_GetTick>
 8004bb8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004bba:	88fb      	ldrh	r3, [r7, #6]
 8004bbc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d002      	beq.n	8004bd0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004bca:	2302      	movs	r3, #2
 8004bcc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bce:	e13d      	b.n	8004e4c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d002      	beq.n	8004bdc <HAL_SPI_Transmit+0x52>
 8004bd6:	88fb      	ldrh	r3, [r7, #6]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d102      	bne.n	8004be2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004be0:	e134      	b.n	8004e4c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2203      	movs	r2, #3
 8004be6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	68ba      	ldr	r2, [r7, #8]
 8004bf4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	88fa      	ldrh	r2, [r7, #6]
 8004bfa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	88fa      	ldrh	r2, [r7, #6]
 8004c00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c2c:	d10f      	bne.n	8004c4e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c58:	2b40      	cmp	r3, #64	; 0x40
 8004c5a:	d007      	beq.n	8004c6c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c74:	d94b      	bls.n	8004d0e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d002      	beq.n	8004c84 <HAL_SPI_Transmit+0xfa>
 8004c7e:	8afb      	ldrh	r3, [r7, #22]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d13e      	bne.n	8004d02 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c88:	881a      	ldrh	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c94:	1c9a      	adds	r2, r3, #2
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	3b01      	subs	r3, #1
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ca8:	e02b      	b.n	8004d02 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f003 0302 	and.w	r3, r3, #2
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d112      	bne.n	8004cde <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cbc:	881a      	ldrh	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc8:	1c9a      	adds	r2, r3, #2
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004cdc:	e011      	b.n	8004d02 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cde:	f7fc fddf 	bl	80018a0 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d803      	bhi.n	8004cf6 <HAL_SPI_Transmit+0x16c>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf4:	d102      	bne.n	8004cfc <HAL_SPI_Transmit+0x172>
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d102      	bne.n	8004d02 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d00:	e0a4      	b.n	8004e4c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1ce      	bne.n	8004caa <HAL_SPI_Transmit+0x120>
 8004d0c:	e07c      	b.n	8004e08 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <HAL_SPI_Transmit+0x192>
 8004d16:	8afb      	ldrh	r3, [r7, #22]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d170      	bne.n	8004dfe <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d912      	bls.n	8004d4c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d2a:	881a      	ldrh	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d36:	1c9a      	adds	r2, r3, #2
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	3b02      	subs	r3, #2
 8004d44:	b29a      	uxth	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d4a:	e058      	b.n	8004dfe <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	330c      	adds	r3, #12
 8004d56:	7812      	ldrb	r2, [r2, #0]
 8004d58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	b29a      	uxth	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004d72:	e044      	b.n	8004dfe <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d12b      	bne.n	8004dda <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d912      	bls.n	8004db2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d90:	881a      	ldrh	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9c:	1c9a      	adds	r2, r3, #2
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	3b02      	subs	r3, #2
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004db0:	e025      	b.n	8004dfe <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	330c      	adds	r3, #12
 8004dbc:	7812      	ldrb	r2, [r2, #0]
 8004dbe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004dd8:	e011      	b.n	8004dfe <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dda:	f7fc fd61 	bl	80018a0 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d803      	bhi.n	8004df2 <HAL_SPI_Transmit+0x268>
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df0:	d102      	bne.n	8004df8 <HAL_SPI_Transmit+0x26e>
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d102      	bne.n	8004dfe <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004dfc:	e026      	b.n	8004e4c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1b5      	bne.n	8004d74 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	6839      	ldr	r1, [r7, #0]
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 fb5b 	bl	80054c8 <SPI_EndRxTxTransaction>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d002      	beq.n	8004e1e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10a      	bne.n	8004e3c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e26:	2300      	movs	r3, #0
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	613b      	str	r3, [r7, #16]
 8004e3a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	77fb      	strb	r3, [r7, #31]
 8004e48:	e000      	b.n	8004e4c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004e4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004e5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3720      	adds	r7, #32
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b08a      	sub	sp, #40	; 0x28
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	60f8      	str	r0, [r7, #12]
 8004e6e:	60b9      	str	r1, [r7, #8]
 8004e70:	607a      	str	r2, [r7, #4]
 8004e72:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e74:	2301      	movs	r3, #1
 8004e76:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d101      	bne.n	8004e8c <HAL_SPI_TransmitReceive+0x26>
 8004e88:	2302      	movs	r3, #2
 8004e8a:	e1fb      	b.n	8005284 <HAL_SPI_TransmitReceive+0x41e>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e94:	f7fc fd04 	bl	80018a0 <HAL_GetTick>
 8004e98:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ea0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004ea8:	887b      	ldrh	r3, [r7, #2]
 8004eaa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004eac:	887b      	ldrh	r3, [r7, #2]
 8004eae:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004eb0:	7efb      	ldrb	r3, [r7, #27]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d00e      	beq.n	8004ed4 <HAL_SPI_TransmitReceive+0x6e>
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ebc:	d106      	bne.n	8004ecc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d102      	bne.n	8004ecc <HAL_SPI_TransmitReceive+0x66>
 8004ec6:	7efb      	ldrb	r3, [r7, #27]
 8004ec8:	2b04      	cmp	r3, #4
 8004eca:	d003      	beq.n	8004ed4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004ecc:	2302      	movs	r3, #2
 8004ece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004ed2:	e1cd      	b.n	8005270 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d005      	beq.n	8004ee6 <HAL_SPI_TransmitReceive+0x80>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d002      	beq.n	8004ee6 <HAL_SPI_TransmitReceive+0x80>
 8004ee0:	887b      	ldrh	r3, [r7, #2]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d103      	bne.n	8004eee <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004eec:	e1c0      	b.n	8005270 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	d003      	beq.n	8004f02 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2205      	movs	r2, #5
 8004efe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	887a      	ldrh	r2, [r7, #2]
 8004f12:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	887a      	ldrh	r2, [r7, #2]
 8004f1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	887a      	ldrh	r2, [r7, #2]
 8004f28:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	887a      	ldrh	r2, [r7, #2]
 8004f2e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f44:	d802      	bhi.n	8004f4c <HAL_SPI_TransmitReceive+0xe6>
 8004f46:	8a3b      	ldrh	r3, [r7, #16]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d908      	bls.n	8004f5e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f5a:	605a      	str	r2, [r3, #4]
 8004f5c:	e007      	b.n	8004f6e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004f6c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f78:	2b40      	cmp	r3, #64	; 0x40
 8004f7a:	d007      	beq.n	8004f8c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f94:	d97c      	bls.n	8005090 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d002      	beq.n	8004fa4 <HAL_SPI_TransmitReceive+0x13e>
 8004f9e:	8a7b      	ldrh	r3, [r7, #18]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d169      	bne.n	8005078 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa8:	881a      	ldrh	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb4:	1c9a      	adds	r2, r3, #2
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fc8:	e056      	b.n	8005078 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f003 0302 	and.w	r3, r3, #2
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d11b      	bne.n	8005010 <HAL_SPI_TransmitReceive+0x1aa>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d016      	beq.n	8005010 <HAL_SPI_TransmitReceive+0x1aa>
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d113      	bne.n	8005010 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fec:	881a      	ldrh	r2, [r3, #0]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff8:	1c9a      	adds	r2, r3, #2
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005002:	b29b      	uxth	r3, r3
 8005004:	3b01      	subs	r3, #1
 8005006:	b29a      	uxth	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b01      	cmp	r3, #1
 800501c:	d11c      	bne.n	8005058 <HAL_SPI_TransmitReceive+0x1f2>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005024:	b29b      	uxth	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d016      	beq.n	8005058 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68da      	ldr	r2, [r3, #12]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005034:	b292      	uxth	r2, r2
 8005036:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503c:	1c9a      	adds	r2, r3, #2
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005048:	b29b      	uxth	r3, r3
 800504a:	3b01      	subs	r3, #1
 800504c:	b29a      	uxth	r2, r3
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005054:	2301      	movs	r3, #1
 8005056:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005058:	f7fc fc22 	bl	80018a0 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005064:	429a      	cmp	r2, r3
 8005066:	d807      	bhi.n	8005078 <HAL_SPI_TransmitReceive+0x212>
 8005068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800506a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800506e:	d003      	beq.n	8005078 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005076:	e0fb      	b.n	8005270 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800507c:	b29b      	uxth	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1a3      	bne.n	8004fca <HAL_SPI_TransmitReceive+0x164>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d19d      	bne.n	8004fca <HAL_SPI_TransmitReceive+0x164>
 800508e:	e0df      	b.n	8005250 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_SPI_TransmitReceive+0x23a>
 8005098:	8a7b      	ldrh	r3, [r7, #18]
 800509a:	2b01      	cmp	r3, #1
 800509c:	f040 80cb 	bne.w	8005236 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d912      	bls.n	80050d0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ae:	881a      	ldrh	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ba:	1c9a      	adds	r2, r3, #2
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	3b02      	subs	r3, #2
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050ce:	e0b2      	b.n	8005236 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	330c      	adds	r3, #12
 80050da:	7812      	ldrb	r2, [r2, #0]
 80050dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e2:	1c5a      	adds	r2, r3, #1
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	3b01      	subs	r3, #1
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050f6:	e09e      	b.n	8005236 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b02      	cmp	r3, #2
 8005104:	d134      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x30a>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800510a:	b29b      	uxth	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	d02f      	beq.n	8005170 <HAL_SPI_TransmitReceive+0x30a>
 8005110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005112:	2b01      	cmp	r3, #1
 8005114:	d12c      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800511a:	b29b      	uxth	r3, r3
 800511c:	2b01      	cmp	r3, #1
 800511e:	d912      	bls.n	8005146 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005124:	881a      	ldrh	r2, [r3, #0]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005130:	1c9a      	adds	r2, r3, #2
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800513a:	b29b      	uxth	r3, r3
 800513c:	3b02      	subs	r3, #2
 800513e:	b29a      	uxth	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005144:	e012      	b.n	800516c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	330c      	adds	r3, #12
 8005150:	7812      	ldrb	r2, [r2, #0]
 8005152:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005158:	1c5a      	adds	r2, r3, #1
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005162:	b29b      	uxth	r3, r3
 8005164:	3b01      	subs	r3, #1
 8005166:	b29a      	uxth	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b01      	cmp	r3, #1
 800517c:	d148      	bne.n	8005210 <HAL_SPI_TransmitReceive+0x3aa>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005184:	b29b      	uxth	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d042      	beq.n	8005210 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005190:	b29b      	uxth	r3, r3
 8005192:	2b01      	cmp	r3, #1
 8005194:	d923      	bls.n	80051de <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68da      	ldr	r2, [r3, #12]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a0:	b292      	uxth	r2, r2
 80051a2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a8:	1c9a      	adds	r2, r3, #2
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	3b02      	subs	r3, #2
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d81f      	bhi.n	800520c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	685a      	ldr	r2, [r3, #4]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051da:	605a      	str	r2, [r3, #4]
 80051dc:	e016      	b.n	800520c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f103 020c 	add.w	r2, r3, #12
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	7812      	ldrb	r2, [r2, #0]
 80051ec:	b2d2      	uxtb	r2, r2
 80051ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f4:	1c5a      	adds	r2, r3, #1
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005200:	b29b      	uxth	r3, r3
 8005202:	3b01      	subs	r3, #1
 8005204:	b29a      	uxth	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800520c:	2301      	movs	r3, #1
 800520e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005210:	f7fc fb46 	bl	80018a0 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800521c:	429a      	cmp	r2, r3
 800521e:	d803      	bhi.n	8005228 <HAL_SPI_TransmitReceive+0x3c2>
 8005220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005226:	d102      	bne.n	800522e <HAL_SPI_TransmitReceive+0x3c8>
 8005228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522a:	2b00      	cmp	r3, #0
 800522c:	d103      	bne.n	8005236 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005234:	e01c      	b.n	8005270 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800523a:	b29b      	uxth	r3, r3
 800523c:	2b00      	cmp	r3, #0
 800523e:	f47f af5b 	bne.w	80050f8 <HAL_SPI_TransmitReceive+0x292>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005248:	b29b      	uxth	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	f47f af54 	bne.w	80050f8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005250:	69fa      	ldr	r2, [r7, #28]
 8005252:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 f937 	bl	80054c8 <SPI_EndRxTxTransaction>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d006      	beq.n	800526e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2220      	movs	r2, #32
 800526a:	661a      	str	r2, [r3, #96]	; 0x60
 800526c:	e000      	b.n	8005270 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800526e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005280:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005284:	4618      	mov	r0, r3
 8005286:	3728      	adds	r7, #40	; 0x28
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b088      	sub	sp, #32
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	603b      	str	r3, [r7, #0]
 8005298:	4613      	mov	r3, r2
 800529a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800529c:	f7fc fb00 	bl	80018a0 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a4:	1a9b      	subs	r3, r3, r2
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	4413      	add	r3, r2
 80052aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052ac:	f7fc faf8 	bl	80018a0 <HAL_GetTick>
 80052b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052b2:	4b39      	ldr	r3, [pc, #228]	; (8005398 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	015b      	lsls	r3, r3, #5
 80052b8:	0d1b      	lsrs	r3, r3, #20
 80052ba:	69fa      	ldr	r2, [r7, #28]
 80052bc:	fb02 f303 	mul.w	r3, r2, r3
 80052c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052c2:	e054      	b.n	800536e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ca:	d050      	beq.n	800536e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052cc:	f7fc fae8 	bl	80018a0 <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	69fa      	ldr	r2, [r7, #28]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d902      	bls.n	80052e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d13d      	bne.n	800535e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80052f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052fa:	d111      	bne.n	8005320 <SPI_WaitFlagStateUntilTimeout+0x94>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005304:	d004      	beq.n	8005310 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800530e:	d107      	bne.n	8005320 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800531e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005324:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005328:	d10f      	bne.n	800534a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005348:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e017      	b.n	800538e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005364:	2300      	movs	r3, #0
 8005366:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	3b01      	subs	r3, #1
 800536c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689a      	ldr	r2, [r3, #8]
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	4013      	ands	r3, r2
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	429a      	cmp	r2, r3
 800537c:	bf0c      	ite	eq
 800537e:	2301      	moveq	r3, #1
 8005380:	2300      	movne	r3, #0
 8005382:	b2db      	uxtb	r3, r3
 8005384:	461a      	mov	r2, r3
 8005386:	79fb      	ldrb	r3, [r7, #7]
 8005388:	429a      	cmp	r2, r3
 800538a:	d19b      	bne.n	80052c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3720      	adds	r7, #32
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	20000000 	.word	0x20000000

0800539c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	; 0x28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
 80053a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80053aa:	2300      	movs	r3, #0
 80053ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80053ae:	f7fc fa77 	bl	80018a0 <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b6:	1a9b      	subs	r3, r3, r2
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	4413      	add	r3, r2
 80053bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80053be:	f7fc fa6f 	bl	80018a0 <HAL_GetTick>
 80053c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	330c      	adds	r3, #12
 80053ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80053cc:	4b3d      	ldr	r3, [pc, #244]	; (80054c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	4613      	mov	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	00da      	lsls	r2, r3, #3
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	0d1b      	lsrs	r3, r3, #20
 80053dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053de:	fb02 f303 	mul.w	r3, r2, r3
 80053e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80053e4:	e060      	b.n	80054a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80053ec:	d107      	bne.n	80053fe <SPI_WaitFifoStateUntilTimeout+0x62>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d104      	bne.n	80053fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80053fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005404:	d050      	beq.n	80054a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005406:	f7fc fa4b 	bl	80018a0 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005412:	429a      	cmp	r2, r3
 8005414:	d902      	bls.n	800541c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005418:	2b00      	cmp	r3, #0
 800541a:	d13d      	bne.n	8005498 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685a      	ldr	r2, [r3, #4]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800542a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005434:	d111      	bne.n	800545a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800543e:	d004      	beq.n	800544a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005448:	d107      	bne.n	800545a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005458:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800545e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005462:	d10f      	bne.n	8005484 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005472:	601a      	str	r2, [r3, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005482:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e010      	b.n	80054ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800549e:	2300      	movs	r3, #0
 80054a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	3b01      	subs	r3, #1
 80054a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	4013      	ands	r3, r2
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d196      	bne.n	80053e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3728      	adds	r7, #40	; 0x28
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	20000000 	.word	0x20000000

080054c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af02      	add	r7, sp, #8
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	2200      	movs	r2, #0
 80054dc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f7ff ff5b 	bl	800539c <SPI_WaitFifoStateUntilTimeout>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d007      	beq.n	80054fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f0:	f043 0220 	orr.w	r2, r3, #32
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e027      	b.n	800554c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2200      	movs	r2, #0
 8005504:	2180      	movs	r1, #128	; 0x80
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f7ff fec0 	bl	800528c <SPI_WaitFlagStateUntilTimeout>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d007      	beq.n	8005522 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005516:	f043 0220 	orr.w	r2, r3, #32
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e014      	b.n	800554c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	2200      	movs	r2, #0
 800552a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800552e:	68f8      	ldr	r0, [r7, #12]
 8005530:	f7ff ff34 	bl	800539c <SPI_WaitFifoStateUntilTimeout>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d007      	beq.n	800554a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800553e:	f043 0220 	orr.w	r2, r3, #32
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e000      	b.n	800554c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e038      	b.n	80055dc <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d106      	bne.n	8005584 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f7fb ff6e 	bl	8001460 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	3308      	adds	r3, #8
 800558c:	4619      	mov	r1, r3
 800558e:	4610      	mov	r0, r2
 8005590:	f000 fbe0 	bl	8005d54 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6818      	ldr	r0, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	461a      	mov	r2, r3
 800559e:	68b9      	ldr	r1, [r7, #8]
 80055a0:	f000 fca8 	bl	8005ef4 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6858      	ldr	r0, [r3, #4]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b0:	6879      	ldr	r1, [r7, #4]
 80055b2:	f000 fcf1 	bl	8005f98 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	6892      	ldr	r2, [r2, #8]
 80055be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	6892      	ldr	r2, [r2, #8]
 80055ca:	f041 0101 	orr.w	r1, r1, #1
 80055ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e049      	b.n	800568a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d106      	bne.n	8005610 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7fb feac 	bl	8001368 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2202      	movs	r2, #2
 8005614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	3304      	adds	r3, #4
 8005620:	4619      	mov	r1, r3
 8005622:	4610      	mov	r0, r2
 8005624:	f000 f9bc 	bl	80059a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3708      	adds	r7, #8
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
	...

08005694 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005694:	b480      	push	{r7}
 8005696:	b085      	sub	sp, #20
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d001      	beq.n	80056ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e04c      	b.n	8005746 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a26      	ldr	r2, [pc, #152]	; (8005754 <HAL_TIM_Base_Start+0xc0>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d022      	beq.n	8005704 <HAL_TIM_Base_Start+0x70>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056c6:	d01d      	beq.n	8005704 <HAL_TIM_Base_Start+0x70>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a22      	ldr	r2, [pc, #136]	; (8005758 <HAL_TIM_Base_Start+0xc4>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d018      	beq.n	8005704 <HAL_TIM_Base_Start+0x70>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a21      	ldr	r2, [pc, #132]	; (800575c <HAL_TIM_Base_Start+0xc8>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d013      	beq.n	8005704 <HAL_TIM_Base_Start+0x70>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a1f      	ldr	r2, [pc, #124]	; (8005760 <HAL_TIM_Base_Start+0xcc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00e      	beq.n	8005704 <HAL_TIM_Base_Start+0x70>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a1e      	ldr	r2, [pc, #120]	; (8005764 <HAL_TIM_Base_Start+0xd0>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d009      	beq.n	8005704 <HAL_TIM_Base_Start+0x70>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a1c      	ldr	r2, [pc, #112]	; (8005768 <HAL_TIM_Base_Start+0xd4>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d004      	beq.n	8005704 <HAL_TIM_Base_Start+0x70>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a1b      	ldr	r2, [pc, #108]	; (800576c <HAL_TIM_Base_Start+0xd8>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d115      	bne.n	8005730 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689a      	ldr	r2, [r3, #8]
 800570a:	4b19      	ldr	r3, [pc, #100]	; (8005770 <HAL_TIM_Base_Start+0xdc>)
 800570c:	4013      	ands	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2b06      	cmp	r3, #6
 8005714:	d015      	beq.n	8005742 <HAL_TIM_Base_Start+0xae>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800571c:	d011      	beq.n	8005742 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f042 0201 	orr.w	r2, r2, #1
 800572c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800572e:	e008      	b.n	8005742 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f042 0201 	orr.w	r2, r2, #1
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	e000      	b.n	8005744 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005742:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3714      	adds	r7, #20
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	40012c00 	.word	0x40012c00
 8005758:	40000400 	.word	0x40000400
 800575c:	40000800 	.word	0x40000800
 8005760:	40000c00 	.word	0x40000c00
 8005764:	40013400 	.word	0x40013400
 8005768:	40014000 	.word	0x40014000
 800576c:	40015000 	.word	0x40015000
 8005770:	00010007 	.word	0x00010007

08005774 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800577e:	2300      	movs	r3, #0
 8005780:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005788:	2b01      	cmp	r3, #1
 800578a:	d101      	bne.n	8005790 <HAL_TIM_ConfigClockSource+0x1c>
 800578c:	2302      	movs	r3, #2
 800578e:	e0f6      	b.n	800597e <HAL_TIM_ConfigClockSource+0x20a>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2202      	movs	r2, #2
 800579c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80057ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80057b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a6f      	ldr	r2, [pc, #444]	; (8005988 <HAL_TIM_ConfigClockSource+0x214>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	f000 80c1 	beq.w	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 80057d0:	4a6d      	ldr	r2, [pc, #436]	; (8005988 <HAL_TIM_ConfigClockSource+0x214>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	f200 80c6 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 80057d8:	4a6c      	ldr	r2, [pc, #432]	; (800598c <HAL_TIM_ConfigClockSource+0x218>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	f000 80b9 	beq.w	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 80057e0:	4a6a      	ldr	r2, [pc, #424]	; (800598c <HAL_TIM_ConfigClockSource+0x218>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	f200 80be 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 80057e8:	4a69      	ldr	r2, [pc, #420]	; (8005990 <HAL_TIM_ConfigClockSource+0x21c>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	f000 80b1 	beq.w	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 80057f0:	4a67      	ldr	r2, [pc, #412]	; (8005990 <HAL_TIM_ConfigClockSource+0x21c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	f200 80b6 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 80057f8:	4a66      	ldr	r2, [pc, #408]	; (8005994 <HAL_TIM_ConfigClockSource+0x220>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	f000 80a9 	beq.w	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 8005800:	4a64      	ldr	r2, [pc, #400]	; (8005994 <HAL_TIM_ConfigClockSource+0x220>)
 8005802:	4293      	cmp	r3, r2
 8005804:	f200 80ae 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005808:	4a63      	ldr	r2, [pc, #396]	; (8005998 <HAL_TIM_ConfigClockSource+0x224>)
 800580a:	4293      	cmp	r3, r2
 800580c:	f000 80a1 	beq.w	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 8005810:	4a61      	ldr	r2, [pc, #388]	; (8005998 <HAL_TIM_ConfigClockSource+0x224>)
 8005812:	4293      	cmp	r3, r2
 8005814:	f200 80a6 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005818:	4a60      	ldr	r2, [pc, #384]	; (800599c <HAL_TIM_ConfigClockSource+0x228>)
 800581a:	4293      	cmp	r3, r2
 800581c:	f000 8099 	beq.w	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 8005820:	4a5e      	ldr	r2, [pc, #376]	; (800599c <HAL_TIM_ConfigClockSource+0x228>)
 8005822:	4293      	cmp	r3, r2
 8005824:	f200 809e 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005828:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800582c:	f000 8091 	beq.w	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 8005830:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005834:	f200 8096 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005838:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800583c:	f000 8089 	beq.w	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 8005840:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005844:	f200 808e 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800584c:	d03e      	beq.n	80058cc <HAL_TIM_ConfigClockSource+0x158>
 800584e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005852:	f200 8087 	bhi.w	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800585a:	f000 8086 	beq.w	800596a <HAL_TIM_ConfigClockSource+0x1f6>
 800585e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005862:	d87f      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005864:	2b70      	cmp	r3, #112	; 0x70
 8005866:	d01a      	beq.n	800589e <HAL_TIM_ConfigClockSource+0x12a>
 8005868:	2b70      	cmp	r3, #112	; 0x70
 800586a:	d87b      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 800586c:	2b60      	cmp	r3, #96	; 0x60
 800586e:	d050      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0x19e>
 8005870:	2b60      	cmp	r3, #96	; 0x60
 8005872:	d877      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005874:	2b50      	cmp	r3, #80	; 0x50
 8005876:	d03c      	beq.n	80058f2 <HAL_TIM_ConfigClockSource+0x17e>
 8005878:	2b50      	cmp	r3, #80	; 0x50
 800587a:	d873      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 800587c:	2b40      	cmp	r3, #64	; 0x40
 800587e:	d058      	beq.n	8005932 <HAL_TIM_ConfigClockSource+0x1be>
 8005880:	2b40      	cmp	r3, #64	; 0x40
 8005882:	d86f      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005884:	2b30      	cmp	r3, #48	; 0x30
 8005886:	d064      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 8005888:	2b30      	cmp	r3, #48	; 0x30
 800588a:	d86b      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 800588c:	2b20      	cmp	r3, #32
 800588e:	d060      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 8005890:	2b20      	cmp	r3, #32
 8005892:	d867      	bhi.n	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
 8005894:	2b00      	cmp	r3, #0
 8005896:	d05c      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 8005898:	2b10      	cmp	r3, #16
 800589a:	d05a      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x1de>
 800589c:	e062      	b.n	8005964 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6818      	ldr	r0, [r3, #0]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	6899      	ldr	r1, [r3, #8]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685a      	ldr	r2, [r3, #4]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f000 f99b 	bl	8005be8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68ba      	ldr	r2, [r7, #8]
 80058c8:	609a      	str	r2, [r3, #8]
      break;
 80058ca:	e04f      	b.n	800596c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6818      	ldr	r0, [r3, #0]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	6899      	ldr	r1, [r3, #8]
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	685a      	ldr	r2, [r3, #4]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	f000 f984 	bl	8005be8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	689a      	ldr	r2, [r3, #8]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058ee:	609a      	str	r2, [r3, #8]
      break;
 80058f0:	e03c      	b.n	800596c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6818      	ldr	r0, [r3, #0]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	6859      	ldr	r1, [r3, #4]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	461a      	mov	r2, r3
 8005900:	f000 f8f6 	bl	8005af0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2150      	movs	r1, #80	; 0x50
 800590a:	4618      	mov	r0, r3
 800590c:	f000 f94f 	bl	8005bae <TIM_ITRx_SetConfig>
      break;
 8005910:	e02c      	b.n	800596c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6818      	ldr	r0, [r3, #0]
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	6859      	ldr	r1, [r3, #4]
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	461a      	mov	r2, r3
 8005920:	f000 f915 	bl	8005b4e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2160      	movs	r1, #96	; 0x60
 800592a:	4618      	mov	r0, r3
 800592c:	f000 f93f 	bl	8005bae <TIM_ITRx_SetConfig>
      break;
 8005930:	e01c      	b.n	800596c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	6859      	ldr	r1, [r3, #4]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	461a      	mov	r2, r3
 8005940:	f000 f8d6 	bl	8005af0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2140      	movs	r1, #64	; 0x40
 800594a:	4618      	mov	r0, r3
 800594c:	f000 f92f 	bl	8005bae <TIM_ITRx_SetConfig>
      break;
 8005950:	e00c      	b.n	800596c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4619      	mov	r1, r3
 800595c:	4610      	mov	r0, r2
 800595e:	f000 f926 	bl	8005bae <TIM_ITRx_SetConfig>
      break;
 8005962:	e003      	b.n	800596c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	73fb      	strb	r3, [r7, #15]
      break;
 8005968:	e000      	b.n	800596c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800596a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800597c:	7bfb      	ldrb	r3, [r7, #15]
}
 800597e:	4618      	mov	r0, r3
 8005980:	3710      	adds	r7, #16
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	00100070 	.word	0x00100070
 800598c:	00100060 	.word	0x00100060
 8005990:	00100050 	.word	0x00100050
 8005994:	00100040 	.word	0x00100040
 8005998:	00100030 	.word	0x00100030
 800599c:	00100020 	.word	0x00100020

080059a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a46      	ldr	r2, [pc, #280]	; (8005acc <TIM_Base_SetConfig+0x12c>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d017      	beq.n	80059e8 <TIM_Base_SetConfig+0x48>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059be:	d013      	beq.n	80059e8 <TIM_Base_SetConfig+0x48>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a43      	ldr	r2, [pc, #268]	; (8005ad0 <TIM_Base_SetConfig+0x130>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00f      	beq.n	80059e8 <TIM_Base_SetConfig+0x48>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a42      	ldr	r2, [pc, #264]	; (8005ad4 <TIM_Base_SetConfig+0x134>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00b      	beq.n	80059e8 <TIM_Base_SetConfig+0x48>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a41      	ldr	r2, [pc, #260]	; (8005ad8 <TIM_Base_SetConfig+0x138>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d007      	beq.n	80059e8 <TIM_Base_SetConfig+0x48>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a40      	ldr	r2, [pc, #256]	; (8005adc <TIM_Base_SetConfig+0x13c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d003      	beq.n	80059e8 <TIM_Base_SetConfig+0x48>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a3f      	ldr	r2, [pc, #252]	; (8005ae0 <TIM_Base_SetConfig+0x140>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d108      	bne.n	80059fa <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a33      	ldr	r2, [pc, #204]	; (8005acc <TIM_Base_SetConfig+0x12c>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d023      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a08:	d01f      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a30      	ldr	r2, [pc, #192]	; (8005ad0 <TIM_Base_SetConfig+0x130>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d01b      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a2f      	ldr	r2, [pc, #188]	; (8005ad4 <TIM_Base_SetConfig+0x134>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d017      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a2e      	ldr	r2, [pc, #184]	; (8005ad8 <TIM_Base_SetConfig+0x138>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d013      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a2d      	ldr	r2, [pc, #180]	; (8005adc <TIM_Base_SetConfig+0x13c>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d00f      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a2d      	ldr	r2, [pc, #180]	; (8005ae4 <TIM_Base_SetConfig+0x144>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00b      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a2c      	ldr	r2, [pc, #176]	; (8005ae8 <TIM_Base_SetConfig+0x148>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d007      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2b      	ldr	r2, [pc, #172]	; (8005aec <TIM_Base_SetConfig+0x14c>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d003      	beq.n	8005a4a <TIM_Base_SetConfig+0xaa>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a26      	ldr	r2, [pc, #152]	; (8005ae0 <TIM_Base_SetConfig+0x140>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d108      	bne.n	8005a5c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	689a      	ldr	r2, [r3, #8]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a12      	ldr	r2, [pc, #72]	; (8005acc <TIM_Base_SetConfig+0x12c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d013      	beq.n	8005ab0 <TIM_Base_SetConfig+0x110>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a14      	ldr	r2, [pc, #80]	; (8005adc <TIM_Base_SetConfig+0x13c>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00f      	beq.n	8005ab0 <TIM_Base_SetConfig+0x110>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a14      	ldr	r2, [pc, #80]	; (8005ae4 <TIM_Base_SetConfig+0x144>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d00b      	beq.n	8005ab0 <TIM_Base_SetConfig+0x110>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a13      	ldr	r2, [pc, #76]	; (8005ae8 <TIM_Base_SetConfig+0x148>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d007      	beq.n	8005ab0 <TIM_Base_SetConfig+0x110>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a12      	ldr	r2, [pc, #72]	; (8005aec <TIM_Base_SetConfig+0x14c>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d003      	beq.n	8005ab0 <TIM_Base_SetConfig+0x110>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a0d      	ldr	r2, [pc, #52]	; (8005ae0 <TIM_Base_SetConfig+0x140>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d103      	bne.n	8005ab8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	691a      	ldr	r2, [r3, #16]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	615a      	str	r2, [r3, #20]
}
 8005abe:	bf00      	nop
 8005ac0:	3714      	adds	r7, #20
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	40012c00 	.word	0x40012c00
 8005ad0:	40000400 	.word	0x40000400
 8005ad4:	40000800 	.word	0x40000800
 8005ad8:	40000c00 	.word	0x40000c00
 8005adc:	40013400 	.word	0x40013400
 8005ae0:	40015000 	.word	0x40015000
 8005ae4:	40014000 	.word	0x40014000
 8005ae8:	40014400 	.word	0x40014400
 8005aec:	40014800 	.word	0x40014800

08005af0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	f023 0201 	bic.w	r2, r3, #1
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	011b      	lsls	r3, r3, #4
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	f023 030a 	bic.w	r3, r3, #10
 8005b2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	621a      	str	r2, [r3, #32]
}
 8005b42:	bf00      	nop
 8005b44:	371c      	adds	r7, #28
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b4e:	b480      	push	{r7}
 8005b50:	b087      	sub	sp, #28
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	60f8      	str	r0, [r7, #12]
 8005b56:	60b9      	str	r1, [r7, #8]
 8005b58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	f023 0210 	bic.w	r2, r3, #16
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6a1b      	ldr	r3, [r3, #32]
 8005b70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	031b      	lsls	r3, r3, #12
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b8a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	011b      	lsls	r3, r3, #4
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	621a      	str	r2, [r3, #32]
}
 8005ba2:	bf00      	nop
 8005ba4:	371c      	adds	r7, #28
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b085      	sub	sp, #20
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
 8005bb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	f043 0307 	orr.w	r3, r3, #7
 8005bd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	609a      	str	r2, [r3, #8]
}
 8005bdc:	bf00      	nop
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	021a      	lsls	r2, r3, #8
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	431a      	orrs	r2, r3
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	609a      	str	r2, [r3, #8]
}
 8005c1c:	bf00      	nop
 8005c1e:	371c      	adds	r7, #28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	e074      	b.n	8005d2a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a34      	ldr	r2, [pc, #208]	; (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d009      	beq.n	8005c7e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a33      	ldr	r2, [pc, #204]	; (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d004      	beq.n	8005c7e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a31      	ldr	r2, [pc, #196]	; (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d108      	bne.n	8005c90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005c84:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a21      	ldr	r2, [pc, #132]	; (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d022      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cc0:	d01d      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a1f      	ldr	r2, [pc, #124]	; (8005d44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d018      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a1d      	ldr	r2, [pc, #116]	; (8005d48 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d013      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a1c      	ldr	r2, [pc, #112]	; (8005d4c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d00e      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a15      	ldr	r2, [pc, #84]	; (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d009      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a18      	ldr	r2, [pc, #96]	; (8005d50 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d004      	beq.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a11      	ldr	r2, [pc, #68]	; (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d10c      	bne.n	8005d18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3714      	adds	r7, #20
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	40012c00 	.word	0x40012c00
 8005d3c:	40013400 	.word	0x40013400
 8005d40:	40015000 	.word	0x40015000
 8005d44:	40000400 	.word	0x40000400
 8005d48:	40000800 	.word	0x40000800
 8005d4c:	40000c00 	.word	0x40000c00
 8005d50:	40014000 	.word	0x40014000

08005d54 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b087      	sub	sp, #28
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d68:	683a      	ldr	r2, [r7, #0]
 8005d6a:	6812      	ldr	r2, [r2, #0]
 8005d6c:	f023 0101 	bic.w	r1, r3, #1
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d102      	bne.n	8005d84 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005d7e:	2340      	movs	r3, #64	; 0x40
 8005d80:	617b      	str	r3, [r7, #20]
 8005d82:	e001      	b.n	8005d88 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005d84:	2300      	movs	r3, #0
 8005d86:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005d94:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005d9a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005da0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005da6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8005dac:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8005db2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8005db8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 8005dbe:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8005dc4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd2:	693a      	ldr	r2, [r7, #16]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8005df6:	4b3e      	ldr	r3, [pc, #248]	; (8005ef0 <FMC_NORSRAM_Init+0x19c>)
 8005df8:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e00:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005e08:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8005e10:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8005e18:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	43db      	mvns	r3, r3
 8005e28:	ea02 0103 	and.w	r1, r2, r3
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	4319      	orrs	r1, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e42:	d10c      	bne.n	8005e5e <FMC_NORSRAM_Init+0x10a>
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d008      	beq.n	8005e5e <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e58:	431a      	orrs	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d006      	beq.n	8005e74 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d12f      	bne.n	8005ede <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	0c1b      	lsrs	r3, r3, #16
 8005e84:	041b      	lsls	r3, r3, #16
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2b04      	cmp	r3, #4
 8005e96:	d014      	beq.n	8005ec2 <FMC_NORSRAM_Init+0x16e>
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d819      	bhi.n	8005ed0 <FMC_NORSRAM_Init+0x17c>
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d002      	beq.n	8005ea6 <FMC_NORSRAM_Init+0x152>
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d007      	beq.n	8005eb4 <FMC_NORSRAM_Init+0x160>
 8005ea4:	e014      	b.n	8005ed0 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	621a      	str	r2, [r3, #32]
        break;
 8005eb2:	e015      	b.n	8005ee0 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a1b      	ldr	r3, [r3, #32]
 8005eb8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	621a      	str	r2, [r3, #32]
        break;
 8005ec0:	e00e      	b.n	8005ee0 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	621a      	str	r2, [r3, #32]
        break;
 8005ece:	e007      	b.n	8005ee0 <FMC_NORSRAM_Init+0x18c>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a1b      	ldr	r3, [r3, #32]
 8005ed4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	621a      	str	r2, [r3, #32]
        break;
 8005edc:	e000      	b.n	8005ee0 <FMC_NORSRAM_Init+0x18c>
    }
  }
 8005ede:	bf00      	nop

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	371c      	adds	r7, #28
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	0008fb7f 	.word	0x0008fb7f

08005ef4 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	1c5a      	adds	r2, r3, #1
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	011b      	lsls	r3, r3, #4
 8005f14:	431a      	orrs	r2, r3
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	021b      	lsls	r3, r3, #8
 8005f1c:	431a      	orrs	r2, r3
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	079b      	lsls	r3, r3, #30
 8005f24:	431a      	orrs	r2, r3
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	041b      	lsls	r3, r3, #16
 8005f2c:	431a      	orrs	r2, r3
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	3b01      	subs	r3, #1
 8005f34:	051b      	lsls	r3, r3, #20
 8005f36:	431a      	orrs	r2, r3
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	699b      	ldr	r3, [r3, #24]
 8005f3c:	3b02      	subs	r3, #2
 8005f3e:	061b      	lsls	r3, r3, #24
 8005f40:	ea42 0103 	orr.w	r1, r2, r3
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	3201      	adds	r2, #1
 8005f4c:	4319      	orrs	r1, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f60:	d113      	bne.n	8005f8a <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005f6a:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	695b      	ldr	r3, [r3, #20]
 8005f70:	3b01      	subs	r3, #1
 8005f72:	051b      	lsls	r3, r3, #20
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	431a      	orrs	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	371c      	adds	r7, #28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
 8005fa4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005fac:	d121      	bne.n	8005ff2 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb6:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	6819      	ldr	r1, [r3, #0]
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	011b      	lsls	r3, r3, #4
 8005fc4:	4319      	orrs	r1, r3
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	021b      	lsls	r3, r3, #8
 8005fcc:	4319      	orrs	r1, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	079b      	lsls	r3, r3, #30
 8005fd4:	4319      	orrs	r1, r3
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	69db      	ldr	r3, [r3, #28]
 8005fda:	4319      	orrs	r1, r3
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	041b      	lsls	r3, r3, #16
 8005fe2:	430b      	orrs	r3, r1
 8005fe4:	ea42 0103 	orr.w	r1, r2, r3
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005ff0:	e005      	b.n	8005ffe <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005ffa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	3714      	adds	r7, #20
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <LL_GPIO_SetPinMode>:
{
 800600c:	b480      	push	{r7}
 800600e:	b08b      	sub	sp, #44	; 0x2c
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	fa93 f3a3 	rbit	r3, r3
 8006026:	613b      	str	r3, [r7, #16]
  return result;
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d101      	bne.n	8006036 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8006032:	2320      	movs	r3, #32
 8006034:	e003      	b.n	800603e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	fab3 f383 	clz	r3, r3
 800603c:	b2db      	uxtb	r3, r3
 800603e:	005b      	lsls	r3, r3, #1
 8006040:	2103      	movs	r1, #3
 8006042:	fa01 f303 	lsl.w	r3, r1, r3
 8006046:	43db      	mvns	r3, r3
 8006048:	401a      	ands	r2, r3
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	fa93 f3a3 	rbit	r3, r3
 8006054:	61fb      	str	r3, [r7, #28]
  return result;
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800605a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605c:	2b00      	cmp	r3, #0
 800605e:	d101      	bne.n	8006064 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006060:	2320      	movs	r3, #32
 8006062:	e003      	b.n	800606c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006066:	fab3 f383 	clz	r3, r3
 800606a:	b2db      	uxtb	r3, r3
 800606c:	005b      	lsls	r3, r3, #1
 800606e:	6879      	ldr	r1, [r7, #4]
 8006070:	fa01 f303 	lsl.w	r3, r1, r3
 8006074:	431a      	orrs	r2, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	601a      	str	r2, [r3, #0]
}
 800607a:	bf00      	nop
 800607c:	372c      	adds	r7, #44	; 0x2c
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr

08006086 <LL_GPIO_SetPinOutputType>:
{
 8006086:	b480      	push	{r7}
 8006088:	b085      	sub	sp, #20
 800608a:	af00      	add	r7, sp, #0
 800608c:	60f8      	str	r0, [r7, #12]
 800608e:	60b9      	str	r1, [r7, #8]
 8006090:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	43db      	mvns	r3, r3
 800609a:	401a      	ands	r2, r3
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	6879      	ldr	r1, [r7, #4]
 80060a0:	fb01 f303 	mul.w	r3, r1, r3
 80060a4:	431a      	orrs	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	605a      	str	r2, [r3, #4]
}
 80060aa:	bf00      	nop
 80060ac:	3714      	adds	r7, #20
 80060ae:	46bd      	mov	sp, r7
 80060b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b4:	4770      	bx	lr

080060b6 <LL_GPIO_SetPinSpeed>:
{
 80060b6:	b480      	push	{r7}
 80060b8:	b08b      	sub	sp, #44	; 0x2c
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	60f8      	str	r0, [r7, #12]
 80060be:	60b9      	str	r1, [r7, #8]
 80060c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	689a      	ldr	r2, [r3, #8]
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	fa93 f3a3 	rbit	r3, r3
 80060d0:	613b      	str	r3, [r7, #16]
  return result;
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80060dc:	2320      	movs	r3, #32
 80060de:	e003      	b.n	80060e8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	fab3 f383 	clz	r3, r3
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	005b      	lsls	r3, r3, #1
 80060ea:	2103      	movs	r1, #3
 80060ec:	fa01 f303 	lsl.w	r3, r1, r3
 80060f0:	43db      	mvns	r3, r3
 80060f2:	401a      	ands	r2, r3
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060f8:	6a3b      	ldr	r3, [r7, #32]
 80060fa:	fa93 f3a3 	rbit	r3, r3
 80060fe:	61fb      	str	r3, [r7, #28]
  return result;
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800610a:	2320      	movs	r3, #32
 800610c:	e003      	b.n	8006116 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006110:	fab3 f383 	clz	r3, r3
 8006114:	b2db      	uxtb	r3, r3
 8006116:	005b      	lsls	r3, r3, #1
 8006118:	6879      	ldr	r1, [r7, #4]
 800611a:	fa01 f303 	lsl.w	r3, r1, r3
 800611e:	431a      	orrs	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	609a      	str	r2, [r3, #8]
}
 8006124:	bf00      	nop
 8006126:	372c      	adds	r7, #44	; 0x2c
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <LL_GPIO_SetPinPull>:
{
 8006130:	b480      	push	{r7}
 8006132:	b08b      	sub	sp, #44	; 0x2c
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	68da      	ldr	r2, [r3, #12]
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	fa93 f3a3 	rbit	r3, r3
 800614a:	613b      	str	r3, [r7, #16]
  return result;
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8006156:	2320      	movs	r3, #32
 8006158:	e003      	b.n	8006162 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	fab3 f383 	clz	r3, r3
 8006160:	b2db      	uxtb	r3, r3
 8006162:	005b      	lsls	r3, r3, #1
 8006164:	2103      	movs	r1, #3
 8006166:	fa01 f303 	lsl.w	r3, r1, r3
 800616a:	43db      	mvns	r3, r3
 800616c:	401a      	ands	r2, r3
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006172:	6a3b      	ldr	r3, [r7, #32]
 8006174:	fa93 f3a3 	rbit	r3, r3
 8006178:	61fb      	str	r3, [r7, #28]
  return result;
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800617e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8006184:	2320      	movs	r3, #32
 8006186:	e003      	b.n	8006190 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8006188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618a:	fab3 f383 	clz	r3, r3
 800618e:	b2db      	uxtb	r3, r3
 8006190:	005b      	lsls	r3, r3, #1
 8006192:	6879      	ldr	r1, [r7, #4]
 8006194:	fa01 f303 	lsl.w	r3, r1, r3
 8006198:	431a      	orrs	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	60da      	str	r2, [r3, #12]
}
 800619e:	bf00      	nop
 80061a0:	372c      	adds	r7, #44	; 0x2c
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr

080061aa <LL_GPIO_SetAFPin_0_7>:
{
 80061aa:	b480      	push	{r7}
 80061ac:	b08b      	sub	sp, #44	; 0x2c
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	60f8      	str	r0, [r7, #12]
 80061b2:	60b9      	str	r1, [r7, #8]
 80061b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6a1a      	ldr	r2, [r3, #32]
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	fa93 f3a3 	rbit	r3, r3
 80061c4:	613b      	str	r3, [r7, #16]
  return result;
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d101      	bne.n	80061d4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80061d0:	2320      	movs	r3, #32
 80061d2:	e003      	b.n	80061dc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	fab3 f383 	clz	r3, r3
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	210f      	movs	r1, #15
 80061e0:	fa01 f303 	lsl.w	r3, r1, r3
 80061e4:	43db      	mvns	r3, r3
 80061e6:	401a      	ands	r2, r3
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ec:	6a3b      	ldr	r3, [r7, #32]
 80061ee:	fa93 f3a3 	rbit	r3, r3
 80061f2:	61fb      	str	r3, [r7, #28]
  return result;
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80061f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80061fe:	2320      	movs	r3, #32
 8006200:	e003      	b.n	800620a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8006202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006204:	fab3 f383 	clz	r3, r3
 8006208:	b2db      	uxtb	r3, r3
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	6879      	ldr	r1, [r7, #4]
 800620e:	fa01 f303 	lsl.w	r3, r1, r3
 8006212:	431a      	orrs	r2, r3
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	621a      	str	r2, [r3, #32]
}
 8006218:	bf00      	nop
 800621a:	372c      	adds	r7, #44	; 0x2c
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <LL_GPIO_SetAFPin_8_15>:
{
 8006224:	b480      	push	{r7}
 8006226:	b08b      	sub	sp, #44	; 0x2c
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	0a1b      	lsrs	r3, r3, #8
 8006238:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	fa93 f3a3 	rbit	r3, r3
 8006240:	613b      	str	r3, [r7, #16]
  return result;
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d101      	bne.n	8006250 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800624c:	2320      	movs	r3, #32
 800624e:	e003      	b.n	8006258 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	fab3 f383 	clz	r3, r3
 8006256:	b2db      	uxtb	r3, r3
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	210f      	movs	r1, #15
 800625c:	fa01 f303 	lsl.w	r3, r1, r3
 8006260:	43db      	mvns	r3, r3
 8006262:	401a      	ands	r2, r3
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	0a1b      	lsrs	r3, r3, #8
 8006268:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	fa93 f3a3 	rbit	r3, r3
 8006270:	61fb      	str	r3, [r7, #28]
  return result;
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800627c:	2320      	movs	r3, #32
 800627e:	e003      	b.n	8006288 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8006280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006282:	fab3 f383 	clz	r3, r3
 8006286:	b2db      	uxtb	r3, r3
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	6879      	ldr	r1, [r7, #4]
 800628c:	fa01 f303 	lsl.w	r3, r1, r3
 8006290:	431a      	orrs	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006296:	bf00      	nop
 8006298:	372c      	adds	r7, #44	; 0x2c
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr

080062a2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80062a2:	b580      	push	{r7, lr}
 80062a4:	b088      	sub	sp, #32
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
 80062aa:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	fa93 f3a3 	rbit	r3, r3
 80062b8:	60fb      	str	r3, [r7, #12]
  return result;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d101      	bne.n	80062c8 <LL_GPIO_Init+0x26>
    return 32U;
 80062c4:	2320      	movs	r3, #32
 80062c6:	e003      	b.n	80062d0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	fab3 f383 	clz	r3, r3
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80062d2:	e048      	b.n	8006366 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	2101      	movs	r1, #1
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	fa01 f303 	lsl.w	r3, r1, r3
 80062e0:	4013      	ands	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d03a      	beq.n	8006360 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d003      	beq.n	80062fa <LL_GPIO_Init+0x58>
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d10e      	bne.n	8006318 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	461a      	mov	r2, r3
 8006300:	69b9      	ldr	r1, [r7, #24]
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7ff fed7 	bl	80060b6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	6819      	ldr	r1, [r3, #0]
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	461a      	mov	r2, r3
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7ff feb7 	bl	8006086 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	461a      	mov	r2, r3
 800631e:	69b9      	ldr	r1, [r7, #24]
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f7ff ff05 	bl	8006130 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2b02      	cmp	r3, #2
 800632c:	d111      	bne.n	8006352 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	2bff      	cmp	r3, #255	; 0xff
 8006332:	d807      	bhi.n	8006344 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	461a      	mov	r2, r3
 800633a:	69b9      	ldr	r1, [r7, #24]
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff ff34 	bl	80061aa <LL_GPIO_SetAFPin_0_7>
 8006342:	e006      	b.n	8006352 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	461a      	mov	r2, r3
 800634a:	69b9      	ldr	r1, [r7, #24]
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f7ff ff69 	bl	8006224 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	461a      	mov	r2, r3
 8006358:	69b9      	ldr	r1, [r7, #24]
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f7ff fe56 	bl	800600c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	3301      	adds	r3, #1
 8006364:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	fa22 f303 	lsr.w	r3, r2, r3
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1af      	bne.n	80062d4 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3720      	adds	r7, #32
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
	...

08006380 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8006380:	b480      	push	{r7}
 8006382:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006384:	4b07      	ldr	r3, [pc, #28]	; (80063a4 <LL_RCC_HSI_IsReady+0x24>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800638c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006390:	d101      	bne.n	8006396 <LL_RCC_HSI_IsReady+0x16>
 8006392:	2301      	movs	r3, #1
 8006394:	e000      	b.n	8006398 <LL_RCC_HSI_IsReady+0x18>
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	40021000 	.word	0x40021000

080063a8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80063a8:	b480      	push	{r7}
 80063aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80063ac:	4b07      	ldr	r3, [pc, #28]	; (80063cc <LL_RCC_LSE_IsReady+0x24>)
 80063ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063b2:	f003 0302 	and.w	r3, r3, #2
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d101      	bne.n	80063be <LL_RCC_LSE_IsReady+0x16>
 80063ba:	2301      	movs	r3, #1
 80063bc:	e000      	b.n	80063c0 <LL_RCC_LSE_IsReady+0x18>
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	40021000 	.word	0x40021000

080063d0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80063d4:	4b04      	ldr	r3, [pc, #16]	; (80063e8 <LL_RCC_GetSysClkSource+0x18>)
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f003 030c 	and.w	r3, r3, #12
}
 80063dc:	4618      	mov	r0, r3
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr
 80063e6:	bf00      	nop
 80063e8:	40021000 	.word	0x40021000

080063ec <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80063ec:	b480      	push	{r7}
 80063ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80063f0:	4b04      	ldr	r3, [pc, #16]	; (8006404 <LL_RCC_GetAHBPrescaler+0x18>)
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	40021000 	.word	0x40021000

08006408 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006408:	b480      	push	{r7}
 800640a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800640c:	4b04      	ldr	r3, [pc, #16]	; (8006420 <LL_RCC_GetAPB1Prescaler+0x18>)
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8006414:	4618      	mov	r0, r3
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	40021000 	.word	0x40021000

08006424 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006424:	b480      	push	{r7}
 8006426:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006428:	4b04      	ldr	r3, [pc, #16]	; (800643c <LL_RCC_GetAPB2Prescaler+0x18>)
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006430:	4618      	mov	r0, r3
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	40021000 	.word	0x40021000

08006440 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8006448:	4b06      	ldr	r3, [pc, #24]	; (8006464 <LL_RCC_GetUSARTClockSource+0x24>)
 800644a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	401a      	ands	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	041b      	lsls	r3, r3, #16
 8006456:	4313      	orrs	r3, r2
}
 8006458:	4618      	mov	r0, r3
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr
 8006464:	40021000 	.word	0x40021000

08006468 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8006470:	4b06      	ldr	r3, [pc, #24]	; (800648c <LL_RCC_GetUARTClockSource+0x24>)
 8006472:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	401a      	ands	r2, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	041b      	lsls	r3, r3, #16
 800647e:	4313      	orrs	r3, r2
}
 8006480:	4618      	mov	r0, r3
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr
 800648c:	40021000 	.word	0x40021000

08006490 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006490:	b480      	push	{r7}
 8006492:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006494:	4b04      	ldr	r3, [pc, #16]	; (80064a8 <LL_RCC_PLL_GetMainSource+0x18>)
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	f003 0303 	and.w	r3, r3, #3
}
 800649c:	4618      	mov	r0, r3
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	40021000 	.word	0x40021000

080064ac <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80064ac:	b480      	push	{r7}
 80064ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80064b0:	4b04      	ldr	r3, [pc, #16]	; (80064c4 <LL_RCC_PLL_GetN+0x18>)
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	0a1b      	lsrs	r3, r3, #8
 80064b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr
 80064c4:	40021000 	.word	0x40021000

080064c8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80064c8:	b480      	push	{r7}
 80064ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80064cc:	4b04      	ldr	r3, [pc, #16]	; (80064e0 <LL_RCC_PLL_GetR+0x18>)
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	40021000 	.word	0x40021000

080064e4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80064e4:	b480      	push	{r7}
 80064e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80064e8:	4b04      	ldr	r3, [pc, #16]	; (80064fc <LL_RCC_PLL_GetDivider+0x18>)
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	40021000 	.word	0x40021000

08006500 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006508:	2300      	movs	r3, #0
 800650a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b03      	cmp	r3, #3
 8006510:	d132      	bne.n	8006578 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7ff ff94 	bl	8006440 <LL_RCC_GetUSARTClockSource>
 8006518:	4603      	mov	r3, r0
 800651a:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800651e:	d016      	beq.n	800654e <LL_RCC_GetUSARTClockFreq+0x4e>
 8006520:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8006524:	d81c      	bhi.n	8006560 <LL_RCC_GetUSARTClockFreq+0x60>
 8006526:	4a52      	ldr	r2, [pc, #328]	; (8006670 <LL_RCC_GetUSARTClockFreq+0x170>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d003      	beq.n	8006534 <LL_RCC_GetUSARTClockFreq+0x34>
 800652c:	4a51      	ldr	r2, [pc, #324]	; (8006674 <LL_RCC_GetUSARTClockFreq+0x174>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d004      	beq.n	800653c <LL_RCC_GetUSARTClockFreq+0x3c>
 8006532:	e015      	b.n	8006560 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8006534:	f000 f934 	bl	80067a0 <RCC_GetSystemClockFreq>
 8006538:	60f8      	str	r0, [r7, #12]
        break;
 800653a:	e094      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800653c:	f7ff ff20 	bl	8006380 <LL_RCC_HSI_IsReady>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	f000 8082 	beq.w	800664c <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8006548:	4b4b      	ldr	r3, [pc, #300]	; (8006678 <LL_RCC_GetUSARTClockFreq+0x178>)
 800654a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800654c:	e07e      	b.n	800664c <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800654e:	f7ff ff2b 	bl	80063a8 <LL_RCC_LSE_IsReady>
 8006552:	4603      	mov	r3, r0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d07b      	beq.n	8006650 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8006558:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800655c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800655e:	e077      	b.n	8006650 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006560:	f000 f91e 	bl	80067a0 <RCC_GetSystemClockFreq>
 8006564:	4603      	mov	r3, r0
 8006566:	4618      	mov	r0, r3
 8006568:	f000 f940 	bl	80067ec <RCC_GetHCLKClockFreq>
 800656c:	4603      	mov	r3, r0
 800656e:	4618      	mov	r0, r3
 8006570:	f000 f96a 	bl	8006848 <RCC_GetPCLK2ClockFreq>
 8006574:	60f8      	str	r0, [r7, #12]
        break;
 8006576:	e076      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b0c      	cmp	r3, #12
 800657c:	d131      	bne.n	80065e2 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f7ff ff5e 	bl	8006440 <LL_RCC_GetUSARTClockSource>
 8006584:	4603      	mov	r3, r0
 8006586:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800658a:	d015      	beq.n	80065b8 <LL_RCC_GetUSARTClockFreq+0xb8>
 800658c:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8006590:	d81b      	bhi.n	80065ca <LL_RCC_GetUSARTClockFreq+0xca>
 8006592:	4a3a      	ldr	r2, [pc, #232]	; (800667c <LL_RCC_GetUSARTClockFreq+0x17c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d003      	beq.n	80065a0 <LL_RCC_GetUSARTClockFreq+0xa0>
 8006598:	4a39      	ldr	r2, [pc, #228]	; (8006680 <LL_RCC_GetUSARTClockFreq+0x180>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d004      	beq.n	80065a8 <LL_RCC_GetUSARTClockFreq+0xa8>
 800659e:	e014      	b.n	80065ca <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80065a0:	f000 f8fe 	bl	80067a0 <RCC_GetSystemClockFreq>
 80065a4:	60f8      	str	r0, [r7, #12]
        break;
 80065a6:	e05e      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80065a8:	f7ff feea 	bl	8006380 <LL_RCC_HSI_IsReady>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d050      	beq.n	8006654 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 80065b2:	4b31      	ldr	r3, [pc, #196]	; (8006678 <LL_RCC_GetUSARTClockFreq+0x178>)
 80065b4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80065b6:	e04d      	b.n	8006654 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80065b8:	f7ff fef6 	bl	80063a8 <LL_RCC_LSE_IsReady>
 80065bc:	4603      	mov	r3, r0
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d04a      	beq.n	8006658 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 80065c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80065c8:	e046      	b.n	8006658 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80065ca:	f000 f8e9 	bl	80067a0 <RCC_GetSystemClockFreq>
 80065ce:	4603      	mov	r3, r0
 80065d0:	4618      	mov	r0, r3
 80065d2:	f000 f90b 	bl	80067ec <RCC_GetHCLKClockFreq>
 80065d6:	4603      	mov	r3, r0
 80065d8:	4618      	mov	r0, r3
 80065da:	f000 f91f 	bl	800681c <RCC_GetPCLK1ClockFreq>
 80065de:	60f8      	str	r0, [r7, #12]
        break;
 80065e0:	e041      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2b30      	cmp	r3, #48	; 0x30
 80065e6:	d139      	bne.n	800665c <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f7ff ff29 	bl	8006440 <LL_RCC_GetUSARTClockSource>
 80065ee:	4603      	mov	r3, r0
 80065f0:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80065f4:	d015      	beq.n	8006622 <LL_RCC_GetUSARTClockFreq+0x122>
 80065f6:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80065fa:	d81b      	bhi.n	8006634 <LL_RCC_GetUSARTClockFreq+0x134>
 80065fc:	4a21      	ldr	r2, [pc, #132]	; (8006684 <LL_RCC_GetUSARTClockFreq+0x184>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d003      	beq.n	800660a <LL_RCC_GetUSARTClockFreq+0x10a>
 8006602:	4a21      	ldr	r2, [pc, #132]	; (8006688 <LL_RCC_GetUSARTClockFreq+0x188>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d004      	beq.n	8006612 <LL_RCC_GetUSARTClockFreq+0x112>
 8006608:	e014      	b.n	8006634 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800660a:	f000 f8c9 	bl	80067a0 <RCC_GetSystemClockFreq>
 800660e:	60f8      	str	r0, [r7, #12]
          break;
 8006610:	e029      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8006612:	f7ff feb5 	bl	8006380 <LL_RCC_HSI_IsReady>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d021      	beq.n	8006660 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 800661c:	4b16      	ldr	r3, [pc, #88]	; (8006678 <LL_RCC_GetUSARTClockFreq+0x178>)
 800661e:	60fb      	str	r3, [r7, #12]
          }
          break;
 8006620:	e01e      	b.n	8006660 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8006622:	f7ff fec1 	bl	80063a8 <LL_RCC_LSE_IsReady>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d01b      	beq.n	8006664 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 800662c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006630:	60fb      	str	r3, [r7, #12]
          }
          break;
 8006632:	e017      	b.n	8006664 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006634:	f000 f8b4 	bl	80067a0 <RCC_GetSystemClockFreq>
 8006638:	4603      	mov	r3, r0
 800663a:	4618      	mov	r0, r3
 800663c:	f000 f8d6 	bl	80067ec <RCC_GetHCLKClockFreq>
 8006640:	4603      	mov	r3, r0
 8006642:	4618      	mov	r0, r3
 8006644:	f000 f8ea 	bl	800681c <RCC_GetPCLK1ClockFreq>
 8006648:	60f8      	str	r0, [r7, #12]
          break;
 800664a:	e00c      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800664c:	bf00      	nop
 800664e:	e00a      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006650:	bf00      	nop
 8006652:	e008      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006654:	bf00      	nop
 8006656:	e006      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006658:	bf00      	nop
 800665a:	e004      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 800665c:	bf00      	nop
 800665e:	e002      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8006660:	bf00      	nop
 8006662:	e000      	b.n	8006666 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8006664:	bf00      	nop
  }
  return usart_frequency;
 8006666:	68fb      	ldr	r3, [r7, #12]
}
 8006668:	4618      	mov	r0, r3
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}
 8006670:	00030001 	.word	0x00030001
 8006674:	00030002 	.word	0x00030002
 8006678:	00f42400 	.word	0x00f42400
 800667c:	000c0004 	.word	0x000c0004
 8006680:	000c0008 	.word	0x000c0008
 8006684:	00300010 	.word	0x00300010
 8006688:	00300020 	.word	0x00300020

0800668c <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006694:	2300      	movs	r3, #0
 8006696:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2bc0      	cmp	r3, #192	; 0xc0
 800669c:	d131      	bne.n	8006702 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7ff fee2 	bl	8006468 <LL_RCC_GetUARTClockSource>
 80066a4:	4603      	mov	r3, r0
 80066a6:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 80066aa:	d015      	beq.n	80066d8 <LL_RCC_GetUARTClockFreq+0x4c>
 80066ac:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 80066b0:	d81b      	bhi.n	80066ea <LL_RCC_GetUARTClockFreq+0x5e>
 80066b2:	4a36      	ldr	r2, [pc, #216]	; (800678c <LL_RCC_GetUARTClockFreq+0x100>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d003      	beq.n	80066c0 <LL_RCC_GetUARTClockFreq+0x34>
 80066b8:	4a35      	ldr	r2, [pc, #212]	; (8006790 <LL_RCC_GetUARTClockFreq+0x104>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d004      	beq.n	80066c8 <LL_RCC_GetUARTClockFreq+0x3c>
 80066be:	e014      	b.n	80066ea <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80066c0:	f000 f86e 	bl	80067a0 <RCC_GetSystemClockFreq>
 80066c4:	60f8      	str	r0, [r7, #12]
        break;
 80066c6:	e021      	b.n	800670c <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80066c8:	f7ff fe5a 	bl	8006380 <LL_RCC_HSI_IsReady>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d019      	beq.n	8006706 <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 80066d2:	4b30      	ldr	r3, [pc, #192]	; (8006794 <LL_RCC_GetUARTClockFreq+0x108>)
 80066d4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80066d6:	e016      	b.n	8006706 <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80066d8:	f7ff fe66 	bl	80063a8 <LL_RCC_LSE_IsReady>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d013      	beq.n	800670a <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 80066e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066e6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80066e8:	e00f      	b.n	800670a <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80066ea:	f000 f859 	bl	80067a0 <RCC_GetSystemClockFreq>
 80066ee:	4603      	mov	r3, r0
 80066f0:	4618      	mov	r0, r3
 80066f2:	f000 f87b 	bl	80067ec <RCC_GetHCLKClockFreq>
 80066f6:	4603      	mov	r3, r0
 80066f8:	4618      	mov	r0, r3
 80066fa:	f000 f88f 	bl	800681c <RCC_GetPCLK1ClockFreq>
 80066fe:	60f8      	str	r0, [r7, #12]
        break;
 8006700:	e004      	b.n	800670c <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 8006702:	bf00      	nop
 8006704:	e002      	b.n	800670c <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8006706:	bf00      	nop
 8006708:	e000      	b.n	800670c <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800670a:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006712:	d131      	bne.n	8006778 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f7ff fea7 	bl	8006468 <LL_RCC_GetUARTClockSource>
 800671a:	4603      	mov	r3, r0
 800671c:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8006720:	d015      	beq.n	800674e <LL_RCC_GetUARTClockFreq+0xc2>
 8006722:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8006726:	d81b      	bhi.n	8006760 <LL_RCC_GetUARTClockFreq+0xd4>
 8006728:	4a1b      	ldr	r2, [pc, #108]	; (8006798 <LL_RCC_GetUARTClockFreq+0x10c>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d003      	beq.n	8006736 <LL_RCC_GetUARTClockFreq+0xaa>
 800672e:	4a1b      	ldr	r2, [pc, #108]	; (800679c <LL_RCC_GetUARTClockFreq+0x110>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d004      	beq.n	800673e <LL_RCC_GetUARTClockFreq+0xb2>
 8006734:	e014      	b.n	8006760 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8006736:	f000 f833 	bl	80067a0 <RCC_GetSystemClockFreq>
 800673a:	60f8      	str	r0, [r7, #12]
        break;
 800673c:	e021      	b.n	8006782 <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800673e:	f7ff fe1f 	bl	8006380 <LL_RCC_HSI_IsReady>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d019      	beq.n	800677c <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 8006748:	4b12      	ldr	r3, [pc, #72]	; (8006794 <LL_RCC_GetUARTClockFreq+0x108>)
 800674a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800674c:	e016      	b.n	800677c <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800674e:	f7ff fe2b 	bl	80063a8 <LL_RCC_LSE_IsReady>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d013      	beq.n	8006780 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 8006758:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800675c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800675e:	e00f      	b.n	8006780 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006760:	f000 f81e 	bl	80067a0 <RCC_GetSystemClockFreq>
 8006764:	4603      	mov	r3, r0
 8006766:	4618      	mov	r0, r3
 8006768:	f000 f840 	bl	80067ec <RCC_GetHCLKClockFreq>
 800676c:	4603      	mov	r3, r0
 800676e:	4618      	mov	r0, r3
 8006770:	f000 f854 	bl	800681c <RCC_GetPCLK1ClockFreq>
 8006774:	60f8      	str	r0, [r7, #12]
        break;
 8006776:	e004      	b.n	8006782 <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 8006778:	bf00      	nop
 800677a:	e002      	b.n	8006782 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 800677c:	bf00      	nop
 800677e:	e000      	b.n	8006782 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8006780:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8006782:	68fb      	ldr	r3, [r7, #12]
}
 8006784:	4618      	mov	r0, r3
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	00c00040 	.word	0x00c00040
 8006790:	00c00080 	.word	0x00c00080
 8006794:	00f42400 	.word	0x00f42400
 8006798:	03000100 	.word	0x03000100
 800679c:	03000200 	.word	0x03000200

080067a0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80067a6:	f7ff fe13 	bl	80063d0 <LL_RCC_GetSysClkSource>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b0c      	cmp	r3, #12
 80067ae:	d00c      	beq.n	80067ca <RCC_GetSystemClockFreq+0x2a>
 80067b0:	2b0c      	cmp	r3, #12
 80067b2:	d80e      	bhi.n	80067d2 <RCC_GetSystemClockFreq+0x32>
 80067b4:	2b04      	cmp	r3, #4
 80067b6:	d002      	beq.n	80067be <RCC_GetSystemClockFreq+0x1e>
 80067b8:	2b08      	cmp	r3, #8
 80067ba:	d003      	beq.n	80067c4 <RCC_GetSystemClockFreq+0x24>
 80067bc:	e009      	b.n	80067d2 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80067be:	4b09      	ldr	r3, [pc, #36]	; (80067e4 <RCC_GetSystemClockFreq+0x44>)
 80067c0:	607b      	str	r3, [r7, #4]
      break;
 80067c2:	e009      	b.n	80067d8 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80067c4:	4b08      	ldr	r3, [pc, #32]	; (80067e8 <RCC_GetSystemClockFreq+0x48>)
 80067c6:	607b      	str	r3, [r7, #4]
      break;
 80067c8:	e006      	b.n	80067d8 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80067ca:	f000 f853 	bl	8006874 <RCC_PLL_GetFreqDomain_SYS>
 80067ce:	6078      	str	r0, [r7, #4]
      break;
 80067d0:	e002      	b.n	80067d8 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 80067d2:	4b04      	ldr	r3, [pc, #16]	; (80067e4 <RCC_GetSystemClockFreq+0x44>)
 80067d4:	607b      	str	r3, [r7, #4]
      break;
 80067d6:	bf00      	nop
  }

  return frequency;
 80067d8:	687b      	ldr	r3, [r7, #4]
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3708      	adds	r7, #8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	00f42400 	.word	0x00f42400
 80067e8:	007a1200 	.word	0x007a1200

080067ec <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80067f4:	f7ff fdfa 	bl	80063ec <LL_RCC_GetAHBPrescaler>
 80067f8:	4603      	mov	r3, r0
 80067fa:	091b      	lsrs	r3, r3, #4
 80067fc:	f003 030f 	and.w	r3, r3, #15
 8006800:	4a05      	ldr	r2, [pc, #20]	; (8006818 <RCC_GetHCLKClockFreq+0x2c>)
 8006802:	5cd3      	ldrb	r3, [r2, r3]
 8006804:	f003 031f 	and.w	r3, r3, #31
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800680e:	4618      	mov	r0, r3
 8006810:	3708      	adds	r7, #8
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	0800a8fc 	.word	0x0800a8fc

0800681c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006824:	f7ff fdf0 	bl	8006408 <LL_RCC_GetAPB1Prescaler>
 8006828:	4603      	mov	r3, r0
 800682a:	0a1b      	lsrs	r3, r3, #8
 800682c:	4a05      	ldr	r2, [pc, #20]	; (8006844 <RCC_GetPCLK1ClockFreq+0x28>)
 800682e:	5cd3      	ldrb	r3, [r2, r3]
 8006830:	f003 031f 	and.w	r3, r3, #31
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	fa22 f303 	lsr.w	r3, r2, r3
}
 800683a:	4618      	mov	r0, r3
 800683c:	3708      	adds	r7, #8
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	0800a90c 	.word	0x0800a90c

08006848 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b082      	sub	sp, #8
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006850:	f7ff fde8 	bl	8006424 <LL_RCC_GetAPB2Prescaler>
 8006854:	4603      	mov	r3, r0
 8006856:	0adb      	lsrs	r3, r3, #11
 8006858:	4a05      	ldr	r2, [pc, #20]	; (8006870 <RCC_GetPCLK2ClockFreq+0x28>)
 800685a:	5cd3      	ldrb	r3, [r2, r3]
 800685c:	f003 031f 	and.w	r3, r3, #31
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006866:	4618      	mov	r0, r3
 8006868:	3708      	adds	r7, #8
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	0800a90c 	.word	0x0800a90c

08006874 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8006874:	b590      	push	{r4, r7, lr}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800687a:	f7ff fe09 	bl	8006490 <LL_RCC_PLL_GetMainSource>
 800687e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	2b02      	cmp	r3, #2
 8006884:	d003      	beq.n	800688e <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b03      	cmp	r3, #3
 800688a:	d003      	beq.n	8006894 <RCC_PLL_GetFreqDomain_SYS+0x20>
 800688c:	e005      	b.n	800689a <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800688e:	4b11      	ldr	r3, [pc, #68]	; (80068d4 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8006890:	607b      	str	r3, [r7, #4]
      break;
 8006892:	e005      	b.n	80068a0 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8006894:	4b10      	ldr	r3, [pc, #64]	; (80068d8 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8006896:	607b      	str	r3, [r7, #4]
      break;
 8006898:	e002      	b.n	80068a0 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 800689a:	4b0e      	ldr	r3, [pc, #56]	; (80068d4 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800689c:	607b      	str	r3, [r7, #4]
      break;
 800689e:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80068a0:	f7ff fe04 	bl	80064ac <LL_RCC_PLL_GetN>
 80068a4:	4602      	mov	r2, r0
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	fb03 f402 	mul.w	r4, r3, r2
 80068ac:	f7ff fe1a 	bl	80064e4 <LL_RCC_PLL_GetDivider>
 80068b0:	4603      	mov	r3, r0
 80068b2:	091b      	lsrs	r3, r3, #4
 80068b4:	3301      	adds	r3, #1
 80068b6:	fbb4 f4f3 	udiv	r4, r4, r3
 80068ba:	f7ff fe05 	bl	80064c8 <LL_RCC_PLL_GetR>
 80068be:	4603      	mov	r3, r0
 80068c0:	0e5b      	lsrs	r3, r3, #25
 80068c2:	3301      	adds	r3, #1
 80068c4:	005b      	lsls	r3, r3, #1
 80068c6:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	370c      	adds	r7, #12
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd90      	pop	{r4, r7, pc}
 80068d2:	bf00      	nop
 80068d4:	00f42400 	.word	0x00f42400
 80068d8:	007a1200 	.word	0x007a1200

080068dc <LL_TIM_SetPrescaler>:
{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	683a      	ldr	r2, [r7, #0]
 80068ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80068ec:	bf00      	nop
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <LL_TIM_SetAutoReload>:
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	683a      	ldr	r2, [r7, #0]
 8006906:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <LL_TIM_SetRepetitionCounter>:
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	683a      	ldr	r2, [r7, #0]
 8006922:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006924:	bf00      	nop
 8006926:	370c      	adds	r7, #12
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <LL_TIM_OC_SetCompareCH1>:
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	683a      	ldr	r2, [r7, #0]
 800693e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006940:	bf00      	nop
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <LL_TIM_OC_SetCompareCH2>:
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <LL_TIM_OC_SetCompareCH3>:
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <LL_TIM_OC_SetCompareCH4>:
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <LL_TIM_OC_SetCompareCH5>:
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	649a      	str	r2, [r3, #72]	; 0x48
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <LL_TIM_OC_SetCompareCH6>:
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	695b      	ldr	r3, [r3, #20]
 80069e8:	f043 0201 	orr.w	r2, r3, #1
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	615a      	str	r2, [r3, #20]
}
 80069f0:	bf00      	nop
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a43      	ldr	r2, [pc, #268]	; (8006b1c <LL_TIM_Init+0x120>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d017      	beq.n	8006a44 <LL_TIM_Init+0x48>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a1a:	d013      	beq.n	8006a44 <LL_TIM_Init+0x48>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a40      	ldr	r2, [pc, #256]	; (8006b20 <LL_TIM_Init+0x124>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d00f      	beq.n	8006a44 <LL_TIM_Init+0x48>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a3f      	ldr	r2, [pc, #252]	; (8006b24 <LL_TIM_Init+0x128>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d00b      	beq.n	8006a44 <LL_TIM_Init+0x48>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a3e      	ldr	r2, [pc, #248]	; (8006b28 <LL_TIM_Init+0x12c>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d007      	beq.n	8006a44 <LL_TIM_Init+0x48>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a3d      	ldr	r2, [pc, #244]	; (8006b2c <LL_TIM_Init+0x130>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d003      	beq.n	8006a44 <LL_TIM_Init+0x48>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a3c      	ldr	r2, [pc, #240]	; (8006b30 <LL_TIM_Init+0x134>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d106      	bne.n	8006a52 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a31      	ldr	r2, [pc, #196]	; (8006b1c <LL_TIM_Init+0x120>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d023      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a60:	d01f      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a2e      	ldr	r2, [pc, #184]	; (8006b20 <LL_TIM_Init+0x124>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d01b      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a2d      	ldr	r2, [pc, #180]	; (8006b24 <LL_TIM_Init+0x128>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d017      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a2c      	ldr	r2, [pc, #176]	; (8006b28 <LL_TIM_Init+0x12c>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d013      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a2b      	ldr	r2, [pc, #172]	; (8006b2c <LL_TIM_Init+0x130>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d00f      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a2b      	ldr	r2, [pc, #172]	; (8006b34 <LL_TIM_Init+0x138>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d00b      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a2a      	ldr	r2, [pc, #168]	; (8006b38 <LL_TIM_Init+0x13c>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d007      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a29      	ldr	r2, [pc, #164]	; (8006b3c <LL_TIM_Init+0x140>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d003      	beq.n	8006aa2 <LL_TIM_Init+0xa6>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a24      	ldr	r2, [pc, #144]	; (8006b30 <LL_TIM_Init+0x134>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d106      	bne.n	8006ab0 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	4313      	orrs	r3, r2
 8006aae:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	4619      	mov	r1, r3
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7ff ff1b 	bl	80068f8 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f7ff ff07 	bl	80068dc <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a12      	ldr	r2, [pc, #72]	; (8006b1c <LL_TIM_Init+0x120>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d013      	beq.n	8006afe <LL_TIM_Init+0x102>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a14      	ldr	r2, [pc, #80]	; (8006b2c <LL_TIM_Init+0x130>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d00f      	beq.n	8006afe <LL_TIM_Init+0x102>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a14      	ldr	r2, [pc, #80]	; (8006b34 <LL_TIM_Init+0x138>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d00b      	beq.n	8006afe <LL_TIM_Init+0x102>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a13      	ldr	r2, [pc, #76]	; (8006b38 <LL_TIM_Init+0x13c>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d007      	beq.n	8006afe <LL_TIM_Init+0x102>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a12      	ldr	r2, [pc, #72]	; (8006b3c <LL_TIM_Init+0x140>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d003      	beq.n	8006afe <LL_TIM_Init+0x102>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a0d      	ldr	r2, [pc, #52]	; (8006b30 <LL_TIM_Init+0x134>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d105      	bne.n	8006b0a <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	4619      	mov	r1, r3
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f7ff ff05 	bl	8006914 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f7ff ff66 	bl	80069dc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	40012c00 	.word	0x40012c00
 8006b20:	40000400 	.word	0x40000400
 8006b24:	40000800 	.word	0x40000800
 8006b28:	40000c00 	.word	0x40000c00
 8006b2c:	40013400 	.word	0x40013400
 8006b30:	40015000 	.word	0x40015000
 8006b34:	40014000 	.word	0x40014000
 8006b38:	40014400 	.word	0x40014400
 8006b3c:	40014800 	.word	0x40014800

08006b40 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b086      	sub	sp, #24
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b56:	d045      	beq.n	8006be4 <LL_TIM_OC_Init+0xa4>
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b5e:	d848      	bhi.n	8006bf2 <LL_TIM_OC_Init+0xb2>
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b66:	d036      	beq.n	8006bd6 <LL_TIM_OC_Init+0x96>
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b6e:	d840      	bhi.n	8006bf2 <LL_TIM_OC_Init+0xb2>
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b76:	d027      	beq.n	8006bc8 <LL_TIM_OC_Init+0x88>
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b7e:	d838      	bhi.n	8006bf2 <LL_TIM_OC_Init+0xb2>
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b86:	d018      	beq.n	8006bba <LL_TIM_OC_Init+0x7a>
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b8e:	d830      	bhi.n	8006bf2 <LL_TIM_OC_Init+0xb2>
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d003      	beq.n	8006b9e <LL_TIM_OC_Init+0x5e>
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2b10      	cmp	r3, #16
 8006b9a:	d007      	beq.n	8006bac <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8006b9c:	e029      	b.n	8006bf2 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8006b9e:	6879      	ldr	r1, [r7, #4]
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	f000 f82d 	bl	8006c00 <OC1Config>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	75fb      	strb	r3, [r7, #23]
      break;
 8006baa:	e023      	b.n	8006bf4 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8006bac:	6879      	ldr	r1, [r7, #4]
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f000 f8ac 	bl	8006d0c <OC2Config>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	75fb      	strb	r3, [r7, #23]
      break;
 8006bb8:	e01c      	b.n	8006bf4 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8006bba:	6879      	ldr	r1, [r7, #4]
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f000 f92f 	bl	8006e20 <OC3Config>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	75fb      	strb	r3, [r7, #23]
      break;
 8006bc6:	e015      	b.n	8006bf4 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8006bc8:	6879      	ldr	r1, [r7, #4]
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f000 f9b2 	bl	8006f34 <OC4Config>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	75fb      	strb	r3, [r7, #23]
      break;
 8006bd4:	e00e      	b.n	8006bf4 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8006bd6:	6879      	ldr	r1, [r7, #4]
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f000 fa35 	bl	8007048 <OC5Config>
 8006bde:	4603      	mov	r3, r0
 8006be0:	75fb      	strb	r3, [r7, #23]
      break;
 8006be2:	e007      	b.n	8006bf4 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	f000 fa98 	bl	800711c <OC6Config>
 8006bec:	4603      	mov	r3, r0
 8006bee:	75fb      	strb	r3, [r7, #23]
      break;
 8006bf0:	e000      	b.n	8006bf4 <LL_TIM_OC_Init+0xb4>
      break;
 8006bf2:	bf00      	nop
  }

  return result;
 8006bf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3718      	adds	r7, #24
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
	...

08006c00 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b086      	sub	sp, #24
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	f023 0201 	bic.w	r2, r3, #1
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	699b      	ldr	r3, [r3, #24]
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f023 0303 	bic.w	r3, r3, #3
 8006c2e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c3a:	683a      	ldr	r2, [r7, #0]
 8006c3c:	6812      	ldr	r2, [r2, #0]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	f023 0202 	bic.w	r2, r3, #2
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	f023 0201 	bic.w	r2, r3, #1
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a24      	ldr	r2, [pc, #144]	; (8006cf4 <OC1Config+0xf4>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d013      	beq.n	8006c8e <OC1Config+0x8e>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a23      	ldr	r2, [pc, #140]	; (8006cf8 <OC1Config+0xf8>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d00f      	beq.n	8006c8e <OC1Config+0x8e>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a22      	ldr	r2, [pc, #136]	; (8006cfc <OC1Config+0xfc>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d00b      	beq.n	8006c8e <OC1Config+0x8e>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a21      	ldr	r2, [pc, #132]	; (8006d00 <OC1Config+0x100>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d007      	beq.n	8006c8e <OC1Config+0x8e>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a20      	ldr	r2, [pc, #128]	; (8006d04 <OC1Config+0x104>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d003      	beq.n	8006c8e <OC1Config+0x8e>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a1f      	ldr	r2, [pc, #124]	; (8006d08 <OC1Config+0x108>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d11e      	bne.n	8006ccc <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	f023 0208 	bic.w	r2, r3, #8
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	695b      	ldr	r3, [r3, #20]
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	f023 0204 	bic.w	r2, r3, #4
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	4313      	orrs	r3, r2
 8006cac:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	69db      	ldr	r3, [r3, #28]
 8006cc6:	005b      	lsls	r3, r3, #1
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	4619      	mov	r1, r3
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f7ff fe26 	bl	8006930 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3718      	adds	r7, #24
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}
 8006cf4:	40012c00 	.word	0x40012c00
 8006cf8:	40013400 	.word	0x40013400
 8006cfc:	40014000 	.word	0x40014000
 8006d00:	40014400 	.word	0x40014400
 8006d04:	40014800 	.word	0x40014800
 8006d08:	40015000 	.word	0x40015000

08006d0c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6a1b      	ldr	r3, [r3, #32]
 8006d1a:	f023 0210 	bic.w	r2, r3, #16
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	699b      	ldr	r3, [r3, #24]
 8006d32:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	6812      	ldr	r2, [r2, #0]
 8006d4a:	0212      	lsls	r2, r2, #8
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	f023 0220 	bic.w	r2, r3, #32
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	011b      	lsls	r3, r3, #4
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	f023 0210 	bic.w	r2, r3, #16
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	011b      	lsls	r3, r3, #4
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a25      	ldr	r2, [pc, #148]	; (8006e08 <OC2Config+0xfc>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d013      	beq.n	8006da0 <OC2Config+0x94>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a24      	ldr	r2, [pc, #144]	; (8006e0c <OC2Config+0x100>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d00f      	beq.n	8006da0 <OC2Config+0x94>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a23      	ldr	r2, [pc, #140]	; (8006e10 <OC2Config+0x104>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d00b      	beq.n	8006da0 <OC2Config+0x94>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a22      	ldr	r2, [pc, #136]	; (8006e14 <OC2Config+0x108>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d007      	beq.n	8006da0 <OC2Config+0x94>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a21      	ldr	r2, [pc, #132]	; (8006e18 <OC2Config+0x10c>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d003      	beq.n	8006da0 <OC2Config+0x94>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a20      	ldr	r2, [pc, #128]	; (8006e1c <OC2Config+0x110>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d11f      	bne.n	8006de0 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	695b      	ldr	r3, [r3, #20]
 8006daa:	019b      	lsls	r3, r3, #6
 8006dac:	4313      	orrs	r3, r2
 8006dae:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	019b      	lsls	r3, r3, #6
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	69db      	ldr	r3, [r3, #28]
 8006dda:	00db      	lsls	r3, r3, #3
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	693a      	ldr	r2, [r7, #16]
 8006de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	4619      	mov	r1, r3
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7ff fdaa 	bl	800694c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3718      	adds	r7, #24
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	40012c00 	.word	0x40012c00
 8006e0c:	40013400 	.word	0x40013400
 8006e10:	40014000 	.word	0x40014000
 8006e14:	40014400 	.word	0x40014400
 8006e18:	40014800 	.word	0x40014800
 8006e1c:	40015000 	.word	0x40015000

08006e20 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b086      	sub	sp, #24
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6a1b      	ldr	r3, [r3, #32]
 8006e2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a1b      	ldr	r3, [r3, #32]
 8006e3a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	69db      	ldr	r3, [r3, #28]
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f023 0303 	bic.w	r3, r3, #3
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e5a:	683a      	ldr	r2, [r7, #0]
 8006e5c:	6812      	ldr	r2, [r2, #0]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	021b      	lsls	r3, r3, #8
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	021b      	lsls	r3, r3, #8
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a25      	ldr	r2, [pc, #148]	; (8006f1c <OC3Config+0xfc>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d013      	beq.n	8006eb2 <OC3Config+0x92>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a24      	ldr	r2, [pc, #144]	; (8006f20 <OC3Config+0x100>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d00f      	beq.n	8006eb2 <OC3Config+0x92>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a23      	ldr	r2, [pc, #140]	; (8006f24 <OC3Config+0x104>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d00b      	beq.n	8006eb2 <OC3Config+0x92>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a22      	ldr	r2, [pc, #136]	; (8006f28 <OC3Config+0x108>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d007      	beq.n	8006eb2 <OC3Config+0x92>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a21      	ldr	r2, [pc, #132]	; (8006f2c <OC3Config+0x10c>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d003      	beq.n	8006eb2 <OC3Config+0x92>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a20      	ldr	r2, [pc, #128]	; (8006f30 <OC3Config+0x110>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d11f      	bne.n	8006ef2 <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	695b      	ldr	r3, [r3, #20]
 8006ebc:	029b      	lsls	r3, r3, #10
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	029b      	lsls	r3, r3, #10
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	699b      	ldr	r3, [r3, #24]
 8006edc:	011b      	lsls	r3, r3, #4
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	69db      	ldr	r3, [r3, #28]
 8006eec:	015b      	lsls	r3, r3, #5
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	68db      	ldr	r3, [r3, #12]
 8006f02:	4619      	mov	r1, r3
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f7ff fd2f 	bl	8006968 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	697a      	ldr	r2, [r7, #20]
 8006f0e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3718      	adds	r7, #24
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	40012c00 	.word	0x40012c00
 8006f20:	40013400 	.word	0x40013400
 8006f24:	40014000 	.word	0x40014000
 8006f28:	40014400 	.word	0x40014400
 8006f2c:	40014800 	.word	0x40014800
 8006f30:	40015000 	.word	0x40015000

08006f34 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b086      	sub	sp, #24
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a1b      	ldr	r3, [r3, #32]
 8006f42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a1b      	ldr	r3, [r3, #32]
 8006f4e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	69db      	ldr	r3, [r3, #28]
 8006f5a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f6e:	683a      	ldr	r2, [r7, #0]
 8006f70:	6812      	ldr	r2, [r2, #0]
 8006f72:	0212      	lsls	r2, r2, #8
 8006f74:	4313      	orrs	r3, r2
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	031b      	lsls	r3, r3, #12
 8006f84:	4313      	orrs	r3, r2
 8006f86:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	031b      	lsls	r3, r3, #12
 8006f94:	4313      	orrs	r3, r2
 8006f96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	4a25      	ldr	r2, [pc, #148]	; (8007030 <OC4Config+0xfc>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d013      	beq.n	8006fc8 <OC4Config+0x94>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a24      	ldr	r2, [pc, #144]	; (8007034 <OC4Config+0x100>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d00f      	beq.n	8006fc8 <OC4Config+0x94>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a23      	ldr	r2, [pc, #140]	; (8007038 <OC4Config+0x104>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d00b      	beq.n	8006fc8 <OC4Config+0x94>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a22      	ldr	r2, [pc, #136]	; (800703c <OC4Config+0x108>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d007      	beq.n	8006fc8 <OC4Config+0x94>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a21      	ldr	r2, [pc, #132]	; (8007040 <OC4Config+0x10c>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d003      	beq.n	8006fc8 <OC4Config+0x94>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a20      	ldr	r2, [pc, #128]	; (8007044 <OC4Config+0x110>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d11f      	bne.n	8007008 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	039b      	lsls	r3, r3, #14
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	039b      	lsls	r3, r3, #14
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	019b      	lsls	r3, r3, #6
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	01db      	lsls	r3, r3, #7
 8007004:	4313      	orrs	r3, r2
 8007006:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	693a      	ldr	r2, [r7, #16]
 800700c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	68fa      	ldr	r2, [r7, #12]
 8007012:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	4619      	mov	r1, r3
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7ff fcb2 	bl	8006984 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3718      	adds	r7, #24
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	40012c00 	.word	0x40012c00
 8007034:	40013400 	.word	0x40013400
 8007038:	40014000 	.word	0x40014000
 800703c:	40014400 	.word	0x40014400
 8007040:	40014800 	.word	0x40014800
 8007044:	40015000 	.word	0x40015000

08007048 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a1b      	ldr	r3, [r3, #32]
 8007056:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007068:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007070:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007074:	683a      	ldr	r2, [r7, #0]
 8007076:	6812      	ldr	r2, [r2, #0]
 8007078:	4313      	orrs	r3, r2
 800707a:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	041b      	lsls	r3, r3, #16
 8007088:	4313      	orrs	r3, r2
 800708a:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	041b      	lsls	r3, r3, #16
 8007098:	4313      	orrs	r3, r2
 800709a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a19      	ldr	r2, [pc, #100]	; (8007104 <OC5Config+0xbc>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d013      	beq.n	80070cc <OC5Config+0x84>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a18      	ldr	r2, [pc, #96]	; (8007108 <OC5Config+0xc0>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d00f      	beq.n	80070cc <OC5Config+0x84>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	4a17      	ldr	r2, [pc, #92]	; (800710c <OC5Config+0xc4>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d00b      	beq.n	80070cc <OC5Config+0x84>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	4a16      	ldr	r2, [pc, #88]	; (8007110 <OC5Config+0xc8>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d007      	beq.n	80070cc <OC5Config+0x84>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4a15      	ldr	r2, [pc, #84]	; (8007114 <OC5Config+0xcc>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d003      	beq.n	80070cc <OC5Config+0x84>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4a14      	ldr	r2, [pc, #80]	; (8007118 <OC5Config+0xd0>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d109      	bne.n	80070e0 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	699b      	ldr	r3, [r3, #24]
 80070d8:	021b      	lsls	r3, r3, #8
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	68ba      	ldr	r2, [r7, #8]
 80070e4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	4619      	mov	r1, r3
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7ff fc57 	bl	80069a0 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3710      	adds	r7, #16
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	40012c00 	.word	0x40012c00
 8007108:	40013400 	.word	0x40013400
 800710c:	40014000 	.word	0x40014000
 8007110:	40014400 	.word	0x40014400
 8007114:	40014800 	.word	0x40014800
 8007118:	40015000 	.word	0x40015000

0800711c <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a1b      	ldr	r3, [r3, #32]
 800712a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a1b      	ldr	r3, [r3, #32]
 8007136:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800713c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007144:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	6812      	ldr	r2, [r2, #0]
 800714c:	0212      	lsls	r2, r2, #8
 800714e:	4313      	orrs	r3, r2
 8007150:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	691b      	ldr	r3, [r3, #16]
 800715c:	051b      	lsls	r3, r3, #20
 800715e:	4313      	orrs	r3, r2
 8007160:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	051b      	lsls	r3, r3, #20
 800716e:	4313      	orrs	r3, r2
 8007170:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a18      	ldr	r2, [pc, #96]	; (80071d8 <OC6Config+0xbc>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d013      	beq.n	80071a2 <OC6Config+0x86>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a17      	ldr	r2, [pc, #92]	; (80071dc <OC6Config+0xc0>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d00f      	beq.n	80071a2 <OC6Config+0x86>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a16      	ldr	r2, [pc, #88]	; (80071e0 <OC6Config+0xc4>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d00b      	beq.n	80071a2 <OC6Config+0x86>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a15      	ldr	r2, [pc, #84]	; (80071e4 <OC6Config+0xc8>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d007      	beq.n	80071a2 <OC6Config+0x86>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a14      	ldr	r2, [pc, #80]	; (80071e8 <OC6Config+0xcc>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d003      	beq.n	80071a2 <OC6Config+0x86>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a13      	ldr	r2, [pc, #76]	; (80071ec <OC6Config+0xd0>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d109      	bne.n	80071b6 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	029b      	lsls	r3, r3, #10
 80071b0:	431a      	orrs	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68ba      	ldr	r2, [r7, #8]
 80071ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	4619      	mov	r1, r3
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7ff fbfc 	bl	80069c0 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	40012c00 	.word	0x40012c00
 80071dc:	40013400 	.word	0x40013400
 80071e0:	40014000 	.word	0x40014000
 80071e4:	40014400 	.word	0x40014400
 80071e8:	40014800 	.word	0x40014800
 80071ec:	40015000 	.word	0x40015000

080071f0 <LL_USART_IsEnabled>:
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0301 	and.w	r3, r3, #1
 8007200:	2b01      	cmp	r3, #1
 8007202:	d101      	bne.n	8007208 <LL_USART_IsEnabled+0x18>
 8007204:	2301      	movs	r3, #1
 8007206:	e000      	b.n	800720a <LL_USART_IsEnabled+0x1a>
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <LL_USART_SetPrescaler>:
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
 800721e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007224:	f023 030f 	bic.w	r3, r3, #15
 8007228:	683a      	ldr	r2, [r7, #0]
 800722a:	b292      	uxth	r2, r2
 800722c:	431a      	orrs	r2, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007232:	bf00      	nop
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <LL_USART_SetStopBitsLength>:
{
 800723e:	b480      	push	{r7}
 8007240:	b083      	sub	sp, #12
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
 8007246:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	431a      	orrs	r2, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	605a      	str	r2, [r3, #4]
}
 8007258:	bf00      	nop
 800725a:	370c      	adds	r7, #12
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <LL_USART_SetHWFlowCtrl>:
{
 8007264:	b480      	push	{r7}
 8007266:	b083      	sub	sp, #12
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	431a      	orrs	r2, r3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	609a      	str	r2, [r3, #8]
}
 800727e:	bf00      	nop
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
	...

0800728c <LL_USART_SetBaudRate>:
{
 800728c:	b480      	push	{r7}
 800728e:	b087      	sub	sp, #28
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	607a      	str	r2, [r7, #4]
 8007298:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2b0b      	cmp	r3, #11
 800729e:	d83c      	bhi.n	800731a <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 80072a0:	6a3b      	ldr	r3, [r7, #32]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d039      	beq.n	800731a <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072ac:	d122      	bne.n	80072f4 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	461a      	mov	r2, r3
 80072b4:	4b1c      	ldr	r3, [pc, #112]	; (8007328 <LL_USART_SetBaudRate+0x9c>)
 80072b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80072c0:	005a      	lsls	r2, r3, #1
 80072c2:	6a3b      	ldr	r3, [r7, #32]
 80072c4:	085b      	lsrs	r3, r3, #1
 80072c6:	441a      	add	r2, r3
 80072c8:	6a3b      	ldr	r3, [r7, #32]
 80072ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80072d8:	4013      	ands	r3, r2
 80072da:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	085b      	lsrs	r3, r3, #1
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	f003 0307 	and.w	r3, r3, #7
 80072e6:	693a      	ldr	r2, [r7, #16]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	693a      	ldr	r2, [r7, #16]
 80072f0:	60da      	str	r2, [r3, #12]
}
 80072f2:	e012      	b.n	800731a <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	461a      	mov	r2, r3
 80072fa:	4b0b      	ldr	r3, [pc, #44]	; (8007328 <LL_USART_SetBaudRate+0x9c>)
 80072fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007300:	68ba      	ldr	r2, [r7, #8]
 8007302:	fbb2 f2f3 	udiv	r2, r2, r3
 8007306:	6a3b      	ldr	r3, [r7, #32]
 8007308:	085b      	lsrs	r3, r3, #1
 800730a:	441a      	add	r2, r3
 800730c:	6a3b      	ldr	r3, [r7, #32]
 800730e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007312:	b29b      	uxth	r3, r3
 8007314:	461a      	mov	r2, r3
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	60da      	str	r2, [r3, #12]
}
 800731a:	bf00      	nop
 800731c:	371c      	adds	r7, #28
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	0800a914 	.word	0x0800a914

0800732c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b086      	sub	sp, #24
 8007330:	af02      	add	r7, sp, #8
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800733a:	2300      	movs	r3, #0
 800733c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f7ff ff56 	bl	80071f0 <LL_USART_IsEnabled>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d165      	bne.n	8007416 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	4b34      	ldr	r3, [pc, #208]	; (8007420 <LL_USART_Init+0xf4>)
 8007350:	4013      	ands	r3, r2
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	6891      	ldr	r1, [r2, #8]
 8007356:	683a      	ldr	r2, [r7, #0]
 8007358:	6912      	ldr	r2, [r2, #16]
 800735a:	4311      	orrs	r1, r2
 800735c:	683a      	ldr	r2, [r7, #0]
 800735e:	6952      	ldr	r2, [r2, #20]
 8007360:	4311      	orrs	r1, r2
 8007362:	683a      	ldr	r2, [r7, #0]
 8007364:	69d2      	ldr	r2, [r2, #28]
 8007366:	430a      	orrs	r2, r1
 8007368:	431a      	orrs	r2, r3
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	4619      	mov	r1, r3
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f7ff ff62 	bl	800723e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	4619      	mov	r1, r3
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7ff ff6f 	bl	8007264 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a26      	ldr	r2, [pc, #152]	; (8007424 <LL_USART_Init+0xf8>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d104      	bne.n	8007398 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800738e:	2003      	movs	r0, #3
 8007390:	f7ff f8b6 	bl	8006500 <LL_RCC_GetUSARTClockFreq>
 8007394:	60b8      	str	r0, [r7, #8]
 8007396:	e023      	b.n	80073e0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a23      	ldr	r2, [pc, #140]	; (8007428 <LL_USART_Init+0xfc>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d104      	bne.n	80073aa <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80073a0:	200c      	movs	r0, #12
 80073a2:	f7ff f8ad 	bl	8006500 <LL_RCC_GetUSARTClockFreq>
 80073a6:	60b8      	str	r0, [r7, #8]
 80073a8:	e01a      	b.n	80073e0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a1f      	ldr	r2, [pc, #124]	; (800742c <LL_USART_Init+0x100>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d104      	bne.n	80073bc <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80073b2:	2030      	movs	r0, #48	; 0x30
 80073b4:	f7ff f8a4 	bl	8006500 <LL_RCC_GetUSARTClockFreq>
 80073b8:	60b8      	str	r0, [r7, #8]
 80073ba:	e011      	b.n	80073e0 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a1c      	ldr	r2, [pc, #112]	; (8007430 <LL_USART_Init+0x104>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d104      	bne.n	80073ce <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80073c4:	20c0      	movs	r0, #192	; 0xc0
 80073c6:	f7ff f961 	bl	800668c <LL_RCC_GetUARTClockFreq>
 80073ca:	60b8      	str	r0, [r7, #8]
 80073cc:	e008      	b.n	80073e0 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a18      	ldr	r2, [pc, #96]	; (8007434 <LL_USART_Init+0x108>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d104      	bne.n	80073e0 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80073d6:	f44f 7040 	mov.w	r0, #768	; 0x300
 80073da:	f7ff f957 	bl	800668c <LL_RCC_GetUARTClockFreq>
 80073de:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d011      	beq.n	800740a <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00d      	beq.n	800740a <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 80073ee:	2300      	movs	r3, #0
 80073f0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	69d9      	ldr	r1, [r3, #28]
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	9300      	str	r3, [sp, #0]
 8007400:	460b      	mov	r3, r1
 8007402:	68b9      	ldr	r1, [r7, #8]
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f7ff ff41 	bl	800728c <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4619      	mov	r1, r3
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f7ff ff00 	bl	8007216 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8007416:	7bfb      	ldrb	r3, [r7, #15]
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}
 8007420:	efff69f3 	.word	0xefff69f3
 8007424:	40013800 	.word	0x40013800
 8007428:	40004400 	.word	0x40004400
 800742c:	40004800 	.word	0x40004800
 8007430:	40004c00 	.word	0x40004c00
 8007434:	40005000 	.word	0x40005000

08007438 <LL_GPIO_IsOutputPinSet>:
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	695a      	ldr	r2, [r3, #20]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	4013      	ands	r3, r2
 800744a:	683a      	ldr	r2, [r7, #0]
 800744c:	429a      	cmp	r2, r3
 800744e:	d101      	bne.n	8007454 <LL_GPIO_IsOutputPinSet+0x1c>
 8007450:	2301      	movs	r3, #1
 8007452:	e000      	b.n	8007456 <LL_GPIO_IsOutputPinSet+0x1e>
 8007454:	2300      	movs	r3, #0
}
 8007456:	4618      	mov	r0, r3
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <LL_GPIO_SetOutputPin>:
{
 8007462:	b480      	push	{r7}
 8007464:	b083      	sub	sp, #12
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
 800746a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	683a      	ldr	r2, [r7, #0]
 8007470:	619a      	str	r2, [r3, #24]
}
 8007472:	bf00      	nop
 8007474:	370c      	adds	r7, #12
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr

0800747e <LL_GPIO_ResetOutputPin>:
{
 800747e:	b480      	push	{r7}
 8007480:	b083      	sub	sp, #12
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
 8007486:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800748e:	bf00      	nop
 8007490:	370c      	adds	r7, #12
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr

0800749a <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800749a:	b480      	push	{r7}
 800749c:	b085      	sub	sp, #20
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	695b      	ldr	r3, [r3, #20]
 80074a8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	4013      	ands	r3, r2
 80074b0:	041a      	lsls	r2, r3, #16
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	43d9      	mvns	r1, r3
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	400b      	ands	r3, r1
 80074ba:	431a      	orrs	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	619a      	str	r2, [r3, #24]
}
 80074c0:	bf00      	nop
 80074c2:	3714      	adds	r7, #20
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <LED_init>:


// Funkcija LED_init() poskrbi, da se pravilno inicializira LED_group_handle_t struktura.
// Poskrbi tudi, da se doloƒçi zaƒçetno stanje LEDic.
void LED_init(void)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	af00      	add	r7, sp, #0
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knji≈ænice.
		// Spodaj imate primer za inicializacijo LEDice LED0.


		// LEDice na portu F
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 80074d0:	4b1a      	ldr	r3, [pc, #104]	; (800753c <LED_init+0x70>)
 80074d2:	2204      	movs	r2, #4
 80074d4:	605a      	str	r2, [r3, #4]
		LED_group.LEDs[LED0].port = GPIOF;
 80074d6:	4b19      	ldr	r3, [pc, #100]	; (800753c <LED_init+0x70>)
 80074d8:	4a19      	ldr	r2, [pc, #100]	; (8007540 <LED_init+0x74>)
 80074da:	601a      	str	r2, [r3, #0]

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 80074dc:	4b17      	ldr	r3, [pc, #92]	; (800753c <LED_init+0x70>)
 80074de:	2208      	movs	r2, #8
 80074e0:	60da      	str	r2, [r3, #12]
		LED_group.LEDs[LED1].port = GPIOF;
 80074e2:	4b16      	ldr	r3, [pc, #88]	; (800753c <LED_init+0x70>)
 80074e4:	4a16      	ldr	r2, [pc, #88]	; (8007540 <LED_init+0x74>)
 80074e6:	609a      	str	r2, [r3, #8]

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 80074e8:	4b14      	ldr	r3, [pc, #80]	; (800753c <LED_init+0x70>)
 80074ea:	2210      	movs	r2, #16
 80074ec:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;
 80074ee:	4b13      	ldr	r3, [pc, #76]	; (800753c <LED_init+0x70>)
 80074f0:	4a13      	ldr	r2, [pc, #76]	; (8007540 <LED_init+0x74>)
 80074f2:	611a      	str	r2, [r3, #16]

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 80074f4:	4b11      	ldr	r3, [pc, #68]	; (800753c <LED_init+0x70>)
 80074f6:	2220      	movs	r2, #32
 80074f8:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;
 80074fa:	4b10      	ldr	r3, [pc, #64]	; (800753c <LED_init+0x70>)
 80074fc:	4a10      	ldr	r2, [pc, #64]	; (8007540 <LED_init+0x74>)
 80074fe:	619a      	str	r2, [r3, #24]
	//-----------------------------------------------------------
		// LEDice na portu C
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8007500:	4b0e      	ldr	r3, [pc, #56]	; (800753c <LED_init+0x70>)
 8007502:	2201      	movs	r2, #1
 8007504:	625a      	str	r2, [r3, #36]	; 0x24
		LED_group.LEDs[LED4].port = GPIOC;
 8007506:	4b0d      	ldr	r3, [pc, #52]	; (800753c <LED_init+0x70>)
 8007508:	4a0e      	ldr	r2, [pc, #56]	; (8007544 <LED_init+0x78>)
 800750a:	621a      	str	r2, [r3, #32]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 800750c:	4b0b      	ldr	r3, [pc, #44]	; (800753c <LED_init+0x70>)
 800750e:	2202      	movs	r2, #2
 8007510:	62da      	str	r2, [r3, #44]	; 0x2c
		LED_group.LEDs[LED5].port = GPIOC;
 8007512:	4b0a      	ldr	r3, [pc, #40]	; (800753c <LED_init+0x70>)
 8007514:	4a0b      	ldr	r2, [pc, #44]	; (8007544 <LED_init+0x78>)
 8007516:	629a      	str	r2, [r3, #40]	; 0x28

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
 8007518:	4b08      	ldr	r3, [pc, #32]	; (800753c <LED_init+0x70>)
 800751a:	2204      	movs	r2, #4
 800751c:	635a      	str	r2, [r3, #52]	; 0x34
		LED_group.LEDs[LED6].port = GPIOC;
 800751e:	4b07      	ldr	r3, [pc, #28]	; (800753c <LED_init+0x70>)
 8007520:	4a08      	ldr	r2, [pc, #32]	; (8007544 <LED_init+0x78>)
 8007522:	631a      	str	r2, [r3, #48]	; 0x30

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
 8007524:	4b05      	ldr	r3, [pc, #20]	; (800753c <LED_init+0x70>)
 8007526:	2208      	movs	r2, #8
 8007528:	63da      	str	r2, [r3, #60]	; 0x3c
		LED_group.LEDs[LED7].port = GPIOC;
 800752a:	4b04      	ldr	r3, [pc, #16]	; (800753c <LED_init+0x70>)
 800752c:	4a05      	ldr	r2, [pc, #20]	; (8007544 <LED_init+0x78>)
 800752e:	639a      	str	r2, [r3, #56]	; 0x38

	// 2. Nastavite zaƒçetno stanje LEDic (t.i. privzeto stanje (angl. default state)).

		// Na zaƒçetku po inicializaciji ≈æelimo imeti vse LEDice ugasnjene.
		// Uporabi se lahko kar LEDs_write() funkcijo.
		LEDs_write(0x00);
 8007530:	2000      	movs	r0, #0
 8007532:	f000 f8ad 	bl	8007690 <LEDs_write>

}
 8007536:	bf00      	nop
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	2000027c 	.word	0x2000027c
 8007540:	48001400 	.word	0x48001400
 8007544:	48000800 	.word	0x48000800

08007548 <LED_on>:

// Funkcija LED_on() pri≈æge tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama na≈°tevnega tipa LEDs_enum_t.
void LED_on(LEDs_enum_t LEDn)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b082      	sub	sp, #8
 800754c:	af00      	add	r7, sp, #0
 800754e:	4603      	mov	r3, r0
 8007550:	71fb      	strb	r3, [r7, #7]
	// Za pri≈æig LEDice uporabimo sledeƒço nizko-nivojsko LL funkcijo:
	//
	//		void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
	//
	LL_GPIO_SetOutputPin(LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8007552:	79fb      	ldrb	r3, [r7, #7]
 8007554:	4a07      	ldr	r2, [pc, #28]	; (8007574 <LED_on+0x2c>)
 8007556:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800755a:	79fb      	ldrb	r3, [r7, #7]
 800755c:	4905      	ldr	r1, [pc, #20]	; (8007574 <LED_on+0x2c>)
 800755e:	00db      	lsls	r3, r3, #3
 8007560:	440b      	add	r3, r1
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	4619      	mov	r1, r3
 8007566:	4610      	mov	r0, r2
 8007568:	f7ff ff7b 	bl	8007462 <LL_GPIO_SetOutputPin>
	// zamenjate z npr. LED3 iz seznama na≈°tevnega tipa; in tako boste s klicem zgornje
	// funkcijo postavili na visoko stanje prav tisti digitalni izhod, ki pripada
	// portu in pinu LEDice LED3.


}
 800756c:	bf00      	nop
 800756e:	3708      	adds	r7, #8
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}
 8007574:	2000027c 	.word	0x2000027c

08007578 <LED_off>:

// Funkcija LED_on() ugasne tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama na≈°tevnega tipa LEDs_enum_t.
void LED_off(LEDs_enum_t LEDn)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	4603      	mov	r3, r0
 8007580:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin( LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8007582:	79fb      	ldrb	r3, [r7, #7]
 8007584:	4a07      	ldr	r2, [pc, #28]	; (80075a4 <LED_off+0x2c>)
 8007586:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800758a:	79fb      	ldrb	r3, [r7, #7]
 800758c:	4905      	ldr	r1, [pc, #20]	; (80075a4 <LED_off+0x2c>)
 800758e:	00db      	lsls	r3, r3, #3
 8007590:	440b      	add	r3, r1
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	4619      	mov	r1, r3
 8007596:	4610      	mov	r0, r2
 8007598:	f7ff ff71 	bl	800747e <LL_GPIO_ResetOutputPin>
}
 800759c:	bf00      	nop
 800759e:	3708      	adds	r7, #8
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	2000027c 	.word	0x2000027c

080075a8 <LED_toggle>:

// Funkcija LED_toggle() invertira stanje tiste LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama na≈°tevnega tipa LEDs_enum_t.
void LED_toggle( LEDs_enum_t LEDn )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	4603      	mov	r3, r0
 80075b0:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_TogglePin( LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 80075b2:	79fb      	ldrb	r3, [r7, #7]
 80075b4:	4a07      	ldr	r2, [pc, #28]	; (80075d4 <LED_toggle+0x2c>)
 80075b6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80075ba:	79fb      	ldrb	r3, [r7, #7]
 80075bc:	4905      	ldr	r1, [pc, #20]	; (80075d4 <LED_toggle+0x2c>)
 80075be:	00db      	lsls	r3, r3, #3
 80075c0:	440b      	add	r3, r1
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	4619      	mov	r1, r3
 80075c6:	4610      	mov	r0, r2
 80075c8:	f7ff ff67 	bl	800749a <LL_GPIO_TogglePin>
}
 80075cc:	bf00      	nop
 80075ce:	3708      	adds	r7, #8
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	2000027c 	.word	0x2000027c

080075d8 <LEDs_on>:
// S funkcijo "LEDs_on()" pri≈ægemo le tiste LEDice v LED skupini, ki jih doloƒça vhodni argument
// bitna maska "LED_bitmask": ƒçe je postavljen i-ti bit maske "LED_bitmask", potem pri≈ægemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upo≈°teva enak vrstni red LEDic,
// kot je bil definiran v na≈°tevnem tipu LEDs_enum_t.
void LEDs_on(uint8_t LED_bitmask)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	4603      	mov	r3, r0
 80075e0:	71fb      	strb	r3, [r7, #7]

	// Pomo≈æna bitna maska, s katero bomo "brali" vrednosti posameznih bitov
	// vhodnega argumenta "LED_bitmask" od LSB bita proti MSB bitu.
	uint8_t bitmask = 0x01;
 80075e2:	2301      	movs	r3, #1
 80075e4:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80075e6:	2300      	movs	r3, #0
 80075e8:	73bb      	strb	r3, [r7, #14]
 80075ea:	e018      	b.n	800761e <LEDs_on+0x46>
	{
		// S pomoƒçjo pomo≈æne maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
		if ( LED_bitmask & bitmask )
 80075ec:	79fa      	ldrb	r2, [r7, #7]
 80075ee:	7bfb      	ldrb	r3, [r7, #15]
 80075f0:	4013      	ands	r3, r2
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00c      	beq.n	8007612 <LEDs_on+0x3a>
		{
			// In ƒçe je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, pri≈ægemo i-to LEDico.
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80075f8:	7bbb      	ldrb	r3, [r7, #14]
 80075fa:	4a0d      	ldr	r2, [pc, #52]	; (8007630 <LEDs_on+0x58>)
 80075fc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007600:	7bbb      	ldrb	r3, [r7, #14]
 8007602:	490b      	ldr	r1, [pc, #44]	; (8007630 <LEDs_on+0x58>)
 8007604:	00db      	lsls	r3, r3, #3
 8007606:	440b      	add	r3, r1
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	4619      	mov	r1, r3
 800760c:	4610      	mov	r0, r2
 800760e:	f7ff ff28 	bl	8007462 <LL_GPIO_SetOutputPin>
		}

		// In nato si pripravimo novo pomo≈æno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 8007612:	7bfb      	ldrb	r3, [r7, #15]
 8007614:	005b      	lsls	r3, r3, #1
 8007616:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007618:	7bbb      	ldrb	r3, [r7, #14]
 800761a:	3301      	adds	r3, #1
 800761c:	73bb      	strb	r3, [r7, #14]
 800761e:	7bbb      	ldrb	r3, [r7, #14]
 8007620:	2b07      	cmp	r3, #7
 8007622:	d9e3      	bls.n	80075ec <LEDs_on+0x14>
	}
}
 8007624:	bf00      	nop
 8007626:	bf00      	nop
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	2000027c 	.word	0x2000027c

08007634 <LEDs_off>:
// S funkcijo "LEDs_off()" uga≈°amo le tiste LEDice v LED skupini, ki jih doloƒça vhodni argument
// bitna maska "LED_bitmask": ƒçe je postavljen i-ti bit maske "LED_bitmask", potem ugasnemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upo≈°teva enak vrstni red LEDic,
// kot je bil definiran v na≈°tevnem tipu LEDs_enum_t.
void LEDs_off(uint8_t LED_bitmask)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	4603      	mov	r3, r0
 800763c:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 800763e:	2301      	movs	r3, #1
 8007640:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007642:	2300      	movs	r3, #0
 8007644:	73bb      	strb	r3, [r7, #14]
 8007646:	e018      	b.n	800767a <LEDs_off+0x46>
		{
			// S pomoƒçjo pomo≈æne maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
			if ( LED_bitmask & bitmask )
 8007648:	79fa      	ldrb	r2, [r7, #7]
 800764a:	7bfb      	ldrb	r3, [r7, #15]
 800764c:	4013      	ands	r3, r2
 800764e:	b2db      	uxtb	r3, r3
 8007650:	2b00      	cmp	r3, #0
 8007652:	d00c      	beq.n	800766e <LEDs_off+0x3a>
			{
				// In ƒçe je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, pri≈ægemo i-to LEDico.
				LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007654:	7bbb      	ldrb	r3, [r7, #14]
 8007656:	4a0d      	ldr	r2, [pc, #52]	; (800768c <LEDs_off+0x58>)
 8007658:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800765c:	7bbb      	ldrb	r3, [r7, #14]
 800765e:	490b      	ldr	r1, [pc, #44]	; (800768c <LEDs_off+0x58>)
 8007660:	00db      	lsls	r3, r3, #3
 8007662:	440b      	add	r3, r1
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	4619      	mov	r1, r3
 8007668:	4610      	mov	r0, r2
 800766a:	f7ff ff08 	bl	800747e <LL_GPIO_ResetOutputPin>
			}

			// In nato si pripravimo novo pomo≈æno bitno masko za branje naslednjega bita v vhodnem argumentu.
			bitmask <<= 1;
 800766e:	7bfb      	ldrb	r3, [r7, #15]
 8007670:	005b      	lsls	r3, r3, #1
 8007672:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007674:	7bbb      	ldrb	r3, [r7, #14]
 8007676:	3301      	adds	r3, #1
 8007678:	73bb      	strb	r3, [r7, #14]
 800767a:	7bbb      	ldrb	r3, [r7, #14]
 800767c:	2b07      	cmp	r3, #7
 800767e:	d9e3      	bls.n	8007648 <LEDs_off+0x14>




	// DOPOLNI. Re≈°i se na enak naƒçin kot LEDs_on().
}
 8007680:	bf00      	nop
 8007682:	bf00      	nop
 8007684:	3710      	adds	r7, #16
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	2000027c 	.word	0x2000027c

08007690 <LEDs_write>:
// V primeru funkcije LEDs_write() pa vrednost vhodnega argumenta "value"
// neposredno doloƒça, katere LEDice v LED skupini bodo pri≈ægane ter katere
// ugasnjene po ideji: ƒçe postavljen i-ti bit vrednosti "value", potem naj
// bo pri≈ægana i-ta LEDica; sicer naj bo ugasnjena.
void LEDs_write(uint8_t value)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	4603      	mov	r3, r0
 8007698:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 800769a:	2301      	movs	r3, #1
 800769c:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800769e:	2300      	movs	r3, #0
 80076a0:	73bb      	strb	r3, [r7, #14]
 80076a2:	e014      	b.n	80076ce <LEDs_write+0x3e>
	{
		// Preveri vrednost i-tega bita vhodnega argumenta "value".
		if (value & bitmask)
 80076a4:	79fa      	ldrb	r2, [r7, #7]
 80076a6:	7bfb      	ldrb	r3, [r7, #15]
 80076a8:	4013      	ands	r3, r2
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d004      	beq.n	80076ba <LEDs_write+0x2a>
		{
			// ƒåe je i-ti bit enak 1, potem naj se pri≈æge i-ta LEDica, pri ƒçemer se pa
			// upo≈°teva vrstni red LEDic, kot je bil definiran v na≈°tevnem tipu LEDs_enum_t;

			LED_on(i);
 80076b0:	7bbb      	ldrb	r3, [r7, #14]
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7ff ff48 	bl	8007548 <LED_on>
 80076b8:	e003      	b.n	80076c2 <LEDs_write+0x32>
		}
		else
		{
			// sicer pa naj se i-ta LEDica ugasne.

			LED_off(i);
 80076ba:	7bbb      	ldrb	r3, [r7, #14]
 80076bc:	4618      	mov	r0, r3
 80076be:	f7ff ff5b 	bl	8007578 <LED_off>

		}


		// In nato si pripravimo novo pomo≈æno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 80076c2:	7bfb      	ldrb	r3, [r7, #15]
 80076c4:	005b      	lsls	r3, r3, #1
 80076c6:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80076c8:	7bbb      	ldrb	r3, [r7, #14]
 80076ca:	3301      	adds	r3, #1
 80076cc:	73bb      	strb	r3, [r7, #14]
 80076ce:	7bbb      	ldrb	r3, [r7, #14]
 80076d0:	2b07      	cmp	r3, #7
 80076d2:	d9e7      	bls.n	80076a4 <LEDs_write+0x14>
	}
}
 80076d4:	bf00      	nop
 80076d6:	bf00      	nop
 80076d8:	3710      	adds	r7, #16
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
	...

080076e0 <LEDs_read>:


// Funkcija LEDs_read() vrne 8-bitno vrednost, kjer i-ti bit odra≈æa stanje
// i-te LEDice v LED skupini.
uint8_t LEDs_read(void)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
	uint8_t value = 0;
 80076e6:	2300      	movs	r3, #0
 80076e8:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 80076ea:	2301      	movs	r3, #1
 80076ec:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80076ee:	2300      	movs	r3, #0
 80076f0:	717b      	strb	r3, [r7, #5]
 80076f2:	e019      	b.n	8007728 <LEDs_read+0x48>
	{
		if ( LL_GPIO_IsOutputPinSet( LED_group.LEDs[i].port, LED_group.LEDs[i].pin ) )
 80076f4:	797b      	ldrb	r3, [r7, #5]
 80076f6:	4a10      	ldr	r2, [pc, #64]	; (8007738 <LEDs_read+0x58>)
 80076f8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80076fc:	797b      	ldrb	r3, [r7, #5]
 80076fe:	490e      	ldr	r1, [pc, #56]	; (8007738 <LEDs_read+0x58>)
 8007700:	00db      	lsls	r3, r3, #3
 8007702:	440b      	add	r3, r1
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	4619      	mov	r1, r3
 8007708:	4610      	mov	r0, r2
 800770a:	f7ff fe95 	bl	8007438 <LL_GPIO_IsOutputPinSet>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <LEDs_read+0x3c>
			value |= bitmask;
 8007714:	79fa      	ldrb	r2, [r7, #7]
 8007716:	79bb      	ldrb	r3, [r7, #6]
 8007718:	4313      	orrs	r3, r2
 800771a:	71fb      	strb	r3, [r7, #7]

		bitmask <<= 1;
 800771c:	79bb      	ldrb	r3, [r7, #6]
 800771e:	005b      	lsls	r3, r3, #1
 8007720:	71bb      	strb	r3, [r7, #6]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007722:	797b      	ldrb	r3, [r7, #5]
 8007724:	3301      	adds	r3, #1
 8007726:	717b      	strb	r3, [r7, #5]
 8007728:	797b      	ldrb	r3, [r7, #5]
 800772a:	2b07      	cmp	r3, #7
 800772c:	d9e2      	bls.n	80076f4 <LEDs_read+0x14>
	}

	return value;
 800772e:	79fb      	ldrb	r3, [r7, #7]
}
 8007730:	4618      	mov	r0, r3
 8007732:	3708      	adds	r7, #8
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}
 8007738:	2000027c 	.word	0x2000027c

0800773c <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	69db      	ldr	r3, [r3, #28]
 8007748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800774c:	2b80      	cmp	r3, #128	; 0x80
 800774e:	d101      	bne.n	8007754 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8007750:	2301      	movs	r3, #1
 8007752:	e000      	b.n	8007756 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8007754:	2300      	movs	r3, #0
}
 8007756:	4618      	mov	r0, r3
 8007758:	370c      	adds	r7, #12
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr

08007762 <LL_USART_EnableIT_RXNE_RXFNE>:
{
 8007762:	b480      	push	{r7}
 8007764:	b089      	sub	sp, #36	; 0x24
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	e853 3f00 	ldrex	r3, [r3]
 8007774:	60bb      	str	r3, [r7, #8]
   return(result);
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	f043 0320 	orr.w	r3, r3, #32
 800777c:	61fb      	str	r3, [r7, #28]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	69fa      	ldr	r2, [r7, #28]
 8007782:	61ba      	str	r2, [r7, #24]
 8007784:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007786:	6979      	ldr	r1, [r7, #20]
 8007788:	69ba      	ldr	r2, [r7, #24]
 800778a:	e841 2300 	strex	r3, r2, [r1]
 800778e:	613b      	str	r3, [r7, #16]
   return(result);
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1e9      	bne.n	800776a <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8007796:	bf00      	nop
 8007798:	bf00      	nop
 800779a:	3724      	adds	r7, #36	; 0x24
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <LL_USART_DisableIT_TXE_TXFNF>:
{
 80077a4:	b480      	push	{r7}
 80077a6:	b089      	sub	sp, #36	; 0x24
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	e853 3f00 	ldrex	r3, [r3]
 80077b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077be:	61fb      	str	r3, [r7, #28]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	69fa      	ldr	r2, [r7, #28]
 80077c4:	61ba      	str	r2, [r7, #24]
 80077c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c8:	6979      	ldr	r1, [r7, #20]
 80077ca:	69ba      	ldr	r2, [r7, #24]
 80077cc:	e841 2300 	strex	r3, r2, [r1]
 80077d0:	613b      	str	r3, [r7, #16]
   return(result);
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d1e9      	bne.n	80077ac <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 80077d8:	bf00      	nop
 80077da:	bf00      	nop
 80077dc:	3724      	adds	r7, #36	; 0x24
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr

080077e6 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b083      	sub	sp, #12
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f2:	b2db      	uxtb	r3, r3
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	460b      	mov	r3, r1
 800780a:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 800780c:	78fa      	ldrb	r2, [r7, #3]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007812:	bf00      	nop
 8007814:	370c      	adds	r7, #12
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
	...

08007820 <SCI_init>:


// Funkcija SCI_init() poskrbi za inicializacijo SCI "handle" strukture SCI
// in modificira dol≈æino medpomnilnika printf() funkcije.
void SCI_init(void)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	af00      	add	r7, sp, #0

		// USART vmesnik specificiramo s pred-definiranim makrojem iz LL knji≈ænice, podobno kot
		// smo to storili za specifikacijo GPIO porta v prej≈°njih vajah.

			// DOPOLNI done
	SCI.USARTx = USART3;
 8007824:	4b0e      	ldr	r3, [pc, #56]	; (8007860 <SCI_init+0x40>)
 8007826:	4a0f      	ldr	r2, [pc, #60]	; (8007864 <SCI_init+0x44>)
 8007828:	601a      	str	r2, [r3, #0]
		// standardni izhod "stdout" s pomoƒçjo printf() funkcije,
		// bomo nastavili na 0. Na ta naƒçin dose≈æemo najbolj≈°o odzivnost
		// printf() funkcije, saj se tako ne ƒçaka, da se medpomnilnik napolne,
		// preden se po≈°lje sporoƒçilo. Sporoƒçila bodo tako poslana takoj, ko se
		// prejme vsaj en znak.
		setvbuf(stdout, NULL, _IONBF, 0);
 800782a:	4b0f      	ldr	r3, [pc, #60]	; (8007868 <SCI_init+0x48>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	6898      	ldr	r0, [r3, #8]
 8007830:	2300      	movs	r3, #0
 8007832:	2202      	movs	r2, #2
 8007834:	2100      	movs	r1, #0
 8007836:	f001 ffe7 	bl	8009808 <setvbuf>

		// ----- Dodati je potrebno ≈°e dva koraka v inizializaciji:


			// 3. Inicializacija SCI medpomnilnikov  (RX and TX)
				BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	// RX SCI medpomnilnik
 800783a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800783e:	490b      	ldr	r1, [pc, #44]	; (800786c <SCI_init+0x4c>)
 8007840:	480b      	ldr	r0, [pc, #44]	; (8007870 <SCI_init+0x50>)
 8007842:	f000 f98a 	bl	8007b5a <BUF_init>
				BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	// TX SCI medpomnilnik
 8007846:	f44f 7200 	mov.w	r2, #512	; 0x200
 800784a:	490a      	ldr	r1, [pc, #40]	; (8007874 <SCI_init+0x54>)
 800784c:	480a      	ldr	r0, [pc, #40]	; (8007878 <SCI_init+0x58>)
 800784e:	f000 f984 	bl	8007b5a <BUF_init>
				// prekinitve ob sprejemu novega podatka presko USART enote, s katero
				// implementiramo SCI vmesnik. Uporabimo seveda primerno LL funkcijo,
				// ki omogoƒçi prekinitve ob postavitvi RXNE zastavice.

					// DOPOLNI
				LL_USART_EnableIT_RXNE_RXFNE(SCI.USARTx);
 8007852:	4b03      	ldr	r3, [pc, #12]	; (8007860 <SCI_init+0x40>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4618      	mov	r0, r3
 8007858:	f7ff ff83 	bl	8007762 <LL_USART_EnableIT_RXNE_RXFNE>
				// ko ≈æe imamo pripravljen sprejemni RX medpomnilnik, kamor se bodo ob
				// prekinitvah shranjevali novoprejeti podatki.



}
 800785c:	bf00      	nop
 800785e:	bd80      	pop	{r7, pc}
 8007860:	200006ec 	.word	0x200006ec
 8007864:	40004800 	.word	0x40004800
 8007868:	2000001c 	.word	0x2000001c
 800786c:	200002bc 	.word	0x200002bc
 8007870:	200004bc 	.word	0x200004bc
 8007874:	200004d4 	.word	0x200004d4
 8007878:	200006d4 	.word	0x200006d4

0800787c <SCI_send_byte>:

// Funkcija SCI_send_byte() po≈°lje en sam BAJT preko SCI vmesnika (uporabno, kadar po≈°iljamo binarne podatke).
// Ker SCI vmesnik implementiramo z USART vmesnikom, je potrebno pravzaprav bajt podatkov poslati z oddajnikom USART enote.
// Pri tem si pomagamo z LL funkcijo.
void SCI_send_byte(uint8_t data)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	4603      	mov	r3, r0
 8007884:	71fb      	strb	r3, [r7, #7]
	// S ƒçakanjem v zanki zagotovimo, da lahko USART oddajnik sprejme nov bajt v oddajni register.
	// Za ugotavljanje, ali je ≈æe mogoƒçe pisati v oddajni register USART vmesnika, uporabimo ustrezno
	// nizko-nivojsko LL funkcijo za delo z USART-om.

		//	DOPOLNI done
	while(! LL_USART_IsActiveFlag_TXE_TXFNF(SCI.USARTx) );
 8007886:	bf00      	nop
 8007888:	4b09      	ldr	r3, [pc, #36]	; (80078b0 <SCI_send_byte+0x34>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4618      	mov	r0, r3
 800788e:	f7ff ff55 	bl	800773c <LL_USART_IsActiveFlag_TXE_TXFNF>
 8007892:	4603      	mov	r3, r0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d0f7      	beq.n	8007888 <SCI_send_byte+0xc>

	// In nato z uporabo USART vmesnika po≈°ljemo en bajt podatkov "data". Za po≈°iljane podatka preko USART vmesnika
	// prav tako uporabimo ustrezno nizko-nivojsko LL funkcijo.

		//	DOPOLNI done
	LL_USART_TransmitData8 (SCI.USARTx, data);
 8007898:	4b05      	ldr	r3, [pc, #20]	; (80078b0 <SCI_send_byte+0x34>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	79fa      	ldrb	r2, [r7, #7]
 800789e:	4611      	mov	r1, r2
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7ff ffad 	bl	8007800 <LL_USART_TransmitData8>
}
 80078a6:	bf00      	nop
 80078a8:	3708      	adds	r7, #8
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	bf00      	nop
 80078b0:	200006ec 	.word	0x200006ec

080078b4 <SCI_send_bytes>:

// Funkcija SCI_send_bytes() po≈°lje zaporedje bajtov preko SCI vmesnika.
// Lokacija podatkov zapo≈°iljanje je podana z vhodnim argumentom "*data",
// dol≈æina podatkov za po≈°iljanje pa je podano z vhodnim argumentom "size".
void SCI_send_bytes(uint8_t *data, uint32_t size)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	6039      	str	r1, [r7, #0]
	for( int i = 0; i < size; i++ )
 80078be:	2300      	movs	r3, #0
 80078c0:	60fb      	str	r3, [r7, #12]
 80078c2:	e009      	b.n	80078d8 <SCI_send_bytes+0x24>
	{
		SCI_send_byte(data[i]);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	4413      	add	r3, r2
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	4618      	mov	r0, r3
 80078ce:	f7ff ffd5 	bl	800787c <SCI_send_byte>
	for( int i = 0; i < size; i++ )
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	3301      	adds	r3, #1
 80078d6:	60fb      	str	r3, [r7, #12]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	683a      	ldr	r2, [r7, #0]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d8f1      	bhi.n	80078c4 <SCI_send_bytes+0x10>
	}
}
 80078e0:	bf00      	nop
 80078e2:	bf00      	nop
 80078e4:	3710      	adds	r7, #16
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}

080078ea <_write>:
// redefiniramo _write() funkcijo pravzaprav priredimo uporabo printf() funkcije
// tako, da po≈°ilja sporoƒçila na toƒçno tak naƒçin, kakor to sami ≈æelimo.
// In mi ≈æelimo uporabljati funkcijo printf() tako, da bomo s pomoƒçjo nje
// po≈°iljali formatirana sporoƒçila preko SCI vmesnika.
int _write(int file, char *ptr, int len)
{
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b084      	sub	sp, #16
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	60f8      	str	r0, [r7, #12]
 80078f2:	60b9      	str	r1, [r7, #8]
 80078f4:	607a      	str	r2, [r7, #4]
	// Sedaj pa uporabimo na≈°o SCI sistemsko funkcijo SCI_send_bytes()
	// da z njo po≈°ljemo te podatke, na katere ka≈æe "ptr".
	// Ker na≈°a funkcija SCI_send_bytes() uporablja drugaƒçen tip
	// vhodnih argumentov, je potrebno poskrbeti za eksplicitno
	// pretvorbo med tipi (angl. type-casting).
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4619      	mov	r1, r3
 80078fa:	68b8      	ldr	r0, [r7, #8]
 80078fc:	f7ff ffda 	bl	80078b4 <SCI_send_bytes>


	// Funkcija _write() mora vrniti ≈°tevilo uspe≈°no poslanih
	// znakov. Tu poenostavimo in privzamemo, da je bilo uspe≈°no
	// poslanih vseh "len" znakov.
	return len;
 8007900:	687b      	ldr	r3, [r7, #4]
}
 8007902:	4618      	mov	r0, r3
 8007904:	3710      	adds	r7, #16
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
	...

0800790c <SCI_receive_char_Callback>:
// ------- "callback" funkcije, ki implementirajo prekinitvene rutine ---------

// Funkcija SCI_receive_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo sprejet nov znak preko USARTa, s katerim implementiramo sistemski SCI vmesnik.
void SCI_receive_char_Callback(void)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	af00      	add	r7, sp, #0
	// Nato pa ta podatek shranimo v sprejemni RX medpomnilnik SCI vmesnika za nadaljno obdelavo kasneje.
	BUF_store_byte( &SCI_TX_buf_handle, received_data );
	*/

	//v eni vrstici
	BUF_store_byte( &SCI_RX_buf_handle, LL_USART_ReceiveData8(SCI.USARTx) );
 8007910:	4b05      	ldr	r3, [pc, #20]	; (8007928 <SCI_receive_char_Callback+0x1c>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4618      	mov	r0, r3
 8007916:	f7ff ff66 	bl	80077e6 <LL_USART_ReceiveData8>
 800791a:	4603      	mov	r3, r0
 800791c:	4619      	mov	r1, r3
 800791e:	4803      	ldr	r0, [pc, #12]	; (800792c <SCI_receive_char_Callback+0x20>)
 8007920:	f000 f946 	bl	8007bb0 <BUF_store_byte>
}
 8007924:	bf00      	nop
 8007926:	bd80      	pop	{r7, pc}
 8007928:	200006ec 	.word	0x200006ec
 800792c:	200004bc 	.word	0x200004bc

08007930 <SCI_transmit_char_Callback>:


// Funkcija SCI_transmit_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo oddajni register USART vmesnika prost (tj. bo lahko sprejel nov podatek).
void SCI_transmit_char_Callback(void)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
	buf_rtrn_codes_t	return_code;			// sem shranimo rezultat poskusa branja iz medpomnilnika


	// Najprej poskusimo prebrati naslednji podatek, ki ga ≈æelimo poslati.
	// Zapomnimo si "vrnjeno kodo" (angl. return code), ki jo vrne BUF_ funkcija.
	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 8007936:	1dbb      	adds	r3, r7, #6
 8007938:	4619      	mov	r1, r3
 800793a:	480f      	ldr	r0, [pc, #60]	; (8007978 <SCI_transmit_char_Callback+0x48>)
 800793c:	f000 f977 	bl	8007c2e <BUF_get_byte>
 8007940:	4603      	mov	r3, r0
 8007942:	71fb      	strb	r3, [r7, #7]

	// S pomoƒçjo "vrnjene kode" ugotovimo, ƒçe sedaj imamo na voljo naslednji podatek za po≈°iljanje.
	if ( return_code == BUFFER_OK )
 8007944:	79fb      	ldrb	r3, [r7, #7]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d106      	bne.n	8007958 <SCI_transmit_char_Callback+0x28>
	{
		// In ƒçe je na voljo naslednji podatek, ga kar vpi≈°emo v oddajni podatkovni register
		// USART vmesnika s pomoƒçjo LL funkcije.

			// DOPOLNI done
		LL_USART_TransmitData8 (SCI.USARTx, data_to_transmit);
 800794a:	4b0c      	ldr	r3, [pc, #48]	; (800797c <SCI_transmit_char_Callback+0x4c>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	79ba      	ldrb	r2, [r7, #6]
 8007950:	4611      	mov	r1, r2
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff ff54 	bl	8007800 <LL_USART_TransmitData8>


	// Po vsakem podatku, ki ga po≈°ljemo, je potrebno preveriti, ƒçe smo morda
	// poslali zadnji podatek. To je pomembno, saj moramo v tem primeru ustaviti
	// "avtomatsko" po≈°iljanje podatkov s pomoƒçjo prekinitev.
	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 8007958:	4807      	ldr	r0, [pc, #28]	; (8007978 <SCI_transmit_char_Callback+0x48>)
 800795a:	f000 f99a 	bl	8007c92 <BUF_get_data_size>
 800795e:	4603      	mov	r3, r0
 8007960:	2b00      	cmp	r3, #0
 8007962:	d104      	bne.n	800796e <SCI_transmit_char_Callback+0x3e>
		// saj nimamo veƒç kaj po≈°iljati. Tako onemogoƒçimo avtomatsko
		// po≈°iljanje iz oddajnega TX medpomnilnika SCI vmesnika s pomoƒçjo prekinitev.
		// Uporabimo ustrezno LL funkcijo za onemogoƒçitev prekinitve.

			//	DOPOLNI done
		LL_USART_DisableIT_TXE_TXFNF (SCI.USARTx);
 8007964:	4b05      	ldr	r3, [pc, #20]	; (800797c <SCI_transmit_char_Callback+0x4c>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4618      	mov	r0, r3
 800796a:	f7ff ff1b 	bl	80077a4 <LL_USART_DisableIT_TXE_TXFNF>
	}

}
 800796e:	bf00      	nop
 8007970:	3708      	adds	r7, #8
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	200006d4 	.word	0x200006d4
 800797c:	200006ec 	.word	0x200006ec

08007980 <XPT2046_TouchSelect>:

#endif


static void XPT2046_TouchSelect()
{
 8007980:	b480      	push	{r7}
 8007982:	af00      	add	r7, sp, #0
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 8007984:	4b03      	ldr	r3, [pc, #12]	; (8007994 <XPT2046_TouchSelect+0x14>)
 8007986:	2202      	movs	r2, #2
 8007988:	629a      	str	r2, [r3, #40]	; 0x28
}
 800798a:	bf00      	nop
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr
 8007994:	48001000 	.word	0x48001000

08007998 <XPT2046_TouchUnselect>:


static void XPT2046_TouchUnselect()
{
 8007998:	b480      	push	{r7}
 800799a:	af00      	add	r7, sp, #0
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 800799c:	4b03      	ldr	r3, [pc, #12]	; (80079ac <XPT2046_TouchUnselect+0x14>)
 800799e:	2202      	movs	r2, #2
 80079a0:	619a      	str	r2, [r3, #24]
}
 80079a2:	bf00      	nop
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr
 80079ac:	48001000 	.word	0x48001000

080079b0 <XPT2046_touch_pressed>:


bool XPT2046_touch_pressed()
{
 80079b0:	b480      	push	{r7}
 80079b2:	af00      	add	r7, sp, #0
    return READ_BIT(XPT2046_IRQ_GPIO_Port->IDR, XPT2046_IRQ_Pin) == 0;
 80079b4:	4b06      	ldr	r3, [pc, #24]	; (80079d0 <XPT2046_touch_pressed+0x20>)
 80079b6:	691b      	ldr	r3, [r3, #16]
 80079b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079bc:	2b00      	cmp	r3, #0
 80079be:	bf0c      	ite	eq
 80079c0:	2301      	moveq	r3, #1
 80079c2:	2300      	movne	r3, #0
 80079c4:	b2db      	uxtb	r3, r3
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr
 80079d0:	48000c00 	.word	0x48000c00

080079d4 <XPT2046_touch_get_coordinates>:




void XPT2046_touch_get_coordinates(uint16_t* x, uint16_t* y)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b08c      	sub	sp, #48	; 0x30
 80079d8:	af02      	add	r7, sp, #8
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]

	static const uint8_t cmd_read_x[] = { READ_X };
    static const uint8_t cmd_read_y[] = { READ_Y };
    static const uint8_t zeroes_tx[] = { 0x00, 0x00 };

    XPT2046_TouchSelect();
 80079de:	f7ff ffcf 	bl	8007980 <XPT2046_TouchSelect>

    uint32_t avg_x = 0;
 80079e2:	2300      	movs	r3, #0
 80079e4:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t avg_y = 0;
 80079e6:	2300      	movs	r3, #0
 80079e8:	623b      	str	r3, [r7, #32]


    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 80079ea:	2300      	movs	r3, #0
 80079ec:	77fb      	strb	r3, [r7, #31]
 80079ee:	e034      	b.n	8007a5a <XPT2046_touch_get_coordinates+0x86>
    {


        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 80079f0:	f04f 33ff 	mov.w	r3, #4294967295
 80079f4:	2201      	movs	r2, #1
 80079f6:	4947      	ldr	r1, [pc, #284]	; (8007b14 <XPT2046_touch_get_coordinates+0x140>)
 80079f8:	4847      	ldr	r0, [pc, #284]	; (8007b18 <XPT2046_touch_get_coordinates+0x144>)
 80079fa:	f7fd f8c6 	bl	8004b8a <HAL_SPI_Transmit>
        uint8_t y_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 80079fe:	f107 0210 	add.w	r2, r7, #16
 8007a02:	f04f 33ff 	mov.w	r3, #4294967295
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	2302      	movs	r3, #2
 8007a0a:	4944      	ldr	r1, [pc, #272]	; (8007b1c <XPT2046_touch_get_coordinates+0x148>)
 8007a0c:	4842      	ldr	r0, [pc, #264]	; (8007b18 <XPT2046_touch_get_coordinates+0x144>)
 8007a0e:	f7fd fa2a 	bl	8004e66 <HAL_SPI_TransmitReceive>

        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_x, sizeof(cmd_read_x), HAL_MAX_DELAY);
 8007a12:	f04f 33ff 	mov.w	r3, #4294967295
 8007a16:	2201      	movs	r2, #1
 8007a18:	4941      	ldr	r1, [pc, #260]	; (8007b20 <XPT2046_touch_get_coordinates+0x14c>)
 8007a1a:	483f      	ldr	r0, [pc, #252]	; (8007b18 <XPT2046_touch_get_coordinates+0x144>)
 8007a1c:	f7fd f8b5 	bl	8004b8a <HAL_SPI_Transmit>
        uint8_t x_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, x_raw, sizeof(x_raw), HAL_MAX_DELAY);
 8007a20:	f107 020c 	add.w	r2, r7, #12
 8007a24:	f04f 33ff 	mov.w	r3, #4294967295
 8007a28:	9300      	str	r3, [sp, #0]
 8007a2a:	2302      	movs	r3, #2
 8007a2c:	493b      	ldr	r1, [pc, #236]	; (8007b1c <XPT2046_touch_get_coordinates+0x148>)
 8007a2e:	483a      	ldr	r0, [pc, #232]	; (8007b18 <XPT2046_touch_get_coordinates+0x144>)
 8007a30:	f7fd fa19 	bl	8004e66 <HAL_SPI_TransmitReceive>

        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 8007a34:	7b3b      	ldrb	r3, [r7, #12]
 8007a36:	021b      	lsls	r3, r3, #8
 8007a38:	7b7a      	ldrb	r2, [r7, #13]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a40:	4413      	add	r3, r2
 8007a42:	627b      	str	r3, [r7, #36]	; 0x24
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 8007a44:	7c3b      	ldrb	r3, [r7, #16]
 8007a46:	021b      	lsls	r3, r3, #8
 8007a48:	7c7a      	ldrb	r2, [r7, #17]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6a3b      	ldr	r3, [r7, #32]
 8007a50:	4413      	add	r3, r2
 8007a52:	623b      	str	r3, [r7, #32]
    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 8007a54:	7ffb      	ldrb	r3, [r7, #31]
 8007a56:	3301      	adds	r3, #1
 8007a58:	77fb      	strb	r3, [r7, #31]
 8007a5a:	7ffb      	ldrb	r3, [r7, #31]
 8007a5c:	2bc7      	cmp	r3, #199	; 0xc7
 8007a5e:	d9c7      	bls.n	80079f0 <XPT2046_touch_get_coordinates+0x1c>
    }

    XPT2046_TouchUnselect();
 8007a60:	f7ff ff9a 	bl	8007998 <XPT2046_TouchUnselect>


    uint32_t raw_x = (avg_x / XPT2046_AVERAGING_LENGTH);
 8007a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a66:	4a2f      	ldr	r2, [pc, #188]	; (8007b24 <XPT2046_touch_get_coordinates+0x150>)
 8007a68:	fba2 2303 	umull	r2, r3, r2, r3
 8007a6c:	099b      	lsrs	r3, r3, #6
 8007a6e:	61bb      	str	r3, [r7, #24]
    uint32_t raw_y = (avg_y / XPT2046_AVERAGING_LENGTH);
 8007a70:	6a3b      	ldr	r3, [r7, #32]
 8007a72:	4a2c      	ldr	r2, [pc, #176]	; (8007b24 <XPT2046_touch_get_coordinates+0x150>)
 8007a74:	fba2 2303 	umull	r2, r3, r2, r3
 8007a78:	099b      	lsrs	r3, r3, #6
 8007a7a:	617b      	str	r3, [r7, #20]

	#ifdef XPT2046_ORIENTATION_LANDSCAPE_ROT180
		raw_y=32768-raw_y;
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
 8007a82:	617b      	str	r3, [r7, #20]
    	*x = (uint16_t) raw_x;
		*y = (uint16_t) raw_y;
    }
    else
    {
    	if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
 8007a84:	69bb      	ldr	r3, [r7, #24]
 8007a86:	f240 62db 	movw	r2, #1755	; 0x6db
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d802      	bhi.n	8007a94 <XPT2046_touch_get_coordinates+0xc0>
 8007a8e:	f240 63dc 	movw	r3, #1756	; 0x6dc
 8007a92:	61bb      	str	r3, [r7, #24]
   	    if(raw_x > XPT2046_MAX_RAW_X) raw_x = XPT2046_MAX_RAW_X;
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	f247 02e3 	movw	r2, #28899	; 0x70e3
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d902      	bls.n	8007aa4 <XPT2046_touch_get_coordinates+0xd0>
 8007a9e:	f247 03e3 	movw	r3, #28899	; 0x70e3
 8007aa2:	61bb      	str	r3, [r7, #24]

   	    if(raw_y < XPT2046_MIN_RAW_Y) raw_y = XPT2046_MIN_RAW_Y;
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	f640 42fe 	movw	r2, #3326	; 0xcfe
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d802      	bhi.n	8007ab4 <XPT2046_touch_get_coordinates+0xe0>
 8007aae:	f640 43ff 	movw	r3, #3327	; 0xcff
 8007ab2:	617b      	str	r3, [r7, #20]
   	    if(raw_y > XPT2046_MAX_RAW_Y) raw_y = XPT2046_MAX_RAW_Y;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	f247 52f6 	movw	r2, #30198	; 0x75f6
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d902      	bls.n	8007ac4 <XPT2046_touch_get_coordinates+0xf0>
 8007abe:	f247 53f6 	movw	r3, #30198	; 0x75f6
 8007ac2:	617b      	str	r3, [r7, #20]

   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
 8007ac4:	69ba      	ldr	r2, [r7, #24]
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	4413      	add	r3, r2
 8007acc:	019b      	lsls	r3, r3, #6
 8007ace:	f5a3 2309 	sub.w	r3, r3, #561152	; 0x89000
 8007ad2:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 8007ad6:	4a14      	ldr	r2, [pc, #80]	; (8007b28 <XPT2046_touch_get_coordinates+0x154>)
 8007ad8:	fba2 1203 	umull	r1, r2, r2, r3
 8007adc:	1a9b      	subs	r3, r3, r2
 8007ade:	085b      	lsrs	r3, r3, #1
 8007ae0:	4413      	add	r3, r2
 8007ae2:	0b9b      	lsrs	r3, r3, #14
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	801a      	strh	r2, [r3, #0]
  	    *y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	4613      	mov	r3, r2
 8007aee:	011b      	lsls	r3, r3, #4
 8007af0:	1a9b      	subs	r3, r3, r2
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	f5a3 2342 	sub.w	r3, r3, #794624	; 0xc2000
 8007af8:	f5a3 6371 	sub.w	r3, r3, #3856	; 0xf10
 8007afc:	4a0b      	ldr	r2, [pc, #44]	; (8007b2c <XPT2046_touch_get_coordinates+0x158>)
 8007afe:	fba2 2303 	umull	r2, r3, r2, r3
 8007b02:	0b5b      	lsrs	r3, r3, #13
 8007b04:	b29a      	uxth	r2, r3
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	801a      	strh	r2, [r3, #0]
    }

}
 8007b0a:	bf00      	nop
 8007b0c:	3728      	adds	r7, #40	; 0x28
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop
 8007b14:	0800a944 	.word	0x0800a944
 8007b18:	20000168 	.word	0x20000168
 8007b1c:	0800a948 	.word	0x0800a948
 8007b20:	0800a94c 	.word	0x0800a94c
 8007b24:	51eb851f 	.word	0x51eb851f
 8007b28:	350d66f7 	.word	0x350d66f7
 8007b2c:	4e0b90d7 	.word	0x4e0b90d7

08007b30 <XPT2046_touch_get_coordinates_if_pressed>:




bool XPT2046_touch_get_coordinates_if_pressed(uint16_t* x, uint16_t* y)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b082      	sub	sp, #8
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
	if( XPT2046_touch_pressed() )
 8007b3a:	f7ff ff39 	bl	80079b0 <XPT2046_touch_pressed>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d005      	beq.n	8007b50 <XPT2046_touch_get_coordinates_if_pressed+0x20>
	{
		XPT2046_touch_get_coordinates( x, y );
 8007b44:	6839      	ldr	r1, [r7, #0]
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f7ff ff44 	bl	80079d4 <XPT2046_touch_get_coordinates>
		return true;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e000      	b.n	8007b52 <XPT2046_touch_get_coordinates_if_pressed+0x22>
	}
	else
	{
		return false;
 8007b50:	2300      	movs	r3, #0
	}
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <BUF_init>:


// -------------- Public function implementations --------------

void BUF_init(buf_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b084      	sub	sp, #16
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	60f8      	str	r0, [r7, #12]
 8007b62:	60b9      	str	r1, [r7, #8]
 8007b64:	607a      	str	r2, [r7, #4]
	// Initialize the buffer handle according to given parameters.
	buf_handle->buffer = buffer_ptr;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	68ba      	ldr	r2, [r7, #8]
 8007b6a:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	605a      	str	r2, [r3, #4]


	// And flush the buffer.
	BUF_flush(buf_handle);
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f000 f804 	bl	8007b80 <BUF_flush>
}
 8007b78:	bf00      	nop
 8007b7a:	3710      	adds	r7, #16
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <BUF_flush>:


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	609a      	str	r2, [r3, #8]
	buf_handle->data_size = 0;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2200      	movs	r2, #0
 8007b98:	611a      	str	r2, [r3, #16]
	buf_handle->free_size = buf_handle->length;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685a      	ldr	r2, [r3, #4]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	615a      	str	r2, [r3, #20]

	return BUFFER_OK;
 8007ba2:	2300      	movs	r3, #0
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	460b      	mov	r3, r1
 8007bba:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	if (buf_handle->data_size >= buf_handle->length)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	691a      	ldr	r2, [r3, #16]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d301      	bcc.n	8007bcc <BUF_store_byte+0x1c>
	{
		return BUFFER_FULL;	//-> if so, return error
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e02a      	b.n	8007c22 <BUF_store_byte+0x72>
	}
	else // Ta else je fucking useless!!
	{
		// check special case: buffer empty
		if (buf_handle->data_size == 0)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	691b      	ldr	r3, [r3, #16]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d106      	bne.n	8007be2 <BUF_store_byte+0x32>
		{
			buf_handle->front = 0;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	60da      	str	r2, [r3, #12]
			buf_handle->rear = 0;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	609a      	str	r2, [r3, #8]
 8007be0:	e00d      	b.n	8007bfe <BUF_store_byte+0x4e>
		}
		else
		{
			// increase rear pointer and apply modular arithmetics
			buf_handle->rear++;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	1c5a      	adds	r2, r3, #1
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	609a      	str	r2, [r3, #8]

			if (buf_handle->rear >= buf_handle->length)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	689a      	ldr	r2, [r3, #8]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d302      	bcc.n	8007bfe <BUF_store_byte+0x4e>
			{
				buf_handle->rear = 0;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	609a      	str	r2, [r3, #8]
			}
		}


		// by now rear pointer is ready for new data -> store data
		buf_handle->buffer[buf_handle->rear] = data;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681a      	ldr	r2, [r3, #0]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	4413      	add	r3, r2
 8007c08:	78fa      	ldrb	r2, [r7, #3]
 8007c0a:	701a      	strb	r2, [r3, #0]

		// update data size and free size
		buf_handle->data_size++;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	691b      	ldr	r3, [r3, #16]
 8007c10:	1c5a      	adds	r2, r3, #1
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	611a      	str	r2, [r3, #16]
		buf_handle->free_size--;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	1e5a      	subs	r2, r3, #1
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	615a      	str	r2, [r3, #20]

		return BUFFER_OK;
 8007c20:	2300      	movs	r3, #0
	}

}
 8007c22:	4618      	mov	r0, r3
 8007c24:	370c      	adds	r7, #12
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr

08007c2e <BUF_get_byte>:



// Read one byte of data and store it to the given location.
buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
 8007c2e:	b480      	push	{r7}
 8007c30:	b083      	sub	sp, #12
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	6078      	str	r0, [r7, #4]
 8007c36:	6039      	str	r1, [r7, #0]
	// first check if buffer empty
	if (buf_handle->data_size == 0)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	691b      	ldr	r3, [r3, #16]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <BUF_get_byte+0x16>
	{
		return BUFFER_EMPTY;	// return error code and exit this function
 8007c40:	2302      	movs	r3, #2
 8007c42:	e020      	b.n	8007c86 <BUF_get_byte+0x58>
	}

	// else read and return data from the buffer "front"
	*data = buf_handle->buffer[buf_handle->front];	//Get data from the queue "front"
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	781a      	ldrb	r2, [r3, #0]
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	701a      	strb	r2, [r3, #0]

	// update data size and free size
	buf_handle->data_size--;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	1e5a      	subs	r2, r3, #1
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	611a      	str	r2, [r3, #16]
	buf_handle->free_size++;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	695b      	ldr	r3, [r3, #20]
 8007c62:	1c5a      	adds	r2, r3, #1
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	615a      	str	r2, [r3, #20]


	// update the "front" value NOT using the modulo arithmetics but
	// using if-then instead because it is faster on uC
	buf_handle->front++;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	60da      	str	r2, [r3, #12]

	if (buf_handle->front >= buf_handle->length)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68da      	ldr	r2, [r3, #12]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d302      	bcc.n	8007c84 <BUF_get_byte+0x56>
	{
		buf_handle->front = 0;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2200      	movs	r2, #0
 8007c82:	60da      	str	r2, [r3, #12]
	}

	return BUFFER_OK;	// return BUFFER_OK error code
 8007c84:	2300      	movs	r3, #0

}
 8007c86:	4618      	mov	r0, r3
 8007c88:	370c      	adds	r7, #12
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr

08007c92 <BUF_get_data_size>:



// Get the number of bytes currently in the buffer queue.
uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
 8007c92:	b480      	push	{r7}
 8007c94:	b083      	sub	sp, #12
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
	return buf_handle->data_size;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	691b      	ldr	r3, [r3, #16]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	370c      	adds	r7, #12
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr

08007caa <LL_GPIO_IsInputPinSet>:
{
 8007caa:	b480      	push	{r7}
 8007cac:	b083      	sub	sp, #12
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
 8007cb2:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	691a      	ldr	r2, [r3, #16]
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	4013      	ands	r3, r2
 8007cbc:	683a      	ldr	r2, [r7, #0]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d101      	bne.n	8007cc6 <LL_GPIO_IsInputPinSet+0x1c>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e000      	b.n	8007cc8 <LL_GPIO_IsInputPinSet+0x1e>
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <JOY_init>:
// merjenje signalov "joysticka".
// Mimogrede: inicializacijska funkcija se razlikuje od prej≈°njih inicializacijskih funkcij
// v tem, da za vhodna argumenta funkcije prejme kazalce na "handle" strukture, ki so
// potrebne za delo s HAL funkcijami.
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
		// To storite tako, da pravilno inicializirate "handle" strukturo tipke "joysticka".
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knji≈ænice.
		// Postopate popolnoma enako, kot smo to storili v primeru tipkovnice.

			// DOPOLNI
	joystick.button.pin = LL_GPIO_PIN_13;
 8007cde:	4b20      	ldr	r3, [pc, #128]	; (8007d60 <JOY_init+0x8c>)
 8007ce0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007ce4:	605a      	str	r2, [r3, #4]
	joystick.button.port = GPIOC;
 8007ce6:	4b1e      	ldr	r3, [pc, #120]	; (8007d60 <JOY_init+0x8c>)
 8007ce8:	4a1e      	ldr	r2, [pc, #120]	; (8007d64 <JOY_init+0x90>)
 8007cea:	601a      	str	r2, [r3, #0]
 */

	// 2. Nastavitev zaƒçetnih vrednosti "joystick" sistemskih spremenljivk

		// Zaƒçetne vrednosti tipke "joysticka"
		joystick.button.state_old = JOY_BTN_SIG_VALUE_RELEASED;
 8007cec:	4b1c      	ldr	r3, [pc, #112]	; (8007d60 <JOY_init+0x8c>)
 8007cee:	2201      	movs	r2, #1
 8007cf0:	725a      	strb	r2, [r3, #9]
		joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 8007cf2:	4b1b      	ldr	r3, [pc, #108]	; (8007d60 <JOY_init+0x8c>)
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	721a      	strb	r2, [r3, #8]
		//tukej je bil poprabek da imamo tabelo enega gumba

		// Smiselno nastavimo zaƒçetne ekstremne vrednosti pozicije "joysticka".
		joystick.position_raw_min[X] = 4095/2 -200 ; //da bi postavil vresnost malo pod sredino
 8007cf8:	4b19      	ldr	r3, [pc, #100]	; (8007d60 <JOY_init+0x8c>)
 8007cfa:	f240 7237 	movw	r2, #1847	; 0x737
 8007cfe:	821a      	strh	r2, [r3, #16]

			// DOPOLNI done
		joystick.position_raw_min[Y] = 4095/2 -200;
 8007d00:	4b17      	ldr	r3, [pc, #92]	; (8007d60 <JOY_init+0x8c>)
 8007d02:	f240 7237 	movw	r2, #1847	; 0x737
 8007d06:	825a      	strh	r2, [r3, #18]


		joystick.position_raw_max[X] = 4095/2 +200;
 8007d08:	4b15      	ldr	r3, [pc, #84]	; (8007d60 <JOY_init+0x8c>)
 8007d0a:	f640 02c7 	movw	r2, #2247	; 0x8c7
 8007d0e:	829a      	strh	r2, [r3, #20]

			// DOPOLNI done
		joystick.position_raw_max[Y] = 4095/2 +200;
 8007d10:	4b13      	ldr	r3, [pc, #76]	; (8007d60 <JOY_init+0x8c>)
 8007d12:	f640 02c7 	movw	r2, #2247	; 0x8c7
 8007d16:	82da      	strh	r2, [r3, #22]

		// Shranimo si kazalce na "handle" strukturi za AD pretvornik in ƒçasovnik,
		// ki ju uporabljamo pri implementaciji "joystick" modula.
		// Ti dve infromaciji seveda shranimo v spremenljivki "joystick handle" strukture.
		joystick.ADC = ADC_handle;
 8007d18:	4a11      	ldr	r2, [pc, #68]	; (8007d60 <JOY_init+0x8c>)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6213      	str	r3, [r2, #32]
		joystick.timer = timer_handle;
 8007d1e:	4a10      	ldr	r2, [pc, #64]	; (8007d60 <JOY_init+0x8c>)
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	61d3      	str	r3, [r2, #28]

	// 3. Inicializiramo medpomnilnik za tipke "joysticka"

		// Uporabimo funkcijo BUF_init(), ki doloƒçi, katera tabela se bo uporabljala kot
		// cikliƒçni medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8007d24:	2210      	movs	r2, #16
 8007d26:	4910      	ldr	r1, [pc, #64]	; (8007d68 <JOY_init+0x94>)
 8007d28:	4810      	ldr	r0, [pc, #64]	; (8007d6c <JOY_init+0x98>)
 8007d2a:	f7ff ff16 	bl	8007b5a <BUF_init>
		// Pri tem uporabljamo funkcije HAL knji≈ænice.


		// Najprej kalibriramo AD pretvornik, da bodo meritve pozicije "joysticka" bolj toƒçne.
		// Kalibracijo izvedemo za "single-ended" vhodne signale.
		HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 8007d2e:	4b0c      	ldr	r3, [pc, #48]	; (8007d60 <JOY_init+0x8c>)
 8007d30:	6a1b      	ldr	r3, [r3, #32]
 8007d32:	217f      	movs	r1, #127	; 0x7f
 8007d34:	4618      	mov	r0, r3
 8007d36:	f7fb f89f 	bl	8002e78 <HAL_ADCEx_Calibration_Start>
		// AD pretovrnik v DMA naƒçinu).
		// To storimo s klicem spodnje HAL funkcije, ki DMA enoti
		// "sporoƒçi", s katerim AD pretvornikom bo delala, na katero mesto v pomnilniku
		// naj shranjuje rezultate AD pretvorbe ter koliko teh rezultatov bo morala prenesti
		// ob vsaki konƒçani AD pretvorbi.
		HAL_ADC_Start_DMA(joystick.ADC, (uint32_t *) joystick.position_raw, 2 );
 8007d3a:	4b09      	ldr	r3, [pc, #36]	; (8007d60 <JOY_init+0x8c>)
 8007d3c:	6a1b      	ldr	r3, [r3, #32]
 8007d3e:	2202      	movs	r2, #2
 8007d40:	490b      	ldr	r1, [pc, #44]	; (8007d70 <JOY_init+0x9c>)
 8007d42:	4618      	mov	r0, r3
 8007d44:	f7fa f9e4 	bl	8002110 <HAL_ADC_Start_DMA>


		// Na koncu pa ≈°e za≈æenemo ƒçasovnik, ki bo pro≈æil AD pretvorbe.
		// S tem smo pravzaprav spro≈æili "avtomatsko" merjenje pozicije "joysticka".
		HAL_TIM_Base_Start( joystick.timer );
 8007d48:	4b05      	ldr	r3, [pc, #20]	; (8007d60 <JOY_init+0x8c>)
 8007d4a:	69db      	ldr	r3, [r3, #28]
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f7fd fca1 	bl	8005694 <HAL_TIM_Base_Start>

		// ƒåasovnik pro≈æi AD pretvorbe vsakih 10 milisekund.
		// Torej je smiselno poƒçakati milisekundo dlje.

			// DOPOLNI done
		HAL_Delay(1);
 8007d52:	2001      	movs	r0, #1
 8007d54:	f7f9 fdb0 	bl	80018b8 <HAL_Delay>

}
 8007d58:	bf00      	nop
 8007d5a:	3708      	adds	r7, #8
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	200006f0 	.word	0x200006f0
 8007d64:	48000800 	.word	0x48000800
 8007d68:	20000714 	.word	0x20000714
 8007d6c:	20000724 	.word	0x20000724
 8007d70:	200006fc 	.word	0x200006fc

08007d74 <JOY_scan_button>:
// Funkcija JOY_scan_button() prebere trenutno stanje tipke "joysticka"; ugotovi,
// ali je bila tipka pritisnjena ter shrani to informacijo v medpomnilnik
// "joysticka", da se bo kasneje lahko sistem odzval na pritisk te tipke.

void JOY_scan_button(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	af00      	add	r7, sp, #0
	// Ker ima na≈° "joystick" le eno samo tipko, se funkcija poenostavi.

	// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
	joystick.button.state_old = joystick.button.state_new ;
 8007d78:	4b0e      	ldr	r3, [pc, #56]	; (8007db4 <JOY_scan_button+0x40>)
 8007d7a:	7a1a      	ldrb	r2, [r3, #8]
 8007d7c:	4b0d      	ldr	r3, [pc, #52]	; (8007db4 <JOY_scan_button+0x40>)
 8007d7e:	725a      	strb	r2, [r3, #9]

	// in novo, trenutno stanje tipke se prebere iz ustreznega digitalnega GPIO vhoda.
	joystick.button.state_new = LL_GPIO_IsInputPinSet( joystick.button.port, joystick.button.pin );
 8007d80:	4b0c      	ldr	r3, [pc, #48]	; (8007db4 <JOY_scan_button+0x40>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a0b      	ldr	r2, [pc, #44]	; (8007db4 <JOY_scan_button+0x40>)
 8007d86:	6852      	ldr	r2, [r2, #4]
 8007d88:	4611      	mov	r1, r2
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f7ff ff8d 	bl	8007caa <LL_GPIO_IsInputPinSet>
 8007d90:	4603      	mov	r3, r0
 8007d92:	b2da      	uxtb	r2, r3
 8007d94:	4b07      	ldr	r3, [pc, #28]	; (8007db4 <JOY_scan_button+0x40>)
 8007d96:	721a      	strb	r2, [r3, #8]



	// Sedaj je potrebno preveriti, ali se je za to tipko zgodil pritisk. Pri tem si pomagajte s starim in
	// trenutnim stanjem tipke. Pomaga vam lahko tudi pomo≈æni na≈°tevni tip joystick_button_sig_value_t.
	if ( ( joystick.button.state_old == JOY_BTN_SIG_VALUE_RELEASED) && ( joystick.button.state_new == JOY_BTN_SIG_VALUE_PRESSED ) )
 8007d98:	4b06      	ldr	r3, [pc, #24]	; (8007db4 <JOY_scan_button+0x40>)
 8007d9a:	7a5b      	ldrb	r3, [r3, #9]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d107      	bne.n	8007db0 <JOY_scan_button+0x3c>
 8007da0:	4b04      	ldr	r3, [pc, #16]	; (8007db4 <JOY_scan_button+0x40>)
 8007da2:	7a1b      	ldrb	r3, [r3, #8]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d103      	bne.n	8007db0 <JOY_scan_button+0x3c>
	{

		// In ƒçe zaznamo pritisk tipke, shranimo to informacijo v medpomnilnik "joystick" tipkovnice.
		// Ker ima "joystick" le eno samo tipko, shranimo vedno isto informacijo: JOY_BTN_FIRE.
		//Uporabimo funkcijo BUF_store_byte().
		BUF_store_byte( &joy_btn_buf_handle, JOY_BTN_FIRE);
 8007da8:	2100      	movs	r1, #0
 8007daa:	4803      	ldr	r0, [pc, #12]	; (8007db8 <JOY_scan_button+0x44>)
 8007dac:	f7ff ff00 	bl	8007bb0 <BUF_store_byte>

	}
}
 8007db0:	bf00      	nop
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	200006f0 	.word	0x200006f0
 8007db8:	20000724 	.word	0x20000724

08007dbc <JOY_get_pressed_key>:

// Funkcija JOY_get_pressed_key() iz medpomnilnika "joysticka" vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se ≈°e nismo odzvali (tj. je nismo obdelali, "sprocesirali").
joystick_buttons_enum_t JOY_get_pressed_key(void)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
	buf_rtrn_codes_t				return_code;


	// Sedaj poskusimo prebrati nov element iz medpomnilnika in ga shraniti v spremenljivko "pressed_button"
	// Hkrati si v spremenljivko "return_code" zabele≈æimo vrnjeno kodo "buffer" funkcije.
	return_code = BUF_get_byte(&joy_btn_buf_handle, &pressed_button);
 8007dc2:	1dbb      	adds	r3, r7, #6
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4807      	ldr	r0, [pc, #28]	; (8007de4 <JOY_get_pressed_key+0x28>)
 8007dc8:	f7ff ff31 	bl	8007c2e <BUF_get_byte>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	71fb      	strb	r3, [r7, #7]


	// ƒåe je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
	// uspe≈°no (tj. vrnjen BUFFER_OK),
	if ( return_code == BUFFER_OK )
 8007dd0:	79fb      	ldrb	r3, [r7, #7]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <JOY_get_pressed_key+0x1e>
	{
		//potem je vrednost, ki jo mora funkcija JOY_get_pressed_key() vrniti
		// kar enaka vrednosti pomo≈æne spremenljivke "pressed_button".
		return pressed_button;
 8007dd6:	79bb      	ldrb	r3, [r7, #6]
 8007dd8:	e000      	b.n	8007ddc <JOY_get_pressed_key+0x20>
	{
		// ƒåe pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspe≈°no (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija JOY_get_pressed_key() mora vrniti kodo "JOY_BTN_NONE".
		return JOY_BTN_NONE;
 8007dda:	2302      	movs	r3, #2
	}

}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3708      	adds	r7, #8
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	20000724 	.word	0x20000724

08007de8 <JOY_calibrate>:
// relativne pozicije osi "joysticka".
// Kalibracijo zakljuƒçimo s pritiskom na tipko "joysticka".

#include"timing_utils.h"
void JOY_calibrate(void)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b084      	sub	sp, #16
 8007dec:	af00      	add	r7, sp, #0

	// Pomo≈æna spremenljivka, kjer hranimo informacijo o pritisnjeni tipki "joysticka".
	// Sprva privzamemo, da tipka "joysticka" ≈°e ni bila pritisnjena.
	joystick_buttons_enum_t pressed_key = JOY_BTN_NONE;
 8007dee:	2302      	movs	r3, #2
 8007df0:	73fb      	strb	r3, [r7, #15]

	stopwatch_handle_t blink_timer;
	TIMUT_stopwatch_set_time_mark(&blink_timer);
 8007df2:	1d3b      	adds	r3, r7, #4
 8007df4:	4618      	mov	r0, r3
 8007df6:	f000 fde5 	bl	80089c4 <TIMUT_stopwatch_set_time_mark>
	uint8_t stage = 3; //da bo startov z 0
 8007dfa:	2303      	movs	r3, #3
 8007dfc:	73bb      	strb	r3, [r7, #14]

	// Dokler ni pritisnjena tipka "joystikca", izvajmo kalibracijo.
	while (pressed_key == JOY_BTN_NONE)
 8007dfe:	e05d      	b.n	8007ebc <JOY_calibrate+0xd4>

		// Bele≈æimo si minimalne vrednosti (najman≈°i odklon osi).

			// Za X os "joysticka".
			// ƒåe je trenutna meritev odklona manj≈°a od zabele≈æene minimalne vrednosti,
			if ( joystick.position_raw[X] < joystick.position_raw_min[X] )
 8007e00:	4b32      	ldr	r3, [pc, #200]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e02:	899a      	ldrh	r2, [r3, #12]
 8007e04:	4b31      	ldr	r3, [pc, #196]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e06:	8a1b      	ldrh	r3, [r3, #16]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d203      	bcs.n	8007e14 <JOY_calibrate+0x2c>
			{
				// to vrednost zabele≈æimo kot novo minimalno vrednost.

					// DOPOLNI
				joystick.position_raw_min[X] = joystick.position_raw[X];
 8007e0c:	4b2f      	ldr	r3, [pc, #188]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e0e:	899a      	ldrh	r2, [r3, #12]
 8007e10:	4b2e      	ldr	r3, [pc, #184]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e12:	821a      	strh	r2, [r3, #16]
			}

			// Za Y os "joysticka".
			// ƒåe je trenutna meritve odklona manj≈°a od zabele≈æene minimalne vrednosti,
			if ( joystick.position_raw[Y] < joystick.position_raw_min[Y] )
 8007e14:	4b2d      	ldr	r3, [pc, #180]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e16:	89da      	ldrh	r2, [r3, #14]
 8007e18:	4b2c      	ldr	r3, [pc, #176]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e1a:	8a5b      	ldrh	r3, [r3, #18]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d203      	bcs.n	8007e28 <JOY_calibrate+0x40>
			{
				// to vrednost zabele≈æimo kot novo minimalno vrednost.

					// DOPOLNI
				joystick.position_raw_min[Y] = joystick.position_raw[Y];
 8007e20:	4b2a      	ldr	r3, [pc, #168]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e22:	89da      	ldrh	r2, [r3, #14]
 8007e24:	4b29      	ldr	r3, [pc, #164]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e26:	825a      	strh	r2, [r3, #18]

		// Bele≈æimo si maksimalne vrednosti (najveƒçji odklon osi).

			// Za X os "joysticka".
			// ƒåe je trenutna meritev odklona veƒçja od zabele≈æene maksimalne vrednosti,
			if ( joystick.position_raw[X] > joystick.position_raw_max[X]  )
 8007e28:	4b28      	ldr	r3, [pc, #160]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e2a:	899a      	ldrh	r2, [r3, #12]
 8007e2c:	4b27      	ldr	r3, [pc, #156]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e2e:	8a9b      	ldrh	r3, [r3, #20]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d903      	bls.n	8007e3c <JOY_calibrate+0x54>
			{
				// to vrednost zabele≈æimo kot novo maksimalno vrednost.

					// DOPOLNI
				joystick.position_raw_max[X] = joystick.position_raw[X];
 8007e34:	4b25      	ldr	r3, [pc, #148]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e36:	899a      	ldrh	r2, [r3, #12]
 8007e38:	4b24      	ldr	r3, [pc, #144]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e3a:	829a      	strh	r2, [r3, #20]
			}

			// Za Y os "joysticka".
			// ƒåe je trenutna meritev odklona veƒçja od zabele≈æene maksimalne vrednosti,
			if ( joystick.position_raw[Y] > joystick.position_raw_max[Y]  )
 8007e3c:	4b23      	ldr	r3, [pc, #140]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e3e:	89da      	ldrh	r2, [r3, #14]
 8007e40:	4b22      	ldr	r3, [pc, #136]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e42:	8adb      	ldrh	r3, [r3, #22]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d903      	bls.n	8007e50 <JOY_calibrate+0x68>
			{
				// to vrednost zabele≈æimo kot novo maksimalno vrednost.

					// DOPOLNI
				joystick.position_raw_max[Y] = joystick.position_raw[X];
 8007e48:	4b20      	ldr	r3, [pc, #128]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e4a:	899a      	ldrh	r2, [r3, #12]
 8007e4c:	4b1f      	ldr	r3, [pc, #124]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e4e:	82da      	strh	r2, [r3, #22]
			}



		// Iz ekstremnim vrednosti lahko poraƒçunamo razpon odklona (angl. axis range).
			joystick.position_raw_range[X] = joystick.position_raw_max[X] - joystick.position_raw_min[X];
 8007e50:	4b1e      	ldr	r3, [pc, #120]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e52:	8a9a      	ldrh	r2, [r3, #20]
 8007e54:	4b1d      	ldr	r3, [pc, #116]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e56:	8a1b      	ldrh	r3, [r3, #16]
 8007e58:	1ad3      	subs	r3, r2, r3
 8007e5a:	b29a      	uxth	r2, r3
 8007e5c:	4b1b      	ldr	r3, [pc, #108]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e5e:	831a      	strh	r2, [r3, #24]

			// DOPOLNI done
			joystick.position_raw_range[Y] = joystick.position_raw_max[Y] - joystick.position_raw_min[Y];
 8007e60:	4b1a      	ldr	r3, [pc, #104]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e62:	8ada      	ldrh	r2, [r3, #22]
 8007e64:	4b19      	ldr	r3, [pc, #100]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e66:	8a5b      	ldrh	r3, [r3, #18]
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	b29a      	uxth	r2, r3
 8007e6c:	4b17      	ldr	r3, [pc, #92]	; (8007ecc <JOY_calibrate+0xe4>)
 8007e6e:	835a      	strh	r2, [r3, #26]

		// Preverimo, ƒçe ni morda medtem bila pritisnjena tipka "joysticka".
		JOY_scan_button(); // DOPOLNI done
 8007e70:	f7ff ff80 	bl	8007d74 <JOY_scan_button>
		pressed_key = JOY_get_pressed_key();
 8007e74:	f7ff ffa2 	bl	8007dbc <JOY_get_pressed_key>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	73fb      	strb	r3, [r7, #15]
		// pri "debuggiranju" kalibracije "joysticka".
		//printf("******** CALIBRATION IN PROGRESS ********\n");
		//JOY_SCI_send_status();


		if(TIMUT_stopwatch_has_another_X_ms_passed(&blink_timer, 200))
 8007e7c:	1d3b      	adds	r3, r7, #4
 8007e7e:	21c8      	movs	r1, #200	; 0xc8
 8007e80:	4618      	mov	r0, r3
 8007e82:	f000 fdd0 	bl	8008a26 <TIMUT_stopwatch_has_another_X_ms_passed>
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d014      	beq.n	8007eb6 <JOY_calibrate+0xce>
		{
			stage++;
 8007e8c:	7bbb      	ldrb	r3, [r7, #14]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	73bb      	strb	r3, [r7, #14]
			stage = stage % 4;
 8007e92:	7bbb      	ldrb	r3, [r7, #14]
 8007e94:	f003 0303 	and.w	r3, r3, #3
 8007e98:	73bb      	strb	r3, [r7, #14]
			LEDs_write(0x0);
 8007e9a:	2000      	movs	r0, #0
 8007e9c:	f7ff fbf8 	bl	8007690 <LEDs_write>
			LED_toggle(stage);
 8007ea0:	7bbb      	ldrb	r3, [r7, #14]
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7ff fb80 	bl	80075a8 <LED_toggle>
			LED_toggle(NUM_OF_LEDS - 1 - stage);
 8007ea8:	7bbb      	ldrb	r3, [r7, #14]
 8007eaa:	f1c3 0307 	rsb	r3, r3, #7
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f7ff fb79 	bl	80075a8 <LED_toggle>
		}

		// Dodamo ƒçasovni zamik, preden se ponovno lotimo bele≈æenja ekstremnih vrednosti.
		HAL_Delay(1);
 8007eb6:	2001      	movs	r0, #1
 8007eb8:	f7f9 fcfe 	bl	80018b8 <HAL_Delay>
	while (pressed_key == JOY_BTN_NONE)
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d09e      	beq.n	8007e00 <JOY_calibrate+0x18>

	}

}
 8007ec2:	bf00      	nop
 8007ec4:	bf00      	nop
 8007ec6:	3710      	adds	r7, #16
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}
 8007ecc:	200006f0 	.word	0x200006f0

08007ed0 <JOY_get_axis_position>:
// pozicije osi ter ekstremnih vrednosti osi, ki jih hranimo v "handle" strukturi
// "joysticka". Os "joysticka" specificiramo kot vhodni argument funkcije.
// Funkcija mora poskrbeti tudi, da so vrednosti, ki jih vraƒçamo, vedno smiselno
// omejene na interval [0..100].
uint8_t JOY_get_axis_position(joystick_axes_enum_t axis)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	71fb      	strb	r3, [r7, #7]
	int16_t	relative_position;


	// Izraƒçun relativne pozicije osi na procent natanƒçno.
	// Pazite: uporablja se celo≈°tevilska aritmetika! Operacija deljenja vrne celo≈°tevilski koliƒçnik brez dele≈æa zaradi ostanka!
	relative_position = (joystick.position_raw[axis] - joystick.position_raw_min[axis])*100 / joystick.position_raw_range[axis]; //delez * 100 / celota da dobis provent
 8007eda:	79fb      	ldrb	r3, [r7, #7]
 8007edc:	4a15      	ldr	r2, [pc, #84]	; (8007f34 <JOY_get_axis_position+0x64>)
 8007ede:	3304      	adds	r3, #4
 8007ee0:	005b      	lsls	r3, r3, #1
 8007ee2:	4413      	add	r3, r2
 8007ee4:	889b      	ldrh	r3, [r3, #4]
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	79fb      	ldrb	r3, [r7, #7]
 8007eea:	4a12      	ldr	r2, [pc, #72]	; (8007f34 <JOY_get_axis_position+0x64>)
 8007eec:	3308      	adds	r3, #8
 8007eee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ef2:	1acb      	subs	r3, r1, r3
 8007ef4:	2264      	movs	r2, #100	; 0x64
 8007ef6:	fb02 f303 	mul.w	r3, r2, r3
 8007efa:	79fa      	ldrb	r2, [r7, #7]
 8007efc:	490d      	ldr	r1, [pc, #52]	; (8007f34 <JOY_get_axis_position+0x64>)
 8007efe:	320c      	adds	r2, #12
 8007f00:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8007f04:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f08:	81fb      	strh	r3, [r7, #14]


	// Poskrbimo ≈°e, da se vrnjena vrednost nahaja na smiselnem intervalu [0..100].

		// Obravnavamo primer, ko je trenutna meritev pozicije manj≈°a od kalibrirane minimalne vrednosti.
		if ( relative_position > 100 )
 8007f0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007f0e:	2b64      	cmp	r3, #100	; 0x64
 8007f10:	dd01      	ble.n	8007f16 <JOY_get_axis_position+0x46>
		{
			return 100 ;
 8007f12:	2364      	movs	r3, #100	; 0x64
 8007f14:	e007      	b.n	8007f26 <JOY_get_axis_position+0x56>
		}

		// Obravnavamo primer, ko je trenutna meritev pozicije veƒçja od kalibrirane maksimalne vrednosti.
		else if ( relative_position < 0 )
 8007f16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	da01      	bge.n	8007f22 <JOY_get_axis_position+0x52>
		{
			return 0 ;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	e001      	b.n	8007f26 <JOY_get_axis_position+0x56>
		}

		// Ostane le ≈°e primer, ko se izraƒçunana relativna pozicija nahaja na intervalu [0..100].
		else
		{
			return relative_position;
 8007f22:	89fb      	ldrh	r3, [r7, #14]
 8007f24:	b2db      	uxtb	r3, r3
		}

}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3714      	adds	r7, #20
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	200006f0 	.word	0x200006f0

08007f38 <JOY_LED_demo>:

// Funkcija JOY_LED_demo() demonstrira funkcionalnost "joysticka" s pomoƒçjo
// pri≈æiganja LEDice glede na trenutno relativno lego osi joysticka: ƒçe je os
// "joysticka" porinjena v skrajno pozicijo, potem sveti "krajna" LEDica.
void JOY_LED_demo(void)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
		for(int i = 0; i < NUM_OF_LEDS; i++)
 8007f3e:	2300      	movs	r3, #0
 8007f40:	607b      	str	r3, [r7, #4]
 8007f42:	e032      	b.n	8007faa <JOY_LED_demo+0x72>
		{
			//printf("Axis pos: %d", JOY_get_axis_position(X));
			if(( JOY_get_axis_position(X) >= (int)((100 * i) / NUM_OF_LEDS)) && ( JOY_get_axis_position(X) < (int)((100 * (i+1)) / NUM_OF_LEDS ) ))//
 8007f44:	2000      	movs	r0, #0
 8007f46:	f7ff ffc3 	bl	8007ed0 <JOY_get_axis_position>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	4619      	mov	r1, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2264      	movs	r2, #100	; 0x64
 8007f52:	fb02 f303 	mul.w	r3, r2, r3
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	da00      	bge.n	8007f5c <JOY_LED_demo+0x24>
 8007f5a:	3307      	adds	r3, #7
 8007f5c:	10db      	asrs	r3, r3, #3
 8007f5e:	4299      	cmp	r1, r3
 8007f60:	db18      	blt.n	8007f94 <JOY_LED_demo+0x5c>
 8007f62:	2000      	movs	r0, #0
 8007f64:	f7ff ffb4 	bl	8007ed0 <JOY_get_axis_position>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	2264      	movs	r2, #100	; 0x64
 8007f72:	fb02 f303 	mul.w	r3, r2, r3
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	da00      	bge.n	8007f7c <JOY_LED_demo+0x44>
 8007f7a:	3307      	adds	r3, #7
 8007f7c:	10db      	asrs	r3, r3, #3
 8007f7e:	4299      	cmp	r1, r3
 8007f80:	da08      	bge.n	8007f94 <JOY_LED_demo+0x5c>
			{
				LED_on(NUM_OF_LEDS -1 - i);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	f1c3 0307 	rsb	r3, r3, #7
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f7ff fadb 	bl	8007548 <LED_on>
 8007f92:	e007      	b.n	8007fa4 <JOY_LED_demo+0x6c>
				//printf("Led on %d", i);
			}
			else
			{
				LED_off(NUM_OF_LEDS -1 - i);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	f1c3 0307 	rsb	r3, r3, #7
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f7ff faea 	bl	8007578 <LED_off>
		for(int i = 0; i < NUM_OF_LEDS; i++)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	607b      	str	r3, [r7, #4]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2b07      	cmp	r3, #7
 8007fae:	ddc9      	ble.n	8007f44 <JOY_LED_demo+0xc>
			}
		}


	// DOPOLNI
}
 8007fb0:	bf00      	nop
 8007fb2:	bf00      	nop
 8007fb4:	3708      	adds	r7, #8
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <LL_GPIO_IsInputPinSet>:
{
 8007fba:	b480      	push	{r7}
 8007fbc:	b083      	sub	sp, #12
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
 8007fc2:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	691a      	ldr	r2, [r3, #16]
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	4013      	ands	r3, r2
 8007fcc:	683a      	ldr	r2, [r7, #0]
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d101      	bne.n	8007fd6 <LL_GPIO_IsInputPinSet+0x1c>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e000      	b.n	8007fd8 <LL_GPIO_IsInputPinSet+0x1e>
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	370c      	adds	r7, #12
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <KBD_init>:

// Funkcija KBD_init() poskrbi, da se pravilno inicializira keyboard_handle_t strukturna spremenljivka.
// Poskrbi tudi za inicializacijo medpomnilnika tipkovnice.
//
void KBD_init(void)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b082      	sub	sp, #8
 8007fe8:	af00      	add	r7, sp, #0
		// To storite tako, da pravilno inicializirate "handle" strukture posameznih tipk.
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knji≈ænice.


		// buttons on port C
		keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 8007fea:	4b26      	ldr	r3, [pc, #152]	; (8008084 <KBD_init+0xa0>)
 8007fec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007ff0:	605a      	str	r2, [r3, #4]
		keyboard.buttons[ BTN_ESC ].port = GPIOC;
 8007ff2:	4b24      	ldr	r3, [pc, #144]	; (8008084 <KBD_init+0xa0>)
 8007ff4:	4a24      	ldr	r2, [pc, #144]	; (8008088 <KBD_init+0xa4>)
 8007ff6:	601a      	str	r2, [r3, #0]

		keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 8007ff8:	4b22      	ldr	r3, [pc, #136]	; (8008084 <KBD_init+0xa0>)
 8007ffa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007ffe:	611a      	str	r2, [r3, #16]
		keyboard.buttons[ BTN_OK ].port = GPIOC;
 8008000:	4b20      	ldr	r3, [pc, #128]	; (8008084 <KBD_init+0xa0>)
 8008002:	4a21      	ldr	r2, [pc, #132]	; (8008088 <KBD_init+0xa4>)
 8008004:	60da      	str	r2, [r3, #12]

			// DOPOLNI done


		// buttons on port G
		keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 8008006:	4b1f      	ldr	r3, [pc, #124]	; (8008084 <KBD_init+0xa0>)
 8008008:	f44f 7280 	mov.w	r2, #256	; 0x100
 800800c:	61da      	str	r2, [r3, #28]
		keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 800800e:	4b1d      	ldr	r3, [pc, #116]	; (8008084 <KBD_init+0xa0>)
 8008010:	4a1e      	ldr	r2, [pc, #120]	; (800808c <KBD_init+0xa8>)
 8008012:	619a      	str	r2, [r3, #24]

		keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 8008014:	4b1b      	ldr	r3, [pc, #108]	; (8008084 <KBD_init+0xa0>)
 8008016:	2240      	movs	r2, #64	; 0x40
 8008018:	629a      	str	r2, [r3, #40]	; 0x28
		keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 800801a:	4b1a      	ldr	r3, [pc, #104]	; (8008084 <KBD_init+0xa0>)
 800801c:	4a1b      	ldr	r2, [pc, #108]	; (800808c <KBD_init+0xa8>)
 800801e:	625a      	str	r2, [r3, #36]	; 0x24

		keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 8008020:	4b18      	ldr	r3, [pc, #96]	; (8008084 <KBD_init+0xa0>)
 8008022:	2202      	movs	r2, #2
 8008024:	635a      	str	r2, [r3, #52]	; 0x34
		keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 8008026:	4b17      	ldr	r3, [pc, #92]	; (8008084 <KBD_init+0xa0>)
 8008028:	4a18      	ldr	r2, [pc, #96]	; (800808c <KBD_init+0xa8>)
 800802a:	631a      	str	r2, [r3, #48]	; 0x30

		keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 800802c:	4b15      	ldr	r3, [pc, #84]	; (8008084 <KBD_init+0xa0>)
 800802e:	2201      	movs	r2, #1
 8008030:	641a      	str	r2, [r3, #64]	; 0x40
		keyboard.buttons[ BTN_UP ].port = GPIOG;
 8008032:	4b14      	ldr	r3, [pc, #80]	; (8008084 <KBD_init+0xa0>)
 8008034:	4a15      	ldr	r2, [pc, #84]	; (800808c <KBD_init+0xa8>)
 8008036:	63da      	str	r2, [r3, #60]	; 0x3c

	// 2. Inicializirajte zaƒçetne vrednosti "handle" strukture za posamezne tipke v tipkovnici na sistemskem nivoju


		// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
		for(int i=0; i < NUM_OF_BTN; i++)
 8008038:	2300      	movs	r3, #0
 800803a:	607b      	str	r3, [r7, #4]
 800803c:	e016      	b.n	800806c <KBD_init+0x88>
			// Ne pozabite, da v "handle" strukturah za posamezne tipke hranimo tudi vrednost prej≈°njega
			// in trenutnega stanja tipk! In te vrednosti je potrebno na zaƒçetku nastaviti.
			// Smiselno jih je nastaviti na tako vrednost, kot da so tipke na zaƒçetku v spro≈°ƒçenem,
			// nestisnjenem stanju. In tu si lahko pomagate s pomo≈ænim na≈°tevnim tipom button_sig_value_t.

			keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 800803e:	4911      	ldr	r1, [pc, #68]	; (8008084 <KBD_init+0xa0>)
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	4613      	mov	r3, r2
 8008044:	005b      	lsls	r3, r3, #1
 8008046:	4413      	add	r3, r2
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	440b      	add	r3, r1
 800804c:	3308      	adds	r3, #8
 800804e:	2201      	movs	r2, #1
 8008050:	701a      	strb	r2, [r3, #0]
			keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
 8008052:	490c      	ldr	r1, [pc, #48]	; (8008084 <KBD_init+0xa0>)
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	4613      	mov	r3, r2
 8008058:	005b      	lsls	r3, r3, #1
 800805a:	4413      	add	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	440b      	add	r3, r1
 8008060:	3309      	adds	r3, #9
 8008062:	2201      	movs	r2, #1
 8008064:	701a      	strb	r2, [r3, #0]
		for(int i=0; i < NUM_OF_BTN; i++)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	3301      	adds	r3, #1
 800806a:	607b      	str	r3, [r7, #4]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2b05      	cmp	r3, #5
 8008070:	dde5      	ble.n	800803e <KBD_init+0x5a>

	// 3. Inicializiramo ≈°e medpomnilnik tipkovnice.

		// Uporabimo funkcijo BUF_init(), ki doloƒçi, katera tabela se bo uporabljala kot
		// cikliƒçni medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8008072:	2220      	movs	r2, #32
 8008074:	4906      	ldr	r1, [pc, #24]	; (8008090 <KBD_init+0xac>)
 8008076:	4807      	ldr	r0, [pc, #28]	; (8008094 <KBD_init+0xb0>)
 8008078:	f7ff fd6f 	bl	8007b5a <BUF_init>

}
 800807c:	bf00      	nop
 800807e:	3708      	adds	r7, #8
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	2000073c 	.word	0x2000073c
 8008088:	48000800 	.word	0x48000800
 800808c:	48001800 	.word	0x48001800
 8008090:	20000784 	.word	0x20000784
 8008094:	200007a4 	.word	0x200007a4

08008098 <KBD_scan>:
// Funkcija KBD_scan() prebere trenutno stanje tipk v tipkovnici; ugotovi,
// katere tipke so bile pritisnjene ter shrani to informacijo v medpomnilnik
// tipkovnice, da se bo kasneje lahko sistem odzval na pritisk teh tipk.
//
void KBD_scan(void)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
	// in ugotovi, ali je bila pritisnjena. ƒåe je bila pritisnjena,
	// shrani to informacijo v medpomnilnik tipkovnice, da se bo
	// kasneje lahko sistem odzval na pritisk te tipke.

	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for(int i=0; i < NUM_OF_BTN; i++)
 800809e:	2300      	movs	r3, #0
 80080a0:	607b      	str	r3, [r7, #4]
 80080a2:	e051      	b.n	8008148 <KBD_scan+0xb0>
	{
		// Znotraj zanke delamo trenutno z i-to tipko. Spremenljivka "i" je pomo≈æni ≈°tevec zanke.

		// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 80080a4:	492c      	ldr	r1, [pc, #176]	; (8008158 <KBD_scan+0xc0>)
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	4613      	mov	r3, r2
 80080aa:	005b      	lsls	r3, r3, #1
 80080ac:	4413      	add	r3, r2
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	440b      	add	r3, r1
 80080b2:	3309      	adds	r3, #9
 80080b4:	7818      	ldrb	r0, [r3, #0]
 80080b6:	4928      	ldr	r1, [pc, #160]	; (8008158 <KBD_scan+0xc0>)
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	4613      	mov	r3, r2
 80080bc:	005b      	lsls	r3, r3, #1
 80080be:	4413      	add	r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	440b      	add	r3, r1
 80080c4:	3308      	adds	r3, #8
 80080c6:	4602      	mov	r2, r0
 80080c8:	701a      	strb	r2, [r3, #0]

		// in novo, trenutno stanje tipke se prebere iz ustreznega digitalne GPIO vhoda.
		//DOPOLNI half done
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet(keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80080ca:	4923      	ldr	r1, [pc, #140]	; (8008158 <KBD_scan+0xc0>)
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	4613      	mov	r3, r2
 80080d0:	005b      	lsls	r3, r3, #1
 80080d2:	4413      	add	r3, r2
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	440b      	add	r3, r1
 80080d8:	6818      	ldr	r0, [r3, #0]
 80080da:	491f      	ldr	r1, [pc, #124]	; (8008158 <KBD_scan+0xc0>)
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	4613      	mov	r3, r2
 80080e0:	005b      	lsls	r3, r3, #1
 80080e2:	4413      	add	r3, r2
 80080e4:	009b      	lsls	r3, r3, #2
 80080e6:	440b      	add	r3, r1
 80080e8:	3304      	adds	r3, #4
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4619      	mov	r1, r3
 80080ee:	f7ff ff64 	bl	8007fba <LL_GPIO_IsInputPinSet>
 80080f2:	4603      	mov	r3, r0
 80080f4:	b2d8      	uxtb	r0, r3
 80080f6:	4918      	ldr	r1, [pc, #96]	; (8008158 <KBD_scan+0xc0>)
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	4613      	mov	r3, r2
 80080fc:	005b      	lsls	r3, r3, #1
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	440b      	add	r3, r1
 8008104:	3309      	adds	r3, #9
 8008106:	4602      	mov	r2, r0
 8008108:	701a      	strb	r2, [r3, #0]


		// Sedaj je potrebno preveriti, ali se je za i-to tipko zgodil pritisk. Pri tem si pomagajte s starim in
		// trenutnim stanjem tipke. Pomaga vam lahko tudi pomo≈æni na≈°tevni tip button_sig_value_t.
		if ( keyboard.buttons[i].state_new == BTN_SIG_VALUE_PRESSED && keyboard.buttons[i].state_old == BTN_SIG_VALUE_RELEASED)
 800810a:	4913      	ldr	r1, [pc, #76]	; (8008158 <KBD_scan+0xc0>)
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	4613      	mov	r3, r2
 8008110:	005b      	lsls	r3, r3, #1
 8008112:	4413      	add	r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	440b      	add	r3, r1
 8008118:	3309      	adds	r3, #9
 800811a:	781b      	ldrb	r3, [r3, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d110      	bne.n	8008142 <KBD_scan+0xaa>
 8008120:	490d      	ldr	r1, [pc, #52]	; (8008158 <KBD_scan+0xc0>)
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	4613      	mov	r3, r2
 8008126:	005b      	lsls	r3, r3, #1
 8008128:	4413      	add	r3, r2
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	440b      	add	r3, r1
 800812e:	3308      	adds	r3, #8
 8008130:	781b      	ldrb	r3, [r3, #0]
 8008132:	2b01      	cmp	r3, #1
 8008134:	d105      	bne.n	8008142 <KBD_scan+0xaa>
		{

			// In ƒçe zaznamo pritisk i-te tipke, shranimo to informacijo v medpomnilnik tipkovnice.
			// Shranimo seveda kar vrednost elementa na≈°tevnega tipa, ki pripada obravnavani i-ti tipki.
			// In to je seveda kar vrednost pomo≈æne spremenljivke "i". Uporabimo funkcijo BUF_store_byte().
			BUF_store_byte( &kbd_buf_handle, i);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	b2db      	uxtb	r3, r3
 800813a:	4619      	mov	r1, r3
 800813c:	4807      	ldr	r0, [pc, #28]	; (800815c <KBD_scan+0xc4>)
 800813e:	f7ff fd37 	bl	8007bb0 <BUF_store_byte>
	for(int i=0; i < NUM_OF_BTN; i++)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	3301      	adds	r3, #1
 8008146:	607b      	str	r3, [r7, #4]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2b05      	cmp	r3, #5
 800814c:	ddaa      	ble.n	80080a4 <KBD_scan+0xc>

		}

	}

}
 800814e:	bf00      	nop
 8008150:	bf00      	nop
 8008152:	3708      	adds	r7, #8
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}
 8008158:	2000073c 	.word	0x2000073c
 800815c:	200007a4 	.word	0x200007a4

08008160 <KBD_get_pressed_key>:
// Funkcija KBD_get_pressed_key() iz medpomnilnika tipkovnice vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se ≈°e nismo odzvali (tj. je nismo obdelali, "sprocesirali").
//
buttons_enum_t KBD_get_pressed_key(void)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
	// V nasprotnem primeru sklepamo, da je bilo branje elementa iz
	// medpomnilnika neuspe≈°no, ker je medpomnilnik prazen.


	// Torej poskusimo prebrati nov element iz medpomnilnika in ga shraniti v spremenljivko "pressed_button".
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 8008166:	1dfb      	adds	r3, r7, #7
 8008168:	4619      	mov	r1, r3
 800816a:	4806      	ldr	r0, [pc, #24]	; (8008184 <KBD_get_pressed_key+0x24>)
 800816c:	f7ff fd5f 	bl	8007c2e <BUF_get_byte>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d101      	bne.n	800817a <KBD_get_pressed_key+0x1a>
	{
		// ƒåe je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// uspe≈°no (tj. vrnjen BUFFER_OK), potem je vrednost, ki jo mora funkcija
		// KBD_get_pressed_key() vrniti kar enaka vrednosti pomo≈æne spremenljivke "pressed_button".

		return pressed_button;
 8008176:	79fb      	ldrb	r3, [r7, #7]
 8008178:	e000      	b.n	800817c <KBD_get_pressed_key+0x1c>
		// ƒåe pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspe≈°no (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija KBD_get_pressed_key() mora vrniti kodo "BTN_NONE".

		return BTN_NONE;
 800817a:	2307      	movs	r3, #7
	}

}
 800817c:	4618      	mov	r0, r3
 800817e:	3708      	adds	r7, #8
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}
 8008184:	200007a4 	.word	0x200007a4

08008188 <KBD_demo_toggle_LEDs_if_buttons_pressed>:
// in se na te pritiske odzove s spremembo stanja ustrezne LEDice ("toggle").
//
// PAZITE: demo funkcija ne izvaja skeniranja tipkovnice! To je potrebno
// izvesti zunaj te funkcije.
void KBD_demo_toggle_LEDs_if_buttons_pressed(void)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b082      	sub	sp, #8
 800818c:	af00      	add	r7, sp, #0
	buttons_enum_t pressed_key;


	// Preberemo, katera tipka je bila pritisnjena nazadnje
	// (uporabite ustrezno KBD_ funkcijo).
	pressed_key = KBD_get_pressed_key() ;
 800818e:	f7ff ffe7 	bl	8008160 <KBD_get_pressed_key>
 8008192:	4603      	mov	r3, r0
 8008194:	71fb      	strb	r3, [r7, #7]


	// ƒåe je v pomo≈æni spremenljivki informacija o pritisku dejanske tipke,
	while (pressed_key != BTN_NONE)
 8008196:	e02e      	b.n	80081f6 <KBD_demo_toggle_LEDs_if_buttons_pressed+0x6e>
	{
		// spremenimo stanje ustrezne LEDice glede na to, katera tipka
		// je bila pritisnjena.
		switch ( pressed_key )
 8008198:	79fb      	ldrb	r3, [r7, #7]
 800819a:	2b05      	cmp	r3, #5
 800819c:	d826      	bhi.n	80081ec <KBD_demo_toggle_LEDs_if_buttons_pressed+0x64>
 800819e:	a201      	add	r2, pc, #4	; (adr r2, 80081a4 <KBD_demo_toggle_LEDs_if_buttons_pressed+0x1c>)
 80081a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081a4:	080081c5 	.word	0x080081c5
 80081a8:	080081bd 	.word	0x080081bd
 80081ac:	080081d5 	.word	0x080081d5
 80081b0:	080081e5 	.word	0x080081e5
 80081b4:	080081dd 	.word	0x080081dd
 80081b8:	080081cd 	.word	0x080081cd
		{
		  case BTN_OK:
			  LED_toggle(LED4);
 80081bc:	2004      	movs	r0, #4
 80081be:	f7ff f9f3 	bl	80075a8 <LED_toggle>
			  break;
 80081c2:	e014      	b.n	80081ee <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_ESC:
			  LED_toggle(LED5);
 80081c4:	2005      	movs	r0, #5
 80081c6:	f7ff f9ef 	bl	80075a8 <LED_toggle>
			  break;
 80081ca:	e010      	b.n	80081ee <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_UP:
			  LED_toggle(LED0);
 80081cc:	2000      	movs	r0, #0
 80081ce:	f7ff f9eb 	bl	80075a8 <LED_toggle>
			  break;
 80081d2:	e00c      	b.n	80081ee <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_RIGHT:
			  LED_toggle(LED1);
 80081d4:	2001      	movs	r0, #1
 80081d6:	f7ff f9e7 	bl	80075a8 <LED_toggle>
			  break;
 80081da:	e008      	b.n	80081ee <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_DOWN:
			  LED_toggle(LED2);
 80081dc:	2002      	movs	r0, #2
 80081de:	f7ff f9e3 	bl	80075a8 <LED_toggle>
			  break;
 80081e2:	e004      	b.n	80081ee <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_LEFT:
			  LED_toggle(LED3);
 80081e4:	2003      	movs	r0, #3
 80081e6:	f7ff f9df 	bl	80075a8 <LED_toggle>
			  break;
 80081ea:	e000      	b.n	80081ee <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>
		  // DOPOLNITE ≈°e za ostale tipke


		  default:
			  break;
 80081ec:	bf00      	nop
		}


		// Preberemo, ƒçe je bila morda pritisnjena ≈°e kaka tipka,
		// ki ≈°e ni bila obdelana.
		pressed_key =  KBD_get_pressed_key() ;
 80081ee:	f7ff ffb7 	bl	8008160 <KBD_get_pressed_key>
 80081f2:	4603      	mov	r3, r0
 80081f4:	71fb      	strb	r3, [r7, #7]
	while (pressed_key != BTN_NONE)
 80081f6:	79fb      	ldrb	r3, [r7, #7]
 80081f8:	2b07      	cmp	r3, #7
 80081fa:	d1cd      	bne.n	8008198 <KBD_demo_toggle_LEDs_if_buttons_pressed+0x10>

	}

}
 80081fc:	bf00      	nop
 80081fe:	bf00      	nop
 8008200:	3708      	adds	r7, #8
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop

08008208 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 8008208:	b580      	push	{r7, lr}
 800820a:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 800820c:	4b06      	ldr	r3, [pc, #24]	; (8008228 <LCD_IO_Init+0x20>)
 800820e:	2208      	movs	r2, #8
 8008210:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(120);
 8008212:	2078      	movs	r0, #120	; 0x78
 8008214:	f7f9 fb50 	bl	80018b8 <HAL_Delay>
	LCD_RST_HIGH();
 8008218:	4b03      	ldr	r3, [pc, #12]	; (8008228 <LCD_IO_Init+0x20>)
 800821a:	2208      	movs	r2, #8
 800821c:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 800821e:	2078      	movs	r0, #120	; 0x78
 8008220:	f7f9 fb4a 	bl	80018b8 <HAL_Delay>
}
 8008224:	bf00      	nop
 8008226:	bd80      	pop	{r7, pc}
 8008228:	48000c00 	.word	0x48000c00

0800822c <LCD_FillRect>:
 *
 * Funkcija izbere ≈æeleno obmoƒçje, potem pa tolikokrat po≈°lje izbrano barvo,
 * kolikor slikovnih toƒçk je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b086      	sub	sp, #24
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
 8008238:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* ≈†t. vseh pikslov     */
 800823a:	2002      	movs	r0, #2
 800823c:	f000 fb4c 	bl	80088d8 <ILI9341_GetParam>
 8008240:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko ≈°t. pikslov */
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	3301      	adds	r3, #1
 800824a:	6839      	ldr	r1, [r7, #0]
 800824c:	68ba      	ldr	r2, [r7, #8]
 800824e:	1a8a      	subs	r2, r1, r2
 8008250:	3201      	adds	r2, #1
 8008252:	fb02 f303 	mul.w	r3, r2, r3
 8008256:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 8008258:	697a      	ldr	r2, [r7, #20]
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	429a      	cmp	r2, r3
 800825e:	d901      	bls.n	8008264 <LCD_FillRect+0x38>
		pixel_count = max_count;
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	68b9      	ldr	r1, [r7, #8]
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f000 fa48 	bl	8008700 <ILI9341_SetDisplayWindow>

	ILI9341_SendRepeatedData(c, pixel_count);
 8008270:	8c3b      	ldrh	r3, [r7, #32]
 8008272:	6979      	ldr	r1, [r7, #20]
 8008274:	4618      	mov	r0, r3
 8008276:	f000 f9ec 	bl	8008652 <ILI9341_SendRepeatedData>
	//while (pixel_count) {
	//	LCD_IO_SendData((uint16_t *)&c, LCD_IO_DATA_WRITE_CYCLES);
	//	pixel_count--;
	//}
}
 800827a:	bf00      	nop
 800827c:	3718      	adds	r7, #24
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s ƒçrno barvo in nastavi bel tekst na ƒçrni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC)
 */
void LCD_Init()
{
 8008282:	b580      	push	{r7, lr}
 8008284:	af00      	add	r7, sp, #0
	// Resetiraj V/I linijo zaslona
	LCD_IO_Init();
 8008286:	f7ff ffbf 	bl	8008208 <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 800828a:	2103      	movs	r1, #3
 800828c:	2055      	movs	r0, #85	; 0x55
 800828e:	f000 fa99 	bl	80087c4 <ILI9341_Init>
	ILI9341_DisplayOn();
 8008292:	f000 fb14 	bl	80088be <ILI9341_DisplayOn>

	LCD_ClearScreen();
 8008296:	f000 f806 	bl	80082a6 <LCD_ClearScreen>
	// Gornja funkcija se bo zakljuƒçila pred izbrisom celega zaslona, ker si FMC zapomni vse
	// ukaze in sporoƒçi, da se je zakljuƒçil prenos, ne pa po≈°iljanje.
	// Brez zamika bo zaslon za trenutek utripnil belo. Prej:  HAL_Delay(25);
	ILI9341_WaitTransfer();
 800829a:	f000 fb09 	bl	80088b0 <ILI9341_WaitTransfer>

	// Inicializiramo ≈°e osvetlitev LCD zaslona.
	LCD_BKLT_init();
 800829e:	f000 f94b 	bl	8008538 <LCD_BKLT_init>
}
 80082a2:	bf00      	nop
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <LCD_ClearScreen>:

/*!
 * @brief Poƒçisti zaslon (prebarvaj s ƒçrno barvo)
 */
void LCD_ClearScreen()
{
 80082a6:	b590      	push	{r4, r7, lr}
 80082a8:	b083      	sub	sp, #12
 80082aa:	af02      	add	r7, sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 80082ac:	2000      	movs	r0, #0
 80082ae:	f000 fb13 	bl	80088d8 <ILI9341_GetParam>
 80082b2:	4604      	mov	r4, r0
 80082b4:	2001      	movs	r0, #1
 80082b6:	f000 fb0f 	bl	80088d8 <ILI9341_GetParam>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2200      	movs	r2, #0
 80082be:	9200      	str	r2, [sp, #0]
 80082c0:	4622      	mov	r2, r4
 80082c2:	2100      	movs	r1, #0
 80082c4:	2000      	movs	r0, #0
 80082c6:	f7ff ffb1 	bl	800822c <LCD_FillRect>
}
 80082ca:	bf00      	nop
 80082cc:	3704      	adds	r7, #4
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd90      	pop	{r4, r7, pc}

080082d2 <UserPixelSetFunction>:
// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------


// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b084      	sub	sp, #16
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	60f8      	str	r0, [r7, #12]
 80082da:	60b9      	str	r1, [r7, #8]
 80082dc:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	68b9      	ldr	r1, [r7, #8]
 80082e2:	2301      	movs	r3, #1
 80082e4:	2201      	movs	r2, #1
 80082e6:	f000 fa0b 	bl	8008700 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 80082ea:	1d3b      	adds	r3, r7, #4
 80082ec:	2101      	movs	r1, #1
 80082ee:	4618      	mov	r0, r3
 80082f0:	f000 f98d 	bl	800860e <ILI9341_SendData>
}
 80082f4:	bf00      	nop
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <_HW_FillFrame_>:


// Implementacija funkcije za izris pravokotnika na zaslon.
UG_RESULT _HW_FillFrame_(UG_S16 x, UG_S16 y, UG_S16 w, UG_S16 h, UG_COLOR c)
{
 80082fc:	b590      	push	{r4, r7, lr}
 80082fe:	b087      	sub	sp, #28
 8008300:	af02      	add	r7, sp, #8
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	607a      	str	r2, [r7, #4]
 8008308:	603b      	str	r3, [r7, #0]
	LCD_FillRect(x, y, w, h, c);
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	68b9      	ldr	r1, [r7, #8]
 800830e:	687a      	ldr	r2, [r7, #4]
 8008310:	683c      	ldr	r4, [r7, #0]
 8008312:	6a3b      	ldr	r3, [r7, #32]
 8008314:	b29b      	uxth	r3, r3
 8008316:	9300      	str	r3, [sp, #0]
 8008318:	4623      	mov	r3, r4
 800831a:	f7ff ff87 	bl	800822c <LCD_FillRect>

	return UG_RESULT_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	bd90      	pop	{r4, r7, pc}

08008328 <LCD_uGUI_init>:
// ------------ Inicializacija uGUI za delo z na≈°im zaslonom -------------------


// Inicializacija uGUI knji≈ænice za delo z na≈°im LCD zaslonom.
void LCD_uGUI_init(void)
{
 8008328:	b598      	push	{r3, r4, r7, lr}
 800832a:	af00      	add	r7, sp, #0


	// Inicializacija uGUI knji≈ænice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 800832c:	2000      	movs	r0, #0
 800832e:	f000 fad3 	bl	80088d8 <ILI9341_GetParam>
 8008332:	4603      	mov	r3, r0
 8008334:	461c      	mov	r4, r3
 8008336:	2001      	movs	r0, #1
 8008338:	f000 face 	bl	80088d8 <ILI9341_GetParam>
 800833c:	4603      	mov	r3, r0
 800833e:	4622      	mov	r2, r4
 8008340:	490b      	ldr	r1, [pc, #44]	; (8008370 <LCD_uGUI_init+0x48>)
 8008342:	480c      	ldr	r0, [pc, #48]	; (8008374 <LCD_uGUI_init+0x4c>)
 8008344:	f000 fb94 	bl	8008a70 <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 8008348:	480b      	ldr	r0, [pc, #44]	; (8008378 <LCD_uGUI_init+0x50>)
 800834a:	f000 fc11 	bl	8008b70 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 800834e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8008352:	f000 fefb 	bl	800914c <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);
 8008356:	2000      	movs	r0, #0
 8008358:	f000 ff08 	bl	800916c <UG_SetBackcolor>

	// Registracija funkcij za izris pravokotnika.
	UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
 800835c:	4907      	ldr	r1, [pc, #28]	; (800837c <LCD_uGUI_init+0x54>)
 800835e:	2001      	movs	r0, #1
 8008360:	f001 f9b8 	bl	80096d4 <UG_DriverRegister>
	UG_DriverEnable(DRIVER_FILL_FRAME);
 8008364:	2001      	movs	r0, #1
 8008366:	f001 f9d7 	bl	8009718 <UG_DriverEnable>
}
 800836a:	bf00      	nop
 800836c:	bd98      	pop	{r3, r4, r7, pc}
 800836e:	bf00      	nop
 8008370:	080082d3 	.word	0x080082d3
 8008374:	200007bc 	.word	0x200007bc
 8008378:	0801bd50 	.word	0x0801bd50
 800837c:	080082fd 	.word	0x080082fd

08008380 <LCD_uGUI_demo_Misko3>:



// Demonstracija izrisa grafike na zalon s pomoƒçjo uGUI knji≈ænice.
void LCD_uGUI_demo_Misko3(void)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b082      	sub	sp, #8
 8008384:	af00      	add	r7, sp, #0

	UG_FillScreen(C_BLACK);
 8008386:	2000      	movs	r0, #0
 8008388:	f000 fc0a 	bl	8008ba0 <UG_FillScreen>

	uint16_t pozicija_y=35, pozicija_x=150;
 800838c:	2323      	movs	r3, #35	; 0x23
 800838e:	80fb      	strh	r3, [r7, #6]
 8008390:	2396      	movs	r3, #150	; 0x96
 8008392:	80bb      	strh	r3, [r7, #4]

	UG_FontSelect(&FONT_32X53);
 8008394:	482a      	ldr	r0, [pc, #168]	; (8008440 <LCD_uGUI_demo_Misko3+0xc0>)
 8008396:	f000 fbeb 	bl	8008b70 <UG_FontSelect>
	UG_SetForecolor(C_VIOLET);
 800839a:	f64e 401d 	movw	r0, #60445	; 0xec1d
 800839e:	f000 fed5 	bl	800914c <UG_SetForecolor>
	UG_PutString(pozicija_x-90,pozicija_y,"M");
 80083a2:	88bb      	ldrh	r3, [r7, #4]
 80083a4:	3b5a      	subs	r3, #90	; 0x5a
 80083a6:	88f9      	ldrh	r1, [r7, #6]
 80083a8:	4a26      	ldr	r2, [pc, #152]	; (8008444 <LCD_uGUI_demo_Misko3+0xc4>)
 80083aa:	4618      	mov	r0, r3
 80083ac:	f000 fe44 	bl	8009038 <UG_PutString>

	UG_SetForecolor(C_BLUE);
 80083b0:	201f      	movs	r0, #31
 80083b2:	f000 fecb 	bl	800914c <UG_SetForecolor>
	UG_PutString(pozicija_x-60,pozicija_y,"i");
 80083b6:	88bb      	ldrh	r3, [r7, #4]
 80083b8:	3b3c      	subs	r3, #60	; 0x3c
 80083ba:	88f9      	ldrh	r1, [r7, #6]
 80083bc:	4a22      	ldr	r2, [pc, #136]	; (8008448 <LCD_uGUI_demo_Misko3+0xc8>)
 80083be:	4618      	mov	r0, r3
 80083c0:	f000 fe3a 	bl	8009038 <UG_PutString>

	UG_SetForecolor(C_CYAN);
 80083c4:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80083c8:	f000 fec0 	bl	800914c <UG_SetForecolor>
	UG_PutString(pozicija_x-30,pozicija_y,"S");
 80083cc:	88bb      	ldrh	r3, [r7, #4]
 80083ce:	3b1e      	subs	r3, #30
 80083d0:	88f9      	ldrh	r1, [r7, #6]
 80083d2:	4a1e      	ldr	r2, [pc, #120]	; (800844c <LCD_uGUI_demo_Misko3+0xcc>)
 80083d4:	4618      	mov	r0, r3
 80083d6:	f000 fe2f 	bl	8009038 <UG_PutString>

	UG_SetForecolor(C_GREEN);
 80083da:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80083de:	f000 feb5 	bl	800914c <UG_SetForecolor>
	UG_PutString(pozicija_x,pozicija_y,"K");
 80083e2:	88bb      	ldrh	r3, [r7, #4]
 80083e4:	88f9      	ldrh	r1, [r7, #6]
 80083e6:	4a1a      	ldr	r2, [pc, #104]	; (8008450 <LCD_uGUI_demo_Misko3+0xd0>)
 80083e8:	4618      	mov	r0, r3
 80083ea:	f000 fe25 	bl	8009038 <UG_PutString>

	UG_SetForecolor(C_YELLOW);
 80083ee:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80083f2:	f000 feab 	bl	800914c <UG_SetForecolor>
	UG_PutString(pozicija_x+30,pozicija_y,"o");
 80083f6:	88bb      	ldrh	r3, [r7, #4]
 80083f8:	331e      	adds	r3, #30
 80083fa:	88f9      	ldrh	r1, [r7, #6]
 80083fc:	4a15      	ldr	r2, [pc, #84]	; (8008454 <LCD_uGUI_demo_Misko3+0xd4>)
 80083fe:	4618      	mov	r0, r3
 8008400:	f000 fe1a 	bl	8009038 <UG_PutString>

	UG_SetForecolor(C_RED);
 8008404:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8008408:	f000 fea0 	bl	800914c <UG_SetForecolor>
	UG_PutString(pozicija_x+70,pozicija_y,"3");
 800840c:	88bb      	ldrh	r3, [r7, #4]
 800840e:	3346      	adds	r3, #70	; 0x46
 8008410:	88f9      	ldrh	r1, [r7, #6]
 8008412:	4a11      	ldr	r2, [pc, #68]	; (8008458 <LCD_uGUI_demo_Misko3+0xd8>)
 8008414:	4618      	mov	r0, r3
 8008416:	f000 fe0f 	bl	8009038 <UG_PutString>

	UG_SetForecolor(C_WHITE);
 800841a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800841e:	f000 fe95 	bl	800914c <UG_SetForecolor>
	UG_FontSelect(&FONT_16X26);
 8008422:	480e      	ldr	r0, [pc, #56]	; (800845c <LCD_uGUI_demo_Misko3+0xdc>)
 8008424:	f000 fba4 	bl	8008b70 <UG_FontSelect>
	UG_PutString(10, pozicija_y+50,"To mi deli, Borut!");
 8008428:	88fb      	ldrh	r3, [r7, #6]
 800842a:	3332      	adds	r3, #50	; 0x32
 800842c:	4a0c      	ldr	r2, [pc, #48]	; (8008460 <LCD_uGUI_demo_Misko3+0xe0>)
 800842e:	4619      	mov	r1, r3
 8008430:	200a      	movs	r0, #10
 8008432:	f000 fe01 	bl	8009038 <UG_PutString>

}
 8008436:	bf00      	nop
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	0801bd88 	.word	0x0801bd88
 8008444:	0800a8a8 	.word	0x0800a8a8
 8008448:	0800a8ac 	.word	0x0800a8ac
 800844c:	0800a8b0 	.word	0x0800a8b0
 8008450:	0800a8b4 	.word	0x0800a8b4
 8008454:	0800a8b8 	.word	0x0800a8b8
 8008458:	0800a8bc 	.word	0x0800a8bc
 800845c:	0801bd6c 	.word	0x0801bd6c
 8008460:	0800a8c0 	.word	0x0800a8c0

08008464 <LCD_TCH_demo>:

// Demonstracija detekcije pritiska na LCD zaslon. Funkcija je nastavljena tako,
// da s pomoƒçjo "polling" pristopa zaznavamo pritisk na zaslon ter nato na to
// mesto izri≈°emo krogec s pomoƒçjo uGUI knji≈ænice.
void LCD_TCH_demo(void)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b082      	sub	sp, #8
 8008468:	af00      	add	r7, sp, #0
	// Pomo≈æni spremenljivki, za hranjenje koordinat pritiska.
	uint16_t x = 0, y = 0;
 800846a:	2300      	movs	r3, #0
 800846c:	80fb      	strh	r3, [r7, #6]
 800846e:	2300      	movs	r3, #0
 8008470:	80bb      	strh	r3, [r7, #4]


	// Poskusimo prebrati koordinate pritiska. Branje bo uspe≈°no le,
	// ƒçe je trenutno prisoten pritisk na zaslon.
	if ( XPT2046_touch_get_coordinates_if_pressed(&x, &y) )
 8008472:	1d3a      	adds	r2, r7, #4
 8008474:	1dbb      	adds	r3, r7, #6
 8008476:	4611      	mov	r1, r2
 8008478:	4618      	mov	r0, r3
 800847a:	f7ff fb59 	bl	8007b30 <XPT2046_touch_get_coordinates_if_pressed>
 800847e:	4603      	mov	r3, r0
 8008480:	2b00      	cmp	r3, #0
 8008482:	d012      	beq.n	80084aa <LCD_TCH_demo+0x46>
	{

		// in na to mesto pritiska nari≈°emo krogec s pomoƒçjo uGUI funkcij.
		UG_FillCircle(x,y, 2, C_GREEN);
 8008484:	88fb      	ldrh	r3, [r7, #6]
 8008486:	4618      	mov	r0, r3
 8008488:	88bb      	ldrh	r3, [r7, #4]
 800848a:	4619      	mov	r1, r3
 800848c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8008490:	2202      	movs	r2, #2
 8008492:	f000 fc95 	bl	8008dc0 <UG_FillCircle>

		// Izpi≈°emo lokacijo ≈°e preko SCI vmesnika.
		printf("x = %d\n", x);
 8008496:	88fb      	ldrh	r3, [r7, #6]
 8008498:	4619      	mov	r1, r3
 800849a:	4807      	ldr	r0, [pc, #28]	; (80084b8 <LCD_TCH_demo+0x54>)
 800849c:	f001 f99c 	bl	80097d8 <iprintf>
		printf("y = %d\n", y);
 80084a0:	88bb      	ldrh	r3, [r7, #4]
 80084a2:	4619      	mov	r1, r3
 80084a4:	4805      	ldr	r0, [pc, #20]	; (80084bc <LCD_TCH_demo+0x58>)
 80084a6:	f001 f997 	bl	80097d8 <iprintf>

	}

	// Dodamo nekoliko ƒçasovne zakasnitve pred morebitnim naslednjim
	// poizvedovanjem o lokaciji pritiska.
	HAL_Delay(10);
 80084aa:	200a      	movs	r0, #10
 80084ac:	f7f9 fa04 	bl	80018b8 <HAL_Delay>
}
 80084b0:	bf00      	nop
 80084b2:	3708      	adds	r7, #8
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	0800a8d4 	.word	0x0800a8d4
 80084bc:	0800a8dc 	.word	0x0800a8dc

080084c0 <LL_TIM_EnableCounter>:
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f043 0201 	orr.w	r2, r3, #1
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	601a      	str	r2, [r3, #0]
}
 80084d4:	bf00      	nop
 80084d6:	370c      	adds	r7, #12
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr

080084e0 <LL_TIM_CC_EnableChannel>:
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6a1a      	ldr	r2, [r3, #32]
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	431a      	orrs	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	621a      	str	r2, [r3, #32]
}
 80084f6:	bf00      	nop
 80084f8:	370c      	adds	r7, #12
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr

08008502 <LL_TIM_OC_SetCompareCH1>:
{
 8008502:	b480      	push	{r7}
 8008504:	b083      	sub	sp, #12
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
 800850a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008512:	bf00      	nop
 8008514:	370c      	adds	r7, #12
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr

0800851e <LL_TIM_OC_GetCompareCH1>:
{
 800851e:	b480      	push	{r7}
 8008520:	b083      	sub	sp, #12
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 800852a:	4618      	mov	r0, r3
 800852c:	370c      	adds	r7, #12
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
	...

08008538 <LCD_BKLT_init>:

// Funkcija LCD_BKLT_init() poskrbi za inicializacijo "handle" strukture za upravljanje LCD osvetlitve,
// za omogoƒçitev delovanja ƒçasovnika, omogoƒçitev delovanja kanala ƒçasovnika ter za doloƒçitev zaƒçetne
// vrednosti jakosti osvetlitve LCD zaslona ob inicializaciji sistema.
void LCD_BKLT_init(void)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	af00      	add	r7, sp, #0
		// --- Specifikacija ƒçasovnika ter kanala ƒçasovnika ---
		//
		// Ti dva parametra strukture doloƒçimo s pred-definiranima makrojema iz LL knji≈ænice,
		// podobno kot smo to storili v prej≈°njih vajah.
		// Pozor: kanala ne podamo s ≈°tevilko, temveƒç z masko.
		LCD_backlight.timer = TIM4 ;
 800853c:	4b0f      	ldr	r3, [pc, #60]	; (800857c <LCD_BKLT_init+0x44>)
 800853e:	4a10      	ldr	r2, [pc, #64]	; (8008580 <LCD_BKLT_init+0x48>)
 8008540:	601a      	str	r2, [r3, #0]
		LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		// namig: poglejte komentar pri implementaciji funkcije LL_TIM_CC_EnableChannel()
 8008542:	4b0e      	ldr	r3, [pc, #56]	; (800857c <LCD_BKLT_init+0x44>)
 8008544:	2201      	movs	r2, #1
 8008546:	605a      	str	r2, [r3, #4]

		// --- Specifikacija LL funkcij za delo s kanalom ƒçasovnika ---
		//
		// Kazalca na funkciji inicializiramo s pomoƒçjo imen LL funkcij za nastavitev in
		// branje vrednosti za primerjavo (angl. compare value).
		LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 8008548:	4b0c      	ldr	r3, [pc, #48]	; (800857c <LCD_BKLT_init+0x44>)
 800854a:	4a0e      	ldr	r2, [pc, #56]	; (8008584 <LCD_BKLT_init+0x4c>)
 800854c:	609a      	str	r2, [r3, #8]
		LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 800854e:	4b0b      	ldr	r3, [pc, #44]	; (800857c <LCD_BKLT_init+0x44>)
 8008550:	4a0d      	ldr	r2, [pc, #52]	; (8008588 <LCD_BKLT_init+0x50>)
 8008552:	60da      	str	r2, [r3, #12]


		// --- Specifikacija privzete vrednosti za osvetlitev zaslona ---
		//
		LCD_backlight.default_brightness = 100;		// podano v procentih
 8008554:	4b09      	ldr	r3, [pc, #36]	; (800857c <LCD_BKLT_init+0x44>)
 8008556:	2264      	movs	r2, #100	; 0x64
 8008558:	741a      	strb	r2, [r3, #16]
	// 2. Omogoƒçitev delovanja ƒçasovnika, da priƒçne s ≈°tetjem.

		// Uporabimo ustrezno LL funkcijo.

			// DOPOLNI done
		LL_TIM_EnableCounter (LCD_backlight.timer);
 800855a:	4b08      	ldr	r3, [pc, #32]	; (800857c <LCD_BKLT_init+0x44>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4618      	mov	r0, r3
 8008560:	f7ff ffae 	bl	80084c0 <LL_TIM_EnableCounter>
	// 3. Vklop osvetlitve LCD zaslona s privzeto jakostjo osvetlitve.

		// Tu si lahko pomagamo kar z ustrezno LCD_BKLT_ za vklop osvetlitve.

			// DOPOLNI done
		LCD_BKLT_on();
 8008564:	f000 f812 	bl	800858c <LCD_BKLT_on>
		// Ta kanal ƒçasovnika bo poskrbel za generacijo PWM signala na pinu mikrokrmilnika
		// po principu primerjanja vrednosti (angl. output compare functionality).
		// Uporabite ustrezno LL funkcijo.

			// DOPOLNI ???????????
		LL_TIM_CC_EnableChannel (LCD_backlight.timer, LCD_backlight.timer_channel);
 8008568:	4b04      	ldr	r3, [pc, #16]	; (800857c <LCD_BKLT_init+0x44>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a03      	ldr	r2, [pc, #12]	; (800857c <LCD_BKLT_init+0x44>)
 800856e:	6852      	ldr	r2, [r2, #4]
 8008570:	4611      	mov	r1, r2
 8008572:	4618      	mov	r0, r3
 8008574:	f7ff ffb4 	bl	80084e0 <LL_TIM_CC_EnableChannel>

}
 8008578:	bf00      	nop
 800857a:	bd80      	pop	{r7, pc}
 800857c:	20000848 	.word	0x20000848
 8008580:	40000800 	.word	0x40000800
 8008584:	08008503 	.word	0x08008503
 8008588:	0800851f 	.word	0x0800851f

0800858c <LCD_BKLT_on>:


// Funkcija LCD_BKLT_on() pri≈æge osvetlitev LED zaslona in nastavi jakost
// osvetlitve na specificirano privzeto vrednost ("default value").
void LCD_BKLT_on(void)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	af00      	add	r7, sp, #0
	// DOPOLNI	done

	LCD_backlight.SetCompare( LCD_backlight.timer,  LCD_backlight.default_brightness );
 8008590:	4b04      	ldr	r3, [pc, #16]	; (80085a4 <LCD_BKLT_on+0x18>)
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	4a03      	ldr	r2, [pc, #12]	; (80085a4 <LCD_BKLT_on+0x18>)
 8008596:	6812      	ldr	r2, [r2, #0]
 8008598:	4902      	ldr	r1, [pc, #8]	; (80085a4 <LCD_BKLT_on+0x18>)
 800859a:	7c09      	ldrb	r1, [r1, #16]
 800859c:	4610      	mov	r0, r2
 800859e:	4798      	blx	r3
}
 80085a0:	bf00      	nop
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	20000848 	.word	0x20000848

080085a8 <FMC_BANK1_SetAddress>:
 * @brief Nastavi spominski naslov enote FSMC
 * @param address ≈æelen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress (LCD_IO_Data_t address)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	4603      	mov	r3, r0
 80085b0:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80085b2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80085b6:	88fb      	ldrh	r3, [r7, #6]
 80085b8:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80085ba:	f3bf 8f4f 	dsb	sy
}
 80085be:	bf00      	nop

	// Poƒçakaj na sinhronizacijo pomnilnika
	__DSB();
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <FMC_BANK1_WriteData>:
 * @brief Pi≈°i v register enote FSMC
 * @param data ≈æelen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	4603      	mov	r3, r0
 80085d4:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80085d6:	4a06      	ldr	r2, [pc, #24]	; (80085f0 <FMC_BANK1_WriteData+0x24>)
 80085d8:	88fb      	ldrh	r3, [r7, #6]
 80085da:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80085dc:	f3bf 8f4f 	dsb	sy
}
 80085e0:	bf00      	nop

	// Poƒçakaj na sinhronizacijo pomnilnika
	__DSB();
}
 80085e2:	bf00      	nop
 80085e4:	370c      	adds	r7, #12
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop
 80085f0:	60010000 	.word	0x60010000

080085f4 <ILI9341_SetAddress>:
/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje dol≈æine podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	881b      	ldrh	r3, [r3, #0]
 8008600:	4618      	mov	r0, r3
 8008602:	f7ff ffd1 	bl	80085a8 <FMC_BANK1_SetAddress>
}
 8008606:	bf00      	nop
 8008608:	3708      	adds	r7, #8
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <ILI9341_SendData>:
 * @brief Pi≈°i tabelo v grafiƒçni pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dol≈æina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b084      	sub	sp, #16
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
 8008616:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8008618:	2301      	movs	r3, #1
 800861a:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length/increment); i += increment)
 800861c:	2300      	movs	r3, #0
 800861e:	60fb      	str	r3, [r7, #12]
 8008620:	e00b      	b.n	800863a <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	005b      	lsls	r3, r3, #1
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	4413      	add	r3, r2
 800862a:	881b      	ldrh	r3, [r3, #0]
 800862c:	4618      	mov	r0, r3
 800862e:	f7ff ffcd 	bl	80085cc <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8008632:	7afb      	ldrb	r3, [r7, #11]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	4413      	add	r3, r2
 8008638:	60fb      	str	r3, [r7, #12]
 800863a:	7afb      	ldrb	r3, [r7, #11]
 800863c:	683a      	ldr	r2, [r7, #0]
 800863e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	429a      	cmp	r2, r3
 8008646:	d3ec      	bcc.n	8008622 <ILI9341_SendData+0x14>
}
 8008648:	bf00      	nop
 800864a:	bf00      	nop
 800864c:	3710      	adds	r7, #16
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <ILI9341_SendRepeatedData>:
 * @brief Veƒçkrat zapi≈°i isti podatek v grafiƒçni pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies ≈°tevilo kopij, ki se po≈°ljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b084      	sub	sp, #16
 8008656:	af00      	add	r7, sp, #0
 8008658:	4603      	mov	r3, r0
 800865a:	6039      	str	r1, [r7, #0]
 800865c:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 800865e:	2301      	movs	r3, #1
 8008660:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8008662:	2300      	movs	r3, #0
 8008664:	60fb      	str	r3, [r7, #12]
 8008666:	e007      	b.n	8008678 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 8008668:	88fb      	ldrh	r3, [r7, #6]
 800866a:	4618      	mov	r0, r3
 800866c:	f7ff ffae 	bl	80085cc <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8008670:	7afb      	ldrb	r3, [r7, #11]
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	4413      	add	r3, r2
 8008676:	60fb      	str	r3, [r7, #12]
 8008678:	7afb      	ldrb	r3, [r7, #11]
 800867a:	683a      	ldr	r2, [r7, #0]
 800867c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	429a      	cmp	r2, r3
 8008684:	d3f0      	bcc.n	8008668 <ILI9341_SendRepeatedData+0x16>
}
 8008686:	bf00      	nop
 8008688:	bf00      	nop
 800868a:	3710      	adds	r7, #16
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <ILI9341_SetOrientation>:
/*!
  * @brief  Nastavi orientacijo zaslona.
  * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
  */
void ILI9341_SetOrientation(uint32_t orientation)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 8008698:	2336      	movs	r3, #54	; 0x36
 800869a:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 800869c:	4a16      	ldr	r2, [pc, #88]	; (80086f8 <ILI9341_SetOrientation+0x68>)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 80086a8:	f107 030e 	add.w	r3, r7, #14
 80086ac:	4618      	mov	r0, r3
 80086ae:	f7ff ffa1 	bl	80085f4 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 80086b2:	f107 030c 	add.w	r3, r7, #12
 80086b6:	2101      	movs	r1, #1
 80086b8:	4618      	mov	r0, r3
 80086ba:	f7ff ffa8 	bl	800860e <ILI9341_SendData>

	switch (orientation) {
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d002      	beq.n	80086ca <ILI9341_SetOrientation+0x3a>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2b03      	cmp	r3, #3
 80086c8:	d107      	bne.n	80086da <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width  = ILI9341_HEIGHT;
 80086ca:	4b0c      	ldr	r3, [pc, #48]	; (80086fc <ILI9341_SetOrientation+0x6c>)
 80086cc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80086d0:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 80086d2:	4b0a      	ldr	r3, [pc, #40]	; (80086fc <ILI9341_SetOrientation+0x6c>)
 80086d4:	22f0      	movs	r2, #240	; 0xf0
 80086d6:	605a      	str	r2, [r3, #4]
		break;
 80086d8:	e007      	b.n	80086ea <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width  = ILI9341_WIDTH;
 80086da:	4b08      	ldr	r3, [pc, #32]	; (80086fc <ILI9341_SetOrientation+0x6c>)
 80086dc:	22f0      	movs	r2, #240	; 0xf0
 80086de:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 80086e0:	4b06      	ldr	r3, [pc, #24]	; (80086fc <ILI9341_SetOrientation+0x6c>)
 80086e2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80086e6:	605a      	str	r2, [r3, #4]
		break;
 80086e8:	bf00      	nop
	}
	LCD.orientation = orientation;
 80086ea:	4a04      	ldr	r2, [pc, #16]	; (80086fc <ILI9341_SetOrientation+0x6c>)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6093      	str	r3, [r2, #8]
}
 80086f0:	bf00      	nop
 80086f2:	3710      	adds	r7, #16
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	2000000c 	.word	0x2000000c
 80086fc:	2000085c 	.word	0x2000085c

08008700 <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodi≈°ƒça
  * @param  Height vi≈°ina okna
  * @param  Width  ≈°irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b088      	sub	sp, #32
 8008704:	af00      	add	r7, sp, #0
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	60b9      	str	r1, [r7, #8]
 800870a:	607a      	str	r2, [r7, #4]
 800870c:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 800870e:	232a      	movs	r3, #42	; 0x2a
 8008710:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	0a1b      	lsrs	r3, r3, #8
 8008716:	b29b      	uxth	r3, r3
 8008718:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	b29b      	uxth	r3, r3
 800871e:	b2db      	uxtb	r3, r3
 8008720:	b29b      	uxth	r3, r3
 8008722:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8008724:	68fa      	ldr	r2, [r7, #12]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	4413      	add	r3, r2
 800872a:	3b01      	subs	r3, #1
 800872c:	0a1b      	lsrs	r3, r3, #8
 800872e:	b29b      	uxth	r3, r3
 8008730:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	b29a      	uxth	r2, r3
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	b29b      	uxth	r3, r3
 800873a:	4413      	add	r3, r2
 800873c:	b29b      	uxth	r3, r3
 800873e:	3b01      	subs	r3, #1
 8008740:	b29b      	uxth	r3, r3
 8008742:	b2db      	uxtb	r3, r3
 8008744:	b29b      	uxth	r3, r3
 8008746:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8008748:	f107 031e 	add.w	r3, r7, #30
 800874c:	4618      	mov	r0, r3
 800874e:	f7ff ff51 	bl	80085f4 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8008752:	f107 0314 	add.w	r3, r7, #20
 8008756:	2104      	movs	r1, #4
 8008758:	4618      	mov	r0, r3
 800875a:	f7ff ff58 	bl	800860e <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 800875e:	232b      	movs	r3, #43	; 0x2b
 8008760:	83fb      	strh	r3, [r7, #30]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	0a1b      	lsrs	r3, r3, #8
 8008766:	b29b      	uxth	r3, r3
 8008768:	82bb      	strh	r3, [r7, #20]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	b29b      	uxth	r3, r3
 800876e:	b2db      	uxtb	r3, r3
 8008770:	b29b      	uxth	r3, r3
 8008772:	82fb      	strh	r3, [r7, #22]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	4413      	add	r3, r2
 800877a:	3b01      	subs	r3, #1
 800877c:	0a1b      	lsrs	r3, r3, #8
 800877e:	b29b      	uxth	r3, r3
 8008780:	833b      	strh	r3, [r7, #24]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	b29a      	uxth	r2, r3
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	b29b      	uxth	r3, r3
 800878a:	4413      	add	r3, r2
 800878c:	b29b      	uxth	r3, r3
 800878e:	3b01      	subs	r3, #1
 8008790:	b29b      	uxth	r3, r3
 8008792:	b2db      	uxtb	r3, r3
 8008794:	b29b      	uxth	r3, r3
 8008796:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8008798:	f107 031e 	add.w	r3, r7, #30
 800879c:	4618      	mov	r0, r3
 800879e:	f7ff ff29 	bl	80085f4 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 80087a2:	f107 0314 	add.w	r3, r7, #20
 80087a6:	2104      	movs	r1, #4
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7ff ff30 	bl	800860e <ILI9341_SendData>

	// Zapusti nastavitev okna v naƒçinu za vpis barve v GRAM
	command = ILI9341_GRAM;
 80087ae:	232c      	movs	r3, #44	; 0x2c
 80087b0:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 80087b2:	f107 031e 	add.w	r3, r7, #30
 80087b6:	4618      	mov	r0, r3
 80087b8:	f7ff ff1c 	bl	80085f4 <ILI9341_SetAddress>
}
 80087bc:	bf00      	nop
 80087be:	3720      	adds	r7, #32
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <ILI9341_Init>:
  * @param  color_space ≈æelen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b086      	sub	sp, #24
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 80087ce:	6838      	ldr	r0, [r7, #0]
 80087d0:	f7ff ff5e 	bl	8008690 <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 80087d4:	4b35      	ldr	r3, [pc, #212]	; (80088ac <ILI9341_Init+0xe8>)
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	4b34      	ldr	r3, [pc, #208]	; (80088ac <ILI9341_Init+0xe8>)
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	2100      	movs	r1, #0
 80087de:	2000      	movs	r0, #0
 80087e0:	f7ff ff8e 	bl	8008700 <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 80087e4:	2311      	movs	r3, #17
 80087e6:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 80087e8:	f107 0316 	add.w	r3, r7, #22
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7ff ff01 	bl	80085f4 <ILI9341_SetAddress>
	HAL_Delay(200);
 80087f2:	20c8      	movs	r0, #200	; 0xc8
 80087f4:	f7f9 f860 	bl	80018b8 <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 80087f8:	2313      	movs	r3, #19
 80087fa:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 80087fc:	f107 0316 	add.w	r3, r7, #22
 8008800:	4618      	mov	r0, r3
 8008802:	f7ff fef7 	bl	80085f4 <ILI9341_SetAddress>
	HAL_Delay(100);
 8008806:	2064      	movs	r0, #100	; 0x64
 8008808:	f7f9 f856 	bl	80018b8 <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 800880c:	233a      	movs	r3, #58	; 0x3a
 800880e:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	b29b      	uxth	r3, r3
 8008814:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8008816:	f107 0316 	add.w	r3, r7, #22
 800881a:	4618      	mov	r0, r3
 800881c:	f7ff feea 	bl	80085f4 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8008820:	f107 030c 	add.w	r3, r7, #12
 8008824:	2101      	movs	r1, #1
 8008826:	4618      	mov	r0, r3
 8008828:	f7ff fef1 	bl	800860e <ILI9341_SendData>
	HAL_Delay(100);
 800882c:	2064      	movs	r0, #100	; 0x64
 800882e:	f7f9 f843 	bl	80018b8 <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 8008832:	23f6      	movs	r3, #246	; 0xf6
 8008834:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 8008836:	2349      	movs	r3, #73	; 0x49
 8008838:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 800883a:	2300      	movs	r3, #0
 800883c:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 800883e:	2320      	movs	r3, #32
 8008840:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 8008842:	f107 0316 	add.w	r3, r7, #22
 8008846:	4618      	mov	r0, r3
 8008848:	f7ff fed4 	bl	80085f4 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 800884c:	f107 030c 	add.w	r3, r7, #12
 8008850:	2103      	movs	r1, #3
 8008852:	4618      	mov	r0, r3
 8008854:	f7ff fedb 	bl	800860e <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 8008858:	2335      	movs	r3, #53	; 0x35
 800885a:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 800885c:	2301      	movs	r3, #1
 800885e:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8008860:	f107 0316 	add.w	r3, r7, #22
 8008864:	4618      	mov	r0, r3
 8008866:	f7ff fec5 	bl	80085f4 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 800886a:	f107 030c 	add.w	r3, r7, #12
 800886e:	2101      	movs	r1, #1
 8008870:	4618      	mov	r0, r3
 8008872:	f7ff fecc 	bl	800860e <ILI9341_SendData>
	HAL_Delay(100);
 8008876:	2064      	movs	r0, #100	; 0x64
 8008878:	f7f9 f81e 	bl	80018b8 <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 800887c:	2344      	movs	r3, #68	; 0x44
 800887e:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 8008880:	2300      	movs	r3, #0
 8008882:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8008884:	2300      	movs	r3, #0
 8008886:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 8008888:	f107 0316 	add.w	r3, r7, #22
 800888c:	4618      	mov	r0, r3
 800888e:	f7ff feb1 	bl	80085f4 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 8008892:	f107 030c 	add.w	r3, r7, #12
 8008896:	2102      	movs	r1, #2
 8008898:	4618      	mov	r0, r3
 800889a:	f7ff feb8 	bl	800860e <ILI9341_SendData>
	HAL_Delay(100);
 800889e:	2064      	movs	r0, #100	; 0x64
 80088a0:	f7f9 f80a 	bl	80018b8 <HAL_Delay>
}
 80088a4:	bf00      	nop
 80088a6:	3718      	adds	r7, #24
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}
 80088ac:	2000085c 	.word	0x2000085c

080088b0 <ILI9341_WaitTransfer>:

//! @brief Poƒçakaj na prenos podatka FSMC->Ili9341. Mo≈æne dodelave.
void ILI9341_WaitTransfer()
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naƒçeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 80088b4:	2032      	movs	r0, #50	; 0x32
 80088b6:	f7f8 ffff 	bl	80018b8 <HAL_Delay>
}
 80088ba:	bf00      	nop
 80088bc:	bd80      	pop	{r7, pc}

080088be <ILI9341_DisplayOn>:

//! @brief Strojno omogoƒçi zaslon
void ILI9341_DisplayOn()
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b082      	sub	sp, #8
 80088c2:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 80088c4:	2329      	movs	r3, #41	; 0x29
 80088c6:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 80088c8:	1dbb      	adds	r3, r7, #6
 80088ca:	4618      	mov	r0, r3
 80088cc:	f7ff fe92 	bl	80085f4 <ILI9341_SetAddress>
}
 80088d0:	bf00      	nop
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <ILI9341_GetParam>:
 *
 * Mo≈æne opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
 80088d8:	b480      	push	{r7}
 80088da:	b085      	sub	sp, #20
 80088dc:	af00      	add	r7, sp, #0
 80088de:	4603      	mov	r3, r0
 80088e0:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 80088e2:	2300      	movs	r3, #0
 80088e4:	60fb      	str	r3, [r7, #12]

	switch (param) {
 80088e6:	79fb      	ldrb	r3, [r7, #7]
 80088e8:	2b03      	cmp	r3, #3
 80088ea:	d81b      	bhi.n	8008924 <ILI9341_GetParam+0x4c>
 80088ec:	a201      	add	r2, pc, #4	; (adr r2, 80088f4 <ILI9341_GetParam+0x1c>)
 80088ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088f2:	bf00      	nop
 80088f4:	08008905 	.word	0x08008905
 80088f8:	0800890d 	.word	0x0800890d
 80088fc:	08008915 	.word	0x08008915
 8008900:	0800891d 	.word	0x0800891d
	case LCD_WIDTH:
		value = LCD.width;
 8008904:	4b0b      	ldr	r3, [pc, #44]	; (8008934 <ILI9341_GetParam+0x5c>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	60fb      	str	r3, [r7, #12]
		break;
 800890a:	e00c      	b.n	8008926 <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 800890c:	4b09      	ldr	r3, [pc, #36]	; (8008934 <ILI9341_GetParam+0x5c>)
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	60fb      	str	r3, [r7, #12]
		break;
 8008912:	e008      	b.n	8008926 <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 8008914:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8008918:	60fb      	str	r3, [r7, #12]
		break;
 800891a:	e004      	b.n	8008926 <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 800891c:	4b05      	ldr	r3, [pc, #20]	; (8008934 <ILI9341_GetParam+0x5c>)
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	60fb      	str	r3, [r7, #12]
		break;
 8008922:	e000      	b.n	8008926 <ILI9341_GetParam+0x4e>
	default:
		break;
 8008924:	bf00      	nop
	}

	return value;
 8008926:	68fb      	ldr	r3, [r7, #12]
}
 8008928:	4618      	mov	r0, r3
 800892a:	3714      	adds	r7, #20
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr
 8008934:	2000085c 	.word	0x2000085c

08008938 <LL_TIM_EnableCounter>:
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f043 0201 	orr.w	r2, r3, #1
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	601a      	str	r2, [r3, #0]
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <LL_TIM_EnableIT_UPDATE>:
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	f043 0201 	orr.w	r2, r3, #1
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	60da      	str	r2, [r3, #12]
}
 800896c:	bf00      	nop
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <PSERV_init>:



//	Funkcije
void PSERV_init(void) //i
{
 8008978:	b580      	push	{r7, lr}
 800897a:	af00      	add	r7, sp, #0
	PService.Timer = TIM6;
 800897c:	4b04      	ldr	r3, [pc, #16]	; (8008990 <PSERV_init+0x18>)
 800897e:	4a05      	ldr	r2, [pc, #20]	; (8008994 <PSERV_init+0x1c>)
 8008980:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter (PService.Timer);
 8008982:	4b03      	ldr	r3, [pc, #12]	; (8008990 <PSERV_init+0x18>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4618      	mov	r0, r3
 8008988:	f7ff ffd6 	bl	8008938 <LL_TIM_EnableCounter>
}
 800898c:	bf00      	nop
 800898e:	bd80      	pop	{r7, pc}
 8008990:	20000868 	.word	0x20000868
 8008994:	40001000 	.word	0x40001000

08008998 <PSERV_enable>:



void PSERV_enable(void)  //ii
{
 8008998:	b580      	push	{r7, lr}
 800899a:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE (PService.Timer);
 800899c:	4b03      	ldr	r3, [pc, #12]	; (80089ac <PSERV_enable+0x14>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7ff ffd9 	bl	8008958 <LL_TIM_EnableIT_UPDATE>
}
 80089a6:	bf00      	nop
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	20000868 	.word	0x20000868

080089b0 <PSERV_run_services_Callback>:
{
	LL_TIM_DisableIT_UPDATE (PService.Timer);
}

void PSERV_run_services_Callback(void) //iv
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	af00      	add	r7, sp, #0
	KBD_scan();
 80089b4:	f7ff fb70 	bl	8008098 <KBD_scan>
	KBD_demo_toggle_LEDs_if_buttons_pressed();
 80089b8:	f7ff fbe6 	bl	8008188 <KBD_demo_toggle_LEDs_if_buttons_pressed>
	JOY_scan_button();
 80089bc:	f7ff f9da 	bl	8007d74 <JOY_scan_button>
}
 80089c0:	bf00      	nop
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <TIMUT_stopwatch_set_time_mark>:
// Funkcija TIMUT_stopwatch_set_time_mark() si zabele≈æi trenutno
// vrednost SysTick ≈°tevca in tako na nek naƒçin postavi "ƒçasovni zaznamek"
// (angl. time mark), v katerem trenutku smo z uro ≈°toparico priƒçeli
// meriti ƒças (tj. "≈°topati").
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
	stopwatch->time_mark = HAL_GetTick() ;
 80089cc:	f7f8 ff68 	bl	80018a0 <HAL_GetTick>
 80089d0:	4602      	mov	r2, r0
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	601a      	str	r2, [r3, #0]
} // a mamo kje init za ≈°toparco
 80089d6:	bf00      	nop
 80089d8:	3708      	adds	r7, #8
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}

080089de <TIMUT_stopwatch_update>:


// Funkcija TIMUT_stopwatch_update() posodobi vrednost preteƒçenega
// ƒçasa od trenutka, kjer smo postavili ƒçasovni zaznamek ("time mark").
void TIMUT_stopwatch_update(stopwatch_handle_t *stopwatch)
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b082      	sub	sp, #8
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark; // nevem ƒçe fix
 80089e6:	f7f8 ff5b 	bl	80018a0 <HAL_GetTick>
 80089ea:	4602      	mov	r2, r0
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	1ad2      	subs	r2, r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	605a      	str	r2, [r3, #4]
}
 80089f6:	bf00      	nop
 80089f8:	3708      	adds	r7, #8
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}

080089fe <TIMUT_stopwatch_has_X_ms_passed>:
// Funkcija TIMUT_stopwatch_has_X_ms_passed() preveri, ali je od postavitve
// ƒçasovnega zaznamka ≈æe preteklo "x" milisekund, kjer pa je "x" vrednost
// vhodnega parametra funkcije. Funkcija vrne vrednost 1, ƒçe je ≈æe preteklo
// "x" milisekund, sicer pa vrne 0.
uint8_t TIMUT_stopwatch_has_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 80089fe:	b580      	push	{r7, lr}
 8008a00:	b082      	sub	sp, #8
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
 8008a06:	6039      	str	r1, [r7, #0]
	// Najprej je potrebno posodobiti vrednost preteƒçenega ƒçasa.
	// Uporabite ustrezno TIMUT_ funkcijo zgoraj.

		// DOPOLNI
	TIMUT_stopwatch_update(stopwatch);
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f7ff ffe8 	bl	80089de <TIMUT_stopwatch_update>

	// Nato se pa preveri, ƒçe je preteƒçeni ƒças veƒçji ali manj≈°i od "x" milisekund.
	if ( stopwatch->elapsed_time >= x) //men je logiƒçno da je > ali =
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d801      	bhi.n	8008a1c <TIMUT_stopwatch_has_X_ms_passed+0x1e>
	{
		return 1;	// preteƒçeni ƒças je veƒçji od "x" milisekund
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e000      	b.n	8008a1e <TIMUT_stopwatch_has_X_ms_passed+0x20>
	}
	else
	{
		return 0;	// preteƒçeni ƒças je manj≈°i od "x" milisekund
 8008a1c:	2300      	movs	r3, #0
	}

}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3708      	adds	r7, #8
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}

08008a26 <TIMUT_stopwatch_has_another_X_ms_passed>:
// dol≈æine "x" in hkrati z njo ugotavljamo, ali se je trenutni interval
// ≈æe iztekel.
// Funkcija vrne vrednost 1, ƒçe je ≈æe preteklo "x" milisekund od konca prej≈°njega
// intervala, sicer pa vrne 0.
uint8_t TIMUT_stopwatch_has_another_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 8008a26:	b580      	push	{r7, lr}
 8008a28:	b082      	sub	sp, #8
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]
 8008a2e:	6039      	str	r1, [r7, #0]
	// Najprej preverimo, ƒçe je ≈æe preteklo "x" milisekund od trenutnega ƒçasovnega
	// zaznamka. Uporabimo ustrezno TIMUT_ zgoraj.
	if ( TIMUT_stopwatch_has_X_ms_passed(stopwatch, x) )
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f7ff ffe3 	bl	80089fe <TIMUT_stopwatch_has_X_ms_passed>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d012      	beq.n	8008a64 <TIMUT_stopwatch_has_another_X_ms_passed+0x3e>

		// ƒåe je trenutni preteƒçeni ƒças ≈°toparice veƒçji kot dvakratna dol≈æina
		// intervala "x", potem smo smo zamudili in spregledali vsaj en interval
		// v celoti! V tem primeru je smiselno, da ƒçasovni zaznamek ponovno
		// nastavimo kar na trenutno vrednost SysTick ≈°tevca.
		if (stopwatch->elapsed_time >= 2*x )
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	685a      	ldr	r2, [r3, #4]
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	005b      	lsls	r3, r3, #1
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d304      	bcc.n	8008a54 <TIMUT_stopwatch_has_another_X_ms_passed+0x2e>
		{
			// Ponastavi ƒçasovni zaznamek na trenutno vrednost SysTick ≈°tevca.
			// Uporabi ustrezno TIMUT_ funkcijo zgoraj.

				// DOPOLNI
			TIMUT_stopwatch_set_time_mark(stopwatch);
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f7ff ffba 	bl	80089c4 <TIMUT_stopwatch_set_time_mark>

			// In vrnemo vrednost 1, saj je preteklo veƒç kot "x" milisekund.
			return 1;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e008      	b.n	8008a66 <TIMUT_stopwatch_has_another_X_ms_passed+0x40>
			// manj kot "2*x" milisekund.

			// V tem primeru pa nismo zamudili nobenega intervala in je smiselno,
			// da ƒçasovni zaznamek le premaknemo za "x" dalje naprej od njegove
			// trenutne lokacije.
			stopwatch->time_mark += x;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	441a      	add	r2, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	601a      	str	r2, [r3, #0]

			// In prav tako vrnemo vrednost 1, saj je preteklo veƒç kot "x" milisekund.
			return 1;
 8008a60:	2301      	movs	r3, #1
 8008a62:	e000      	b.n	8008a66 <TIMUT_stopwatch_has_another_X_ms_passed+0x40>

	}
	else
	{
		// V tem primeru pa ni preteklo veƒç kot "x" milisekund in zato vrnemo 0.
		return 0;
 8008a64:	2300      	movs	r3, #0
	}

}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3708      	adds	r7, #8
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8008a70:	b480      	push	{r7}
 8008a72:	b087      	sub	sp, #28
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
 8008a7c:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	683a      	ldr	r2, [r7, #0]
 8008a8e:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2204      	movs	r2, #4
 8008a94:	62da      	str	r2, [r3, #44]	; 0x2c
   g->console.y_start = 4;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2204      	movs	r2, #4
 8008a9a:	631a      	str	r2, [r3, #48]	; 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	685a      	ldr	r2, [r3, #4]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	1e5a      	subs	r2, r3, #1
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	635a      	str	r2, [r3, #52]	; 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	689a      	ldr	r2, [r3, #8]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ab4:	1ad3      	subs	r3, r2, r3
 8008ab6:	1e5a      	subs	r2, r3, #1
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	639a      	str	r2, [r3, #56]	; 0x38
   g->console.x_pos = g->console.x_end;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	625a      	str	r2, [r3, #36]	; 0x24
   g->console.y_pos = g->console.y_end;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	629a      	str	r2, [r3, #40]	; 0x28
   g->char_h_space = 1;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   g->char_v_space = 1;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   g->font.p = NULL;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	645a      	str	r2, [r3, #68]	; 0x44
   g->font.char_height = 0;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	651a      	str	r2, [r3, #80]	; 0x50
   g->font.char_width = 0;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	64da      	str	r2, [r3, #76]	; 0x4c
   g->font.start_char = 0;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2200      	movs	r2, #0
 8008af2:	655a      	str	r2, [r3, #84]	; 0x54
   g->font.end_char = 0;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2200      	movs	r2, #0
 8008af8:	659a      	str	r2, [r3, #88]	; 0x58
   g->font.widths = NULL;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2200      	movs	r2, #0
 8008afe:	65da      	str	r2, [r3, #92]	; 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f645 425d 	movw	r2, #23645	; 0x5c5d
 8008b06:	66da      	str	r2, [r3, #108]	; 0x6c
   #endif
   g->fore_color = C_WHITE;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008b0e:	665a      	str	r2, [r3, #100]	; 0x64
   g->back_color = C_BLACK;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2200      	movs	r2, #0
 8008b14:	669a      	str	r2, [r3, #104]	; 0x68
   g->next_window = NULL;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2200      	movs	r2, #0
 8008b26:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8008b28:	2300      	movs	r3, #0
 8008b2a:	75fb      	strb	r3, [r7, #23]
 8008b2c:	e010      	b.n	8008b50 <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 8008b2e:	7dfb      	ldrb	r3, [r7, #23]
 8008b30:	68fa      	ldr	r2, [r7, #12]
 8008b32:	330e      	adds	r3, #14
 8008b34:	00db      	lsls	r3, r3, #3
 8008b36:	4413      	add	r3, r2
 8008b38:	2200      	movs	r2, #0
 8008b3a:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 8008b3c:	7dfb      	ldrb	r3, [r7, #23]
 8008b3e:	68fa      	ldr	r2, [r7, #12]
 8008b40:	330e      	adds	r3, #14
 8008b42:	00db      	lsls	r3, r3, #3
 8008b44:	4413      	add	r3, r2
 8008b46:	2200      	movs	r2, #0
 8008b48:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8008b4a:	7dfb      	ldrb	r3, [r7, #23]
 8008b4c:	3301      	adds	r3, #1
 8008b4e:	75fb      	strb	r3, [r7, #23]
 8008b50:	7dfb      	ldrb	r3, [r7, #23]
 8008b52:	2b02      	cmp	r3, #2
 8008b54:	d9eb      	bls.n	8008b2e <UG_Init+0xbe>
   }

   gui = g;
 8008b56:	4a05      	ldr	r2, [pc, #20]	; (8008b6c <UG_Init+0xfc>)
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6013      	str	r3, [r2, #0]
   return 1;
 8008b5c:	2301      	movs	r3, #1
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	371c      	adds	r7, #28
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr
 8008b6a:	bf00      	nop
 8008b6c:	2000086c 	.word	0x2000086c

08008b70 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8008b70:	b4b0      	push	{r4, r5, r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8008b78:	4b08      	ldr	r3, [pc, #32]	; (8008b9c <UG_FontSelect+0x2c>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	f103 0444 	add.w	r4, r3, #68	; 0x44
 8008b82:	4615      	mov	r5, r2
 8008b84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008b8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008b90:	bf00      	nop
 8008b92:	370c      	adds	r7, #12
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bcb0      	pop	{r4, r5, r7}
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop
 8008b9c:	2000086c 	.word	0x2000086c

08008ba0 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af02      	add	r7, sp, #8
 8008ba6:	6078      	str	r0, [r7, #4]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 8008ba8:	4b09      	ldr	r3, [pc, #36]	; (8008bd0 <UG_FillScreen+0x30>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	1e5a      	subs	r2, r3, #1
 8008bb0:	4b07      	ldr	r3, [pc, #28]	; (8008bd0 <UG_FillScreen+0x30>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	1e59      	subs	r1, r3, #1
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	9300      	str	r3, [sp, #0]
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	2100      	movs	r1, #0
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	f000 f807 	bl	8008bd4 <UG_FillFrame>
}
 8008bc6:	bf00      	nop
 8008bc8:	3708      	adds	r7, #8
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	2000086c 	.word	0x2000086c

08008bd4 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8008bd4:	b590      	push	{r4, r7, lr}
 8008bd6:	b089      	sub	sp, #36	; 0x24
 8008bd8:	af02      	add	r7, sp, #8
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
 8008be0:	603b      	str	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	429a      	cmp	r2, r3
 8008be8:	da05      	bge.n	8008bf6 <UG_FillFrame+0x22>
   {
      n = x2;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	617b      	str	r3, [r7, #20]
      x2 = x1;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	607b      	str	r3, [r7, #4]
      x1 = n;
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	60fb      	str	r3, [r7, #12]
   }
   if ( y2 < y1 )
 8008bf6:	683a      	ldr	r2, [r7, #0]
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	da05      	bge.n	8008c0a <UG_FillFrame+0x36>
   {
      n = y2;
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	617b      	str	r3, [r7, #20]
      y2 = y1;
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	603b      	str	r3, [r7, #0]
      y1 = n;
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	60bb      	str	r3, [r7, #8]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 8008c0a:	4b1b      	ldr	r3, [pc, #108]	; (8008c78 <UG_FillFrame+0xa4>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008c12:	f003 0302 	and.w	r3, r3, #2
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00d      	beq.n	8008c36 <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8008c1a:	4b17      	ldr	r3, [pc, #92]	; (8008c78 <UG_FillFrame+0xa4>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008c20:	461c      	mov	r4, r3
 8008c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c24:	9300      	str	r3, [sp, #0]
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	68b9      	ldr	r1, [r7, #8]
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	47a0      	blx	r4
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d01b      	beq.n	8008c6e <UG_FillFrame+0x9a>
   }

   for( m=y1; m<=y2; m++ )
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	613b      	str	r3, [r7, #16]
 8008c3a:	e013      	b.n	8008c64 <UG_FillFrame+0x90>
   {
      for( n=x1; n<=x2; n++ )
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	617b      	str	r3, [r7, #20]
 8008c40:	e009      	b.n	8008c56 <UG_FillFrame+0x82>
      {
         gui->pset(n,m,c);
 8008c42:	4b0d      	ldr	r3, [pc, #52]	; (8008c78 <UG_FillFrame+0xa4>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c4a:	6939      	ldr	r1, [r7, #16]
 8008c4c:	6978      	ldr	r0, [r7, #20]
 8008c4e:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	3301      	adds	r3, #1
 8008c54:	617b      	str	r3, [r7, #20]
 8008c56:	697a      	ldr	r2, [r7, #20]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	ddf1      	ble.n	8008c42 <UG_FillFrame+0x6e>
   for( m=y1; m<=y2; m++ )
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	3301      	adds	r3, #1
 8008c62:	613b      	str	r3, [r7, #16]
 8008c64:	693a      	ldr	r2, [r7, #16]
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	dde7      	ble.n	8008c3c <UG_FillFrame+0x68>
 8008c6c:	e000      	b.n	8008c70 <UG_FillFrame+0x9c>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8008c6e:	bf00      	nop
      }
   }
}
 8008c70:	371c      	adds	r7, #28
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd90      	pop	{r4, r7, pc}
 8008c76:	bf00      	nop
 8008c78:	2000086c 	.word	0x2000086c

08008c7c <UG_DrawCircle>:
{
   gui->pset(x0,y0,c);
}

void UG_DrawCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b08a      	sub	sp, #40	; 0x28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	607a      	str	r2, [r7, #4]
 8008c88:	603b      	str	r3, [r7, #0]
   UG_S16 x,y,xd,yd,e;

   if ( x0<0 ) return;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f2c0 808d 	blt.w	8008dac <UG_DrawCircle+0x130>
   if ( y0<0 ) return;
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	f2c0 808b 	blt.w	8008db0 <UG_DrawCircle+0x134>
   if ( r<=0 ) return;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f340 8089 	ble.w	8008db4 <UG_DrawCircle+0x138>

   xd = 1 - (r << 1);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	005b      	lsls	r3, r3, #1
 8008ca6:	f1c3 0301 	rsb	r3, r3, #1
 8008caa:	61fb      	str	r3, [r7, #28]
   yd = 0;
 8008cac:	2300      	movs	r3, #0
 8008cae:	61bb      	str	r3, [r7, #24]
   e = 0;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	617b      	str	r3, [r7, #20]
   x = r;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	627b      	str	r3, [r7, #36]	; 0x24
   y = 0;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	623b      	str	r3, [r7, #32]

   while ( x >= y )
 8008cbc:	e071      	b.n	8008da2 <UG_DrawCircle+0x126>
   {
      gui->pset(x0 - x, y0 + y, c);
 8008cbe:	4b3f      	ldr	r3, [pc, #252]	; (8008dbc <UG_DrawCircle+0x140>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68f9      	ldr	r1, [r7, #12]
 8008cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cc8:	1a88      	subs	r0, r1, r2
 8008cca:	68b9      	ldr	r1, [r7, #8]
 8008ccc:	6a3a      	ldr	r2, [r7, #32]
 8008cce:	4411      	add	r1, r2
 8008cd0:	683a      	ldr	r2, [r7, #0]
 8008cd2:	4798      	blx	r3
      gui->pset(x0 - x, y0 - y, c);
 8008cd4:	4b39      	ldr	r3, [pc, #228]	; (8008dbc <UG_DrawCircle+0x140>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68f9      	ldr	r1, [r7, #12]
 8008cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cde:	1a88      	subs	r0, r1, r2
 8008ce0:	68b9      	ldr	r1, [r7, #8]
 8008ce2:	6a3a      	ldr	r2, [r7, #32]
 8008ce4:	1a89      	subs	r1, r1, r2
 8008ce6:	683a      	ldr	r2, [r7, #0]
 8008ce8:	4798      	blx	r3
      gui->pset(x0 + x, y0 + y, c);
 8008cea:	4b34      	ldr	r3, [pc, #208]	; (8008dbc <UG_DrawCircle+0x140>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	68f9      	ldr	r1, [r7, #12]
 8008cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cf4:	1888      	adds	r0, r1, r2
 8008cf6:	68b9      	ldr	r1, [r7, #8]
 8008cf8:	6a3a      	ldr	r2, [r7, #32]
 8008cfa:	4411      	add	r1, r2
 8008cfc:	683a      	ldr	r2, [r7, #0]
 8008cfe:	4798      	blx	r3
      gui->pset(x0 + x, y0 - y, c);
 8008d00:	4b2e      	ldr	r3, [pc, #184]	; (8008dbc <UG_DrawCircle+0x140>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68f9      	ldr	r1, [r7, #12]
 8008d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d0a:	1888      	adds	r0, r1, r2
 8008d0c:	68b9      	ldr	r1, [r7, #8]
 8008d0e:	6a3a      	ldr	r2, [r7, #32]
 8008d10:	1a89      	subs	r1, r1, r2
 8008d12:	683a      	ldr	r2, [r7, #0]
 8008d14:	4798      	blx	r3
      gui->pset(x0 - y, y0 + x, c);
 8008d16:	4b29      	ldr	r3, [pc, #164]	; (8008dbc <UG_DrawCircle+0x140>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	68f9      	ldr	r1, [r7, #12]
 8008d1e:	6a3a      	ldr	r2, [r7, #32]
 8008d20:	1a88      	subs	r0, r1, r2
 8008d22:	68b9      	ldr	r1, [r7, #8]
 8008d24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d26:	4411      	add	r1, r2
 8008d28:	683a      	ldr	r2, [r7, #0]
 8008d2a:	4798      	blx	r3
      gui->pset(x0 - y, y0 - x, c);
 8008d2c:	4b23      	ldr	r3, [pc, #140]	; (8008dbc <UG_DrawCircle+0x140>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	68f9      	ldr	r1, [r7, #12]
 8008d34:	6a3a      	ldr	r2, [r7, #32]
 8008d36:	1a88      	subs	r0, r1, r2
 8008d38:	68b9      	ldr	r1, [r7, #8]
 8008d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d3c:	1a89      	subs	r1, r1, r2
 8008d3e:	683a      	ldr	r2, [r7, #0]
 8008d40:	4798      	blx	r3
      gui->pset(x0 + y, y0 + x, c);
 8008d42:	4b1e      	ldr	r3, [pc, #120]	; (8008dbc <UG_DrawCircle+0x140>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	68f9      	ldr	r1, [r7, #12]
 8008d4a:	6a3a      	ldr	r2, [r7, #32]
 8008d4c:	1888      	adds	r0, r1, r2
 8008d4e:	68b9      	ldr	r1, [r7, #8]
 8008d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d52:	4411      	add	r1, r2
 8008d54:	683a      	ldr	r2, [r7, #0]
 8008d56:	4798      	blx	r3
      gui->pset(x0 + y, y0 - x, c);
 8008d58:	4b18      	ldr	r3, [pc, #96]	; (8008dbc <UG_DrawCircle+0x140>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	68f9      	ldr	r1, [r7, #12]
 8008d60:	6a3a      	ldr	r2, [r7, #32]
 8008d62:	1888      	adds	r0, r1, r2
 8008d64:	68b9      	ldr	r1, [r7, #8]
 8008d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d68:	1a89      	subs	r1, r1, r2
 8008d6a:	683a      	ldr	r2, [r7, #0]
 8008d6c:	4798      	blx	r3

      y++;
 8008d6e:	6a3b      	ldr	r3, [r7, #32]
 8008d70:	3301      	adds	r3, #1
 8008d72:	623b      	str	r3, [r7, #32]
      e += yd;
 8008d74:	697a      	ldr	r2, [r7, #20]
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	4413      	add	r3, r2
 8008d7a:	617b      	str	r3, [r7, #20]
      yd += 2;
 8008d7c:	69bb      	ldr	r3, [r7, #24]
 8008d7e:	3302      	adds	r3, #2
 8008d80:	61bb      	str	r3, [r7, #24]
      if ( ((e << 1) + xd) > 0 )
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	005a      	lsls	r2, r3, #1
 8008d86:	69fb      	ldr	r3, [r7, #28]
 8008d88:	4413      	add	r3, r2
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	dd09      	ble.n	8008da2 <UG_DrawCircle+0x126>
      {
         x--;
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d90:	3b01      	subs	r3, #1
 8008d92:	627b      	str	r3, [r7, #36]	; 0x24
         e += xd;
 8008d94:	697a      	ldr	r2, [r7, #20]
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	4413      	add	r3, r2
 8008d9a:	617b      	str	r3, [r7, #20]
         xd += 2;
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	3302      	adds	r3, #2
 8008da0:	61fb      	str	r3, [r7, #28]
   while ( x >= y )
 8008da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008da4:	6a3b      	ldr	r3, [r7, #32]
 8008da6:	429a      	cmp	r2, r3
 8008da8:	da89      	bge.n	8008cbe <UG_DrawCircle+0x42>
 8008daa:	e004      	b.n	8008db6 <UG_DrawCircle+0x13a>
   if ( x0<0 ) return;
 8008dac:	bf00      	nop
 8008dae:	e002      	b.n	8008db6 <UG_DrawCircle+0x13a>
   if ( y0<0 ) return;
 8008db0:	bf00      	nop
 8008db2:	e000      	b.n	8008db6 <UG_DrawCircle+0x13a>
   if ( r<=0 ) return;
 8008db4:	bf00      	nop
      }
   }
}
 8008db6:	3728      	adds	r7, #40	; 0x28
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}
 8008dbc:	2000086c 	.word	0x2000086c

08008dc0 <UG_FillCircle>:

void UG_FillCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 8008dc0:	b590      	push	{r4, r7, lr}
 8008dc2:	b08b      	sub	sp, #44	; 0x2c
 8008dc4:	af02      	add	r7, sp, #8
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	607a      	str	r2, [r7, #4]
 8008dcc:	603b      	str	r3, [r7, #0]
   UG_S16  x,y,xd;

   if ( x0<0 ) return;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	f2c0 8081 	blt.w	8008ed8 <UG_FillCircle+0x118>
   if ( y0<0 ) return;
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	db7f      	blt.n	8008edc <UG_FillCircle+0x11c>
   if ( r<=0 ) return;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	dd7e      	ble.n	8008ee0 <UG_FillCircle+0x120>

   xd = 3 - (r << 1);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	005b      	lsls	r3, r3, #1
 8008de6:	f1c3 0303 	rsb	r3, r3, #3
 8008dea:	617b      	str	r3, [r7, #20]
   x = 0;
 8008dec:	2300      	movs	r3, #0
 8008dee:	61fb      	str	r3, [r7, #28]
   y = r;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	61bb      	str	r3, [r7, #24]

   while ( x <= y )
 8008df4:	e065      	b.n	8008ec2 <UG_FillCircle+0x102>
   {
     if( y > 0 )
 8008df6:	69bb      	ldr	r3, [r7, #24]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	dd23      	ble.n	8008e44 <UG_FillCircle+0x84>
     {
        UG_DrawLine(x0 - x, y0 - y,x0 - x, y0 + y, c);
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	1ad0      	subs	r0, r2, r3
 8008e02:	68ba      	ldr	r2, [r7, #8]
 8008e04:	69bb      	ldr	r3, [r7, #24]
 8008e06:	1ad1      	subs	r1, r2, r3
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	69fb      	ldr	r3, [r7, #28]
 8008e0c:	1ad4      	subs	r4, r2, r3
 8008e0e:	68ba      	ldr	r2, [r7, #8]
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	441a      	add	r2, r3
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	9300      	str	r3, [sp, #0]
 8008e18:	4613      	mov	r3, r2
 8008e1a:	4622      	mov	r2, r4
 8008e1c:	f000 f864 	bl	8008ee8 <UG_DrawLine>
        UG_DrawLine(x0 + x, y0 - y,x0 + x, y0 + y, c);
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	18d0      	adds	r0, r2, r3
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	69bb      	ldr	r3, [r7, #24]
 8008e2a:	1ad1      	subs	r1, r2, r3
 8008e2c:	68fa      	ldr	r2, [r7, #12]
 8008e2e:	69fb      	ldr	r3, [r7, #28]
 8008e30:	18d4      	adds	r4, r2, r3
 8008e32:	68ba      	ldr	r2, [r7, #8]
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	441a      	add	r2, r3
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	9300      	str	r3, [sp, #0]
 8008e3c:	4613      	mov	r3, r2
 8008e3e:	4622      	mov	r2, r4
 8008e40:	f000 f852 	bl	8008ee8 <UG_DrawLine>
     }
     if( x > 0 )
 8008e44:	69fb      	ldr	r3, [r7, #28]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	dd23      	ble.n	8008e92 <UG_FillCircle+0xd2>
     {
        UG_DrawLine(x0 - y, y0 - x,x0 - y, y0 + x, c);
 8008e4a:	68fa      	ldr	r2, [r7, #12]
 8008e4c:	69bb      	ldr	r3, [r7, #24]
 8008e4e:	1ad0      	subs	r0, r2, r3
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	1ad1      	subs	r1, r2, r3
 8008e56:	68fa      	ldr	r2, [r7, #12]
 8008e58:	69bb      	ldr	r3, [r7, #24]
 8008e5a:	1ad4      	subs	r4, r2, r3
 8008e5c:	68ba      	ldr	r2, [r7, #8]
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	441a      	add	r2, r3
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	9300      	str	r3, [sp, #0]
 8008e66:	4613      	mov	r3, r2
 8008e68:	4622      	mov	r2, r4
 8008e6a:	f000 f83d 	bl	8008ee8 <UG_DrawLine>
        UG_DrawLine(x0 + y, y0 - x,x0 + y, y0 + x, c);
 8008e6e:	68fa      	ldr	r2, [r7, #12]
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	18d0      	adds	r0, r2, r3
 8008e74:	68ba      	ldr	r2, [r7, #8]
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	1ad1      	subs	r1, r2, r3
 8008e7a:	68fa      	ldr	r2, [r7, #12]
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	18d4      	adds	r4, r2, r3
 8008e80:	68ba      	ldr	r2, [r7, #8]
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	441a      	add	r2, r3
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	4613      	mov	r3, r2
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	f000 f82b 	bl	8008ee8 <UG_DrawLine>
     }
     if ( xd < 0 )
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	da06      	bge.n	8008ea6 <UG_FillCircle+0xe6>
     {
        xd += (x << 2) + 6;
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	3306      	adds	r3, #6
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	4413      	add	r3, r2
 8008ea2:	617b      	str	r3, [r7, #20]
 8008ea4:	e00a      	b.n	8008ebc <UG_FillCircle+0xfc>
     }
     else
     {
        xd += ((x - y) << 2) + 10;
 8008ea6:	69fa      	ldr	r2, [r7, #28]
 8008ea8:	69bb      	ldr	r3, [r7, #24]
 8008eaa:	1ad3      	subs	r3, r2, r3
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	330a      	adds	r3, #10
 8008eb0:	697a      	ldr	r2, [r7, #20]
 8008eb2:	4413      	add	r3, r2
 8008eb4:	617b      	str	r3, [r7, #20]
        y--;
 8008eb6:	69bb      	ldr	r3, [r7, #24]
 8008eb8:	3b01      	subs	r3, #1
 8008eba:	61bb      	str	r3, [r7, #24]
     }
     x++;
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	3301      	adds	r3, #1
 8008ec0:	61fb      	str	r3, [r7, #28]
   while ( x <= y )
 8008ec2:	69fa      	ldr	r2, [r7, #28]
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	dd95      	ble.n	8008df6 <UG_FillCircle+0x36>
   }
   UG_DrawCircle(x0, y0, r,c);
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	687a      	ldr	r2, [r7, #4]
 8008ece:	68b9      	ldr	r1, [r7, #8]
 8008ed0:	68f8      	ldr	r0, [r7, #12]
 8008ed2:	f7ff fed3 	bl	8008c7c <UG_DrawCircle>
 8008ed6:	e004      	b.n	8008ee2 <UG_FillCircle+0x122>
   if ( x0<0 ) return;
 8008ed8:	bf00      	nop
 8008eda:	e002      	b.n	8008ee2 <UG_FillCircle+0x122>
   if ( y0<0 ) return;
 8008edc:	bf00      	nop
 8008ede:	e000      	b.n	8008ee2 <UG_FillCircle+0x122>
   if ( r<=0 ) return;
 8008ee0:	bf00      	nop
}
 8008ee2:	3724      	adds	r7, #36	; 0x24
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd90      	pop	{r4, r7, pc}

08008ee8 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8008ee8:	b590      	push	{r4, r7, lr}
 8008eea:	b093      	sub	sp, #76	; 0x4c
 8008eec:	af02      	add	r7, sp, #8
 8008eee:	60f8      	str	r0, [r7, #12]
 8008ef0:	60b9      	str	r1, [r7, #8]
 8008ef2:	607a      	str	r2, [r7, #4]
 8008ef4:	603b      	str	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 8008ef6:	4b4f      	ldr	r3, [pc, #316]	; (8009034 <UG_DrawLine+0x14c>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8008efe:	f003 0302 	and.w	r3, r3, #2
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00e      	beq.n	8008f24 <UG_DrawLine+0x3c>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8008f06:	4b4b      	ldr	r3, [pc, #300]	; (8009034 <UG_DrawLine+0x14c>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f0c:	461c      	mov	r4, r3
 8008f0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	68b9      	ldr	r1, [r7, #8]
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	47a0      	blx	r4
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	f000 8083 	beq.w	800902a <UG_DrawLine+0x142>
   }

   dx = x2 - x1;
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	1ad3      	subs	r3, r2, r3
 8008f2a:	62bb      	str	r3, [r7, #40]	; 0x28
   dy = y2 - y1;
 8008f2c:	683a      	ldr	r2, [r7, #0]
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	1ad3      	subs	r3, r2, r3
 8008f32:	627b      	str	r3, [r7, #36]	; 0x24
   dxabs = (dx>0)?dx:-dx;
 8008f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	bfb8      	it	lt
 8008f3a:	425b      	neglt	r3, r3
 8008f3c:	623b      	str	r3, [r7, #32]
   dyabs = (dy>0)?dy:-dy;
 8008f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	bfb8      	it	lt
 8008f44:	425b      	neglt	r3, r3
 8008f46:	61fb      	str	r3, [r7, #28]
   sgndx = (dx>0)?1:-1;
 8008f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	dd01      	ble.n	8008f52 <UG_DrawLine+0x6a>
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e001      	b.n	8008f56 <UG_DrawLine+0x6e>
 8008f52:	f04f 33ff 	mov.w	r3, #4294967295
 8008f56:	61bb      	str	r3, [r7, #24]
   sgndy = (dy>0)?1:-1;
 8008f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	dd01      	ble.n	8008f62 <UG_DrawLine+0x7a>
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e001      	b.n	8008f66 <UG_DrawLine+0x7e>
 8008f62:	f04f 33ff 	mov.w	r3, #4294967295
 8008f66:	617b      	str	r3, [r7, #20]
   x = dyabs >> 1;
 8008f68:	69fb      	ldr	r3, [r7, #28]
 8008f6a:	105b      	asrs	r3, r3, #1
 8008f6c:	63bb      	str	r3, [r7, #56]	; 0x38
   y = dxabs >> 1;
 8008f6e:	6a3b      	ldr	r3, [r7, #32]
 8008f70:	105b      	asrs	r3, r3, #1
 8008f72:	637b      	str	r3, [r7, #52]	; 0x34
   drawx = x1;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	633b      	str	r3, [r7, #48]	; 0x30
   drawy = y1;
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	62fb      	str	r3, [r7, #44]	; 0x2c

   gui->pset(drawx, drawy,c);
 8008f7c:	4b2d      	ldr	r3, [pc, #180]	; (8009034 <UG_DrawLine+0x14c>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008f84:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008f86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f88:	4798      	blx	r3

   if( dxabs >= dyabs )
 8008f8a:	6a3a      	ldr	r2, [r7, #32]
 8008f8c:	69fb      	ldr	r3, [r7, #28]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	db25      	blt.n	8008fde <UG_DrawLine+0xf6>
   {
      for( n=0; n<dxabs; n++ )
 8008f92:	2300      	movs	r3, #0
 8008f94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f96:	e01d      	b.n	8008fd4 <UG_DrawLine+0xec>
      {
         y += dyabs;
 8008f98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	4413      	add	r3, r2
 8008f9e:	637b      	str	r3, [r7, #52]	; 0x34
         if( y >= dxabs )
 8008fa0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008fa2:	6a3b      	ldr	r3, [r7, #32]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	db07      	blt.n	8008fb8 <UG_DrawLine+0xd0>
         {
            y -= dxabs;
 8008fa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008faa:	6a3b      	ldr	r3, [r7, #32]
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	637b      	str	r3, [r7, #52]	; 0x34
            drawy += sgndy;
 8008fb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
         }
         drawx += sgndx;
 8008fb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	633b      	str	r3, [r7, #48]	; 0x30
         gui->pset(drawx, drawy,c);
 8008fc0:	4b1c      	ldr	r3, [pc, #112]	; (8009034 <UG_DrawLine+0x14c>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008fc8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008fca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008fcc:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 8008fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008fd6:	6a3b      	ldr	r3, [r7, #32]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	dbdd      	blt.n	8008f98 <UG_DrawLine+0xb0>
 8008fdc:	e026      	b.n	800902c <UG_DrawLine+0x144>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 8008fde:	2300      	movs	r3, #0
 8008fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fe2:	e01d      	b.n	8009020 <UG_DrawLine+0x138>
      {
         x += dxabs;
 8008fe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	4413      	add	r3, r2
 8008fea:	63bb      	str	r3, [r7, #56]	; 0x38
         if( x >= dyabs )
 8008fec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	db07      	blt.n	8009004 <UG_DrawLine+0x11c>
         {
            x -= dyabs;
 8008ff4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	1ad3      	subs	r3, r2, r3
 8008ffa:	63bb      	str	r3, [r7, #56]	; 0x38
            drawx += sgndx;
 8008ffc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ffe:	69bb      	ldr	r3, [r7, #24]
 8009000:	4413      	add	r3, r2
 8009002:	633b      	str	r3, [r7, #48]	; 0x30
         }
         drawy += sgndy;
 8009004:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	4413      	add	r3, r2
 800900a:	62fb      	str	r3, [r7, #44]	; 0x2c
         gui->pset(drawx, drawy,c);
 800900c:	4b09      	ldr	r3, [pc, #36]	; (8009034 <UG_DrawLine+0x14c>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009014:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009016:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009018:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 800901a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800901c:	3301      	adds	r3, #1
 800901e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009020:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	429a      	cmp	r2, r3
 8009026:	dbdd      	blt.n	8008fe4 <UG_DrawLine+0xfc>
 8009028:	e000      	b.n	800902c <UG_DrawLine+0x144>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800902a:	bf00      	nop
      }
   }  
}
 800902c:	3744      	adds	r7, #68	; 0x44
 800902e:	46bd      	mov	sp, r7
 8009030:	bd90      	pop	{r4, r7, pc}
 8009032:	bf00      	nop
 8009034:	2000086c 	.word	0x2000086c

08009038 <UG_PutString>:

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b08a      	sub	sp, #40	; 0x28
 800903c:	af02      	add	r7, sp, #8
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	61fb      	str	r3, [r7, #28]
   yp=y;
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 800904c:	e059      	b.n	8009102 <UG_PutString+0xca>
   {
      chr = *str++;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	1c5a      	adds	r2, r3, #1
 8009052:	607a      	str	r2, [r7, #4]
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8009058:	7dfa      	ldrb	r2, [r7, #23]
 800905a:	4b2e      	ldr	r3, [pc, #184]	; (8009114 <UG_PutString+0xdc>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009060:	429a      	cmp	r2, r3
 8009062:	d34e      	bcc.n	8009102 <UG_PutString+0xca>
 8009064:	7dfa      	ldrb	r2, [r7, #23]
 8009066:	4b2b      	ldr	r3, [pc, #172]	; (8009114 <UG_PutString+0xdc>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800906c:	429a      	cmp	r2, r3
 800906e:	d900      	bls.n	8009072 <UG_PutString+0x3a>
 8009070:	e047      	b.n	8009102 <UG_PutString+0xca>
      if ( chr == '\n' )
 8009072:	7dfb      	ldrb	r3, [r7, #23]
 8009074:	2b0a      	cmp	r3, #10
 8009076:	d104      	bne.n	8009082 <UG_PutString+0x4a>
      {
         xp = gui->x_dim;
 8009078:	4b26      	ldr	r3, [pc, #152]	; (8009114 <UG_PutString+0xdc>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	61fb      	str	r3, [r7, #28]
         continue;
 8009080:	e03f      	b.n	8009102 <UG_PutString+0xca>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8009082:	4b24      	ldr	r3, [pc, #144]	; (8009114 <UG_PutString+0xdc>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009088:	2b00      	cmp	r3, #0
 800908a:	d00a      	beq.n	80090a2 <UG_PutString+0x6a>
 800908c:	4b21      	ldr	r3, [pc, #132]	; (8009114 <UG_PutString+0xdc>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009092:	7df9      	ldrb	r1, [r7, #23]
 8009094:	4b1f      	ldr	r3, [pc, #124]	; (8009114 <UG_PutString+0xdc>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800909a:	1acb      	subs	r3, r1, r3
 800909c:	4413      	add	r3, r2
 800909e:	781b      	ldrb	r3, [r3, #0]
 80090a0:	e003      	b.n	80090aa <UG_PutString+0x72>
 80090a2:	4b1c      	ldr	r3, [pc, #112]	; (8009114 <UG_PutString+0xdc>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 80090ac:	4b19      	ldr	r3, [pc, #100]	; (8009114 <UG_PutString+0xdc>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	685a      	ldr	r2, [r3, #4]
 80090b2:	7db9      	ldrb	r1, [r7, #22]
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	440b      	add	r3, r1
 80090b8:	429a      	cmp	r2, r3
 80090ba:	dc0c      	bgt.n	80090d6 <UG_PutString+0x9e>
      {
         xp = x;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 80090c0:	4b14      	ldr	r3, [pc, #80]	; (8009114 <UG_PutString+0xdc>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090c6:	4a13      	ldr	r2, [pc, #76]	; (8009114 <UG_PutString+0xdc>)
 80090c8:	6812      	ldr	r2, [r2, #0]
 80090ca:	f992 2061 	ldrsb.w	r2, [r2, #97]	; 0x61
 80090ce:	4413      	add	r3, r2
 80090d0:	69ba      	ldr	r2, [r7, #24]
 80090d2:	4413      	add	r3, r2
 80090d4:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 80090d6:	4b0f      	ldr	r3, [pc, #60]	; (8009114 <UG_PutString+0xdc>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80090dc:	4b0d      	ldr	r3, [pc, #52]	; (8009114 <UG_PutString+0xdc>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090e2:	7df8      	ldrb	r0, [r7, #23]
 80090e4:	9300      	str	r3, [sp, #0]
 80090e6:	4613      	mov	r3, r2
 80090e8:	69ba      	ldr	r2, [r7, #24]
 80090ea:	69f9      	ldr	r1, [r7, #28]
 80090ec:	f000 f814 	bl	8009118 <UG_PutChar>

      xp += cw + gui->char_h_space;
 80090f0:	7dbb      	ldrb	r3, [r7, #22]
 80090f2:	4a08      	ldr	r2, [pc, #32]	; (8009114 <UG_PutString+0xdc>)
 80090f4:	6812      	ldr	r2, [r2, #0]
 80090f6:	f992 2060 	ldrsb.w	r2, [r2, #96]	; 0x60
 80090fa:	4413      	add	r3, r2
 80090fc:	69fa      	ldr	r2, [r7, #28]
 80090fe:	4413      	add	r3, r2
 8009100:	61fb      	str	r3, [r7, #28]
   while ( *str != 0 )
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	781b      	ldrb	r3, [r3, #0]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d1a1      	bne.n	800904e <UG_PutString+0x16>
   }
}
 800910a:	bf00      	nop
 800910c:	bf00      	nop
 800910e:	3720      	adds	r7, #32
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}
 8009114:	2000086c 	.word	0x2000086c

08009118 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b086      	sub	sp, #24
 800911c:	af02      	add	r7, sp, #8
 800911e:	60b9      	str	r1, [r7, #8]
 8009120:	607a      	str	r2, [r7, #4]
 8009122:	603b      	str	r3, [r7, #0]
 8009124:	4603      	mov	r3, r0
 8009126:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8009128:	4b07      	ldr	r3, [pc, #28]	; (8009148 <UG_PutChar+0x30>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	3344      	adds	r3, #68	; 0x44
 800912e:	7bf8      	ldrb	r0, [r7, #15]
 8009130:	9301      	str	r3, [sp, #4]
 8009132:	69bb      	ldr	r3, [r7, #24]
 8009134:	9300      	str	r3, [sp, #0]
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	687a      	ldr	r2, [r7, #4]
 800913a:	68b9      	ldr	r1, [r7, #8]
 800913c:	f000 f826 	bl	800918c <_UG_PutChar>
}
 8009140:	bf00      	nop
 8009142:	3710      	adds	r7, #16
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}
 8009148:	2000086c 	.word	0x2000086c

0800914c <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 8009154:	4b04      	ldr	r3, [pc, #16]	; (8009168 <UG_SetForecolor+0x1c>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800915c:	bf00      	nop
 800915e:	370c      	adds	r7, #12
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr
 8009168:	2000086c 	.word	0x2000086c

0800916c <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 8009174:	4b04      	ldr	r3, [pc, #16]	; (8009188 <UG_SetBackcolor+0x1c>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	687a      	ldr	r2, [r7, #4]
 800917a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800917c:	bf00      	nop
 800917e:	370c      	adds	r7, #12
 8009180:	46bd      	mov	sp, r7
 8009182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009186:	4770      	bx	lr
 8009188:	2000086c 	.word	0x2000086c

0800918c <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 800918c:	b590      	push	{r4, r7, lr}
 800918e:	b091      	sub	sp, #68	; 0x44
 8009190:	af00      	add	r7, sp, #0
 8009192:	60b9      	str	r1, [r7, #8]
 8009194:	607a      	str	r2, [r7, #4]
 8009196:	603b      	str	r3, [r7, #0]
 8009198:	4603      	mov	r3, r0
 800919a:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 800919c:	7bfb      	ldrb	r3, [r7, #15]
 800919e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   switch ( bt )
 80091a2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80091a6:	2bfc      	cmp	r3, #252	; 0xfc
 80091a8:	dc7e      	bgt.n	80092a8 <_UG_PutChar+0x11c>
 80091aa:	2bd6      	cmp	r3, #214	; 0xd6
 80091ac:	da08      	bge.n	80091c0 <_UG_PutChar+0x34>
 80091ae:	2bc4      	cmp	r3, #196	; 0xc4
 80091b0:	d06e      	beq.n	8009290 <_UG_PutChar+0x104>
 80091b2:	2bc4      	cmp	r3, #196	; 0xc4
 80091b4:	dc78      	bgt.n	80092a8 <_UG_PutChar+0x11c>
 80091b6:	2bb0      	cmp	r3, #176	; 0xb0
 80091b8:	d072      	beq.n	80092a0 <_UG_PutChar+0x114>
 80091ba:	2bb5      	cmp	r3, #181	; 0xb5
 80091bc:	d06c      	beq.n	8009298 <_UG_PutChar+0x10c>
 80091be:	e073      	b.n	80092a8 <_UG_PutChar+0x11c>
 80091c0:	3bd6      	subs	r3, #214	; 0xd6
 80091c2:	2b26      	cmp	r3, #38	; 0x26
 80091c4:	d870      	bhi.n	80092a8 <_UG_PutChar+0x11c>
 80091c6:	a201      	add	r2, pc, #4	; (adr r2, 80091cc <_UG_PutChar+0x40>)
 80091c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091cc:	08009271 	.word	0x08009271
 80091d0:	080092a9 	.word	0x080092a9
 80091d4:	080092a9 	.word	0x080092a9
 80091d8:	080092a9 	.word	0x080092a9
 80091dc:	080092a9 	.word	0x080092a9
 80091e0:	080092a9 	.word	0x080092a9
 80091e4:	08009281 	.word	0x08009281
 80091e8:	080092a9 	.word	0x080092a9
 80091ec:	080092a9 	.word	0x080092a9
 80091f0:	080092a9 	.word	0x080092a9
 80091f4:	080092a9 	.word	0x080092a9
 80091f8:	080092a9 	.word	0x080092a9
 80091fc:	080092a9 	.word	0x080092a9
 8009200:	080092a9 	.word	0x080092a9
 8009204:	08009289 	.word	0x08009289
 8009208:	080092a9 	.word	0x080092a9
 800920c:	080092a9 	.word	0x080092a9
 8009210:	080092a9 	.word	0x080092a9
 8009214:	080092a9 	.word	0x080092a9
 8009218:	080092a9 	.word	0x080092a9
 800921c:	080092a9 	.word	0x080092a9
 8009220:	080092a9 	.word	0x080092a9
 8009224:	080092a9 	.word	0x080092a9
 8009228:	080092a9 	.word	0x080092a9
 800922c:	080092a9 	.word	0x080092a9
 8009230:	080092a9 	.word	0x080092a9
 8009234:	080092a9 	.word	0x080092a9
 8009238:	080092a9 	.word	0x080092a9
 800923c:	080092a9 	.word	0x080092a9
 8009240:	080092a9 	.word	0x080092a9
 8009244:	080092a9 	.word	0x080092a9
 8009248:	080092a9 	.word	0x080092a9
 800924c:	08009269 	.word	0x08009269
 8009250:	080092a9 	.word	0x080092a9
 8009254:	080092a9 	.word	0x080092a9
 8009258:	080092a9 	.word	0x080092a9
 800925c:	080092a9 	.word	0x080092a9
 8009260:	080092a9 	.word	0x080092a9
 8009264:	08009279 	.word	0x08009279
   {
      case 0xF6: bt = 0x94; break; // ˆ
 8009268:	2394      	movs	r3, #148	; 0x94
 800926a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800926e:	e01b      	b.n	80092a8 <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // ÷
 8009270:	2399      	movs	r3, #153	; 0x99
 8009272:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009276:	e017      	b.n	80092a8 <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // ¸
 8009278:	2381      	movs	r3, #129	; 0x81
 800927a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800927e:	e013      	b.n	80092a8 <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // ‹
 8009280:	239a      	movs	r3, #154	; 0x9a
 8009282:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009286:	e00f      	b.n	80092a8 <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // ‰
 8009288:	2384      	movs	r3, #132	; 0x84
 800928a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800928e:	e00b      	b.n	80092a8 <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // ƒ
 8009290:	238e      	movs	r3, #142	; 0x8e
 8009292:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009296:	e007      	b.n	80092a8 <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // µ
 8009298:	23e6      	movs	r3, #230	; 0xe6
 800929a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800929e:	e003      	b.n	80092a8 <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // ∞
 80092a0:	23f8      	movs	r3, #248	; 0xf8
 80092a2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80092a6:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 80092a8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80092ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092ae:	691b      	ldr	r3, [r3, #16]
 80092b0:	429a      	cmp	r2, r3
 80092b2:	f0c0 8206 	bcc.w	80096c2 <_UG_PutChar+0x536>
 80092b6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80092ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	429a      	cmp	r2, r3
 80092c0:	f200 81ff 	bhi.w	80096c2 <_UG_PutChar+0x536>
   
   yo = y;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	62fb      	str	r3, [r7, #44]	; 0x2c
   bn = font->char_width;
 80092c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	627b      	str	r3, [r7, #36]	; 0x24
   if ( !bn ) return;
 80092ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	f000 81f8 	beq.w	80096c6 <_UG_PutChar+0x53a>
   bn >>= 3;
 80092d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d8:	08db      	lsrs	r3, r3, #3
 80092da:	627b      	str	r3, [r7, #36]	; 0x24
   if ( font->char_width % 8 ) bn++;
 80092dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	f003 0307 	and.w	r3, r3, #7
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d002      	beq.n	80092ee <_UG_PutChar+0x162>
 80092e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ea:	3301      	adds	r3, #1
 80092ec:	627b      	str	r3, [r7, #36]	; 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 80092ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d009      	beq.n	800930a <_UG_PutChar+0x17e>
 80092f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092f8:	699a      	ldr	r2, [r3, #24]
 80092fa:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 80092fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	1acb      	subs	r3, r1, r3
 8009304:	4413      	add	r3, r2
 8009306:	781b      	ldrb	r3, [r3, #0]
 8009308:	e001      	b.n	800930e <_UG_PutChar+0x182>
 800930a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8009310:	4b90      	ldr	r3, [pc, #576]	; (8009554 <_UG_PutChar+0x3c8>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8009318:	f003 0302 	and.w	r3, r3, #2
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 80e3 	beq.w	80094e8 <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 8009322:	4b8c      	ldr	r3, [pc, #560]	; (8009554 <_UG_PutChar+0x3c8>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800932a:	461c      	mov	r4, r3
 800932c:	68ba      	ldr	r2, [r7, #8]
 800932e:	69bb      	ldr	r3, [r7, #24]
 8009330:	4413      	add	r3, r2
 8009332:	3b01      	subs	r3, #1
 8009334:	4619      	mov	r1, r3
 8009336:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009338:	68da      	ldr	r2, [r3, #12]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	4413      	add	r3, r2
 800933e:	3b01      	subs	r3, #1
 8009340:	460a      	mov	r2, r1
 8009342:	6879      	ldr	r1, [r7, #4]
 8009344:	68b8      	ldr	r0, [r7, #8]
 8009346:	47a0      	blx	r4
 8009348:	4603      	mov	r3, r0
 800934a:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 800934c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800934e:	791b      	ldrb	r3, [r3, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d14f      	bne.n	80093f4 <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 8009354:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009358:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800935a:	691b      	ldr	r3, [r3, #16]
 800935c:	1ad3      	subs	r3, r2, r3
 800935e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009360:	68d2      	ldr	r2, [r2, #12]
 8009362:	fb03 f202 	mul.w	r2, r3, r2
 8009366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009368:	fb02 f303 	mul.w	r3, r2, r3
 800936c:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 800936e:	2300      	movs	r3, #0
 8009370:	63bb      	str	r3, [r7, #56]	; 0x38
 8009372:	e038      	b.n	80093e6 <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 8009374:	69bb      	ldr	r3, [r7, #24]
 8009376:	62bb      	str	r3, [r7, #40]	; 0x28
			 for( i=0;i<bn;i++ )
 8009378:	2300      	movs	r3, #0
 800937a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800937c:	e02c      	b.n	80093d8 <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 800937e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	1c59      	adds	r1, r3, #1
 8009386:	61f9      	str	r1, [r7, #28]
 8009388:	4413      	add	r3, r2
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for( k=0;(k<8) && c;k++ )
 8009390:	2300      	movs	r3, #0
 8009392:	637b      	str	r3, [r7, #52]	; 0x34
 8009394:	e017      	b.n	80093c6 <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 8009396:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800939a:	f003 0301 	and.w	r3, r3, #1
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d003      	beq.n	80093aa <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	6838      	ldr	r0, [r7, #0]
 80093a6:	4798      	blx	r3
 80093a8:	e002      	b.n	80093b0 <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80093ae:	4798      	blx	r3
				   }
				   b >>= 1;
 80093b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80093b4:	085b      	lsrs	r3, r3, #1
 80093b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				   c--;
 80093ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093bc:	3b01      	subs	r3, #1
 80093be:	62bb      	str	r3, [r7, #40]	; 0x28
				for( k=0;(k<8) && c;k++ )
 80093c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093c2:	3301      	adds	r3, #1
 80093c4:	637b      	str	r3, [r7, #52]	; 0x34
 80093c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093c8:	2b07      	cmp	r3, #7
 80093ca:	d802      	bhi.n	80093d2 <_UG_PutChar+0x246>
 80093cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d1e1      	bne.n	8009396 <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 80093d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093d4:	3301      	adds	r3, #1
 80093d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80093da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093dc:	429a      	cmp	r2, r3
 80093de:	d3ce      	bcc.n	800937e <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 80093e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e2:	3301      	adds	r3, #1
 80093e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80093e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093e8:	68db      	ldr	r3, [r3, #12]
 80093ea:	461a      	mov	r2, r3
 80093ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d3c0      	bcc.n	8009374 <_UG_PutChar+0x1e8>
 80093f2:	e169      	b.n	80096c8 <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 80093f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093f6:	791b      	ldrb	r3, [r3, #4]
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	f040 8165 	bne.w	80096c8 <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 80093fe:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009402:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009404:	691b      	ldr	r3, [r3, #16]
 8009406:	1ad3      	subs	r3, r2, r3
 8009408:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800940a:	68d2      	ldr	r2, [r2, #12]
 800940c:	fb02 f303 	mul.w	r3, r2, r3
 8009410:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009412:	6892      	ldr	r2, [r2, #8]
 8009414:	fb02 f303 	mul.w	r3, r2, r3
 8009418:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 800941a:	2300      	movs	r3, #0
 800941c:	63bb      	str	r3, [r7, #56]	; 0x38
 800941e:	e05c      	b.n	80094da <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 8009420:	2300      	movs	r3, #0
 8009422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009424:	e04a      	b.n	80094bc <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 8009426:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	69fb      	ldr	r3, [r7, #28]
 800942c:	1c59      	adds	r1, r3, #1
 800942e:	61f9      	str	r1, [r7, #28]
 8009430:	4413      	add	r3, r2
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	b2db      	uxtb	r3, r3
 800943c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8009440:	fb03 f202 	mul.w	r2, r3, r2
 8009444:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009446:	b2db      	uxtb	r3, r3
 8009448:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800944c:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8009450:	fb01 f303 	mul.w	r3, r1, r3
 8009454:	4413      	add	r3, r2
 8009456:	0a1b      	lsrs	r3, r3, #8
 8009458:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009460:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8009464:	fb03 f101 	mul.w	r1, r3, r1
 8009468:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800946a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800946e:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8009472:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8009476:	fb00 f303 	mul.w	r3, r0, r3
 800947a:	440b      	add	r3, r1
 800947c:	0a1b      	lsrs	r3, r3, #8
 800947e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009482:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800948a:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800948e:	fb03 f101 	mul.w	r1, r3, r1
 8009492:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009494:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009498:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800949c:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80094a0:	fb00 f303 	mul.w	r3, r0, r3
 80094a4:	440b      	add	r3, r1
 80094a6:	0a1b      	lsrs	r3, r3, #8
 80094a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80094ac:	4313      	orrs	r3, r2
 80094ae:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	6978      	ldr	r0, [r7, #20]
 80094b4:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 80094b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094b8:	3301      	adds	r3, #1
 80094ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80094be:	69bb      	ldr	r3, [r7, #24]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d3b0      	bcc.n	8009426 <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 80094c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094c6:	689b      	ldr	r3, [r3, #8]
 80094c8:	461a      	mov	r2, r3
 80094ca:	69bb      	ldr	r3, [r7, #24]
 80094cc:	1ad3      	subs	r3, r2, r3
 80094ce:	69fa      	ldr	r2, [r7, #28]
 80094d0:	4413      	add	r3, r2
 80094d2:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 80094d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d6:	3301      	adds	r3, #1
 80094d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80094da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094dc:	68db      	ldr	r3, [r3, #12]
 80094de:	461a      	mov	r2, r3
 80094e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d39c      	bcc.n	8009420 <_UG_PutChar+0x294>
 80094e6:	e0ef      	b.n	80096c8 <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 80094e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094ea:	791b      	ldrb	r3, [r3, #4]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d162      	bne.n	80095b6 <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 80094f0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80094f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094f6:	691b      	ldr	r3, [r3, #16]
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80094fc:	68d2      	ldr	r2, [r2, #12]
 80094fe:	fb03 f202 	mul.w	r2, r3, r2
 8009502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009504:	fb02 f303 	mul.w	r3, r2, r3
 8009508:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 800950a:	2300      	movs	r3, #0
 800950c:	63bb      	str	r3, [r7, #56]	; 0x38
 800950e:	e04b      	b.n	80095a8 <_UG_PutChar+0x41c>
         {
           xo = x;
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	633b      	str	r3, [r7, #48]	; 0x30
           c=actual_char_width;
 8009514:	69bb      	ldr	r3, [r7, #24]
 8009516:	62bb      	str	r3, [r7, #40]	; 0x28
           for( i=0;i<bn;i++ )
 8009518:	2300      	movs	r3, #0
 800951a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800951c:	e03a      	b.n	8009594 <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 800951e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	69fb      	ldr	r3, [r7, #28]
 8009524:	1c59      	adds	r1, r3, #1
 8009526:	61f9      	str	r1, [r7, #28]
 8009528:	4413      	add	r3, r2
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
             for( k=0;(k<8) && c;k++ )
 8009530:	2300      	movs	r3, #0
 8009532:	637b      	str	r3, [r7, #52]	; 0x34
 8009534:	e025      	b.n	8009582 <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 8009536:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800953a:	f003 0301 	and.w	r3, r3, #1
 800953e:	2b00      	cmp	r3, #0
 8009540:	d00a      	beq.n	8009558 <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 8009542:	4b04      	ldr	r3, [pc, #16]	; (8009554 <_UG_PutChar+0x3c8>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800954a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	4798      	blx	r3
 8009550:	e009      	b.n	8009566 <_UG_PutChar+0x3da>
 8009552:	bf00      	nop
 8009554:	2000086c 	.word	0x2000086c
               }
               else
               {
                  gui->pset(xo,yo,bc);
 8009558:	4b5d      	ldr	r3, [pc, #372]	; (80096d0 <_UG_PutChar+0x544>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009560:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009562:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009564:	4798      	blx	r3
               }
               b >>= 1;
 8009566:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800956a:	085b      	lsrs	r3, r3, #1
 800956c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               xo++;
 8009570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009572:	3301      	adds	r3, #1
 8009574:	633b      	str	r3, [r7, #48]	; 0x30
               c--;
 8009576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009578:	3b01      	subs	r3, #1
 800957a:	62bb      	str	r3, [r7, #40]	; 0x28
             for( k=0;(k<8) && c;k++ )
 800957c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800957e:	3301      	adds	r3, #1
 8009580:	637b      	str	r3, [r7, #52]	; 0x34
 8009582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009584:	2b07      	cmp	r3, #7
 8009586:	d802      	bhi.n	800958e <_UG_PutChar+0x402>
 8009588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800958a:	2b00      	cmp	r3, #0
 800958c:	d1d3      	bne.n	8009536 <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 800958e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009590:	3301      	adds	r3, #1
 8009592:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009594:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009598:	429a      	cmp	r2, r3
 800959a:	d3c0      	bcc.n	800951e <_UG_PutChar+0x392>
             }
           }
           yo++;
 800959c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800959e:	3301      	adds	r3, #1
 80095a0:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 80095a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095a4:	3301      	adds	r3, #1
 80095a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80095a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095aa:	68db      	ldr	r3, [r3, #12]
 80095ac:	461a      	mov	r2, r3
 80095ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d3ad      	bcc.n	8009510 <_UG_PutChar+0x384>
 80095b4:	e088      	b.n	80096c8 <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 80095b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095b8:	791b      	ldrb	r3, [r3, #4]
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	f040 8084 	bne.w	80096c8 <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 80095c0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80095c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	1ad3      	subs	r3, r2, r3
 80095ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80095cc:	68d2      	ldr	r2, [r2, #12]
 80095ce:	fb02 f303 	mul.w	r3, r2, r3
 80095d2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80095d4:	6892      	ldr	r2, [r2, #8]
 80095d6:	fb02 f303 	mul.w	r3, r2, r3
 80095da:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 80095dc:	2300      	movs	r3, #0
 80095de:	63bb      	str	r3, [r7, #56]	; 0x38
 80095e0:	e068      	b.n	80096b4 <_UG_PutChar+0x528>
         {
            xo = x;
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 80095e6:	2300      	movs	r3, #0
 80095e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80095ea:	e051      	b.n	8009690 <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 80095ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095ee:	681a      	ldr	r2, [r3, #0]
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	1c59      	adds	r1, r3, #1
 80095f4:	61f9      	str	r1, [r7, #28]
 80095f6:	4413      	add	r3, r2
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	b2db      	uxtb	r3, r3
 8009602:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8009606:	fb03 f202 	mul.w	r2, r3, r2
 800960a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800960c:	b2db      	uxtb	r3, r3
 800960e:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8009612:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8009616:	fb01 f303 	mul.w	r3, r1, r3
 800961a:	4413      	add	r3, r2
 800961c:	0a1b      	lsrs	r3, r3, #8
 800961e:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009626:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800962a:	fb03 f101 	mul.w	r1, r3, r1
 800962e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009630:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009634:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8009638:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800963c:	fb00 f303 	mul.w	r3, r0, r3
 8009640:	440b      	add	r3, r1
 8009642:	0a1b      	lsrs	r3, r3, #8
 8009644:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009648:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009650:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8009654:	fb03 f101 	mul.w	r1, r3, r1
 8009658:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800965a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800965e:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8009662:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8009666:	fb00 f303 	mul.w	r3, r0, r3
 800966a:	440b      	add	r3, r1
 800966c:	0a1b      	lsrs	r3, r3, #8
 800966e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009672:	4313      	orrs	r3, r2
 8009674:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 8009676:	4b16      	ldr	r3, [pc, #88]	; (80096d0 <_UG_PutChar+0x544>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800967e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009680:	697a      	ldr	r2, [r7, #20]
 8009682:	4798      	blx	r3
               xo++;
 8009684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009686:	3301      	adds	r3, #1
 8009688:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 800968a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800968c:	3301      	adds	r3, #1
 800968e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009690:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009692:	69bb      	ldr	r3, [r7, #24]
 8009694:	429a      	cmp	r2, r3
 8009696:	d3a9      	bcc.n	80095ec <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 8009698:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	461a      	mov	r2, r3
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	1ad3      	subs	r3, r2, r3
 80096a2:	69fa      	ldr	r2, [r7, #28]
 80096a4:	4413      	add	r3, r2
 80096a6:	61fb      	str	r3, [r7, #28]
            yo++;
 80096a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096aa:	3301      	adds	r3, #1
 80096ac:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 80096ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b0:	3301      	adds	r3, #1
 80096b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80096b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	461a      	mov	r2, r3
 80096ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096bc:	4293      	cmp	r3, r2
 80096be:	d390      	bcc.n	80095e2 <_UG_PutChar+0x456>
 80096c0:	e002      	b.n	80096c8 <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 80096c2:	bf00      	nop
 80096c4:	e000      	b.n	80096c8 <_UG_PutChar+0x53c>
   if ( !bn ) return;
 80096c6:	bf00      	nop
         }
      }
   }
}
 80096c8:	3744      	adds	r7, #68	; 0x44
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd90      	pop	{r4, r7, pc}
 80096ce:	bf00      	nop
 80096d0:	2000086c 	.word	0x2000086c

080096d4 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
 80096da:	4603      	mov	r3, r0
 80096dc:	6039      	str	r1, [r7, #0]
 80096de:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 80096e0:	79fb      	ldrb	r3, [r7, #7]
 80096e2:	2b02      	cmp	r3, #2
 80096e4:	d810      	bhi.n	8009708 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 80096e6:	4b0b      	ldr	r3, [pc, #44]	; (8009714 <UG_DriverRegister+0x40>)
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	79fb      	ldrb	r3, [r7, #7]
 80096ec:	330e      	adds	r3, #14
 80096ee:	00db      	lsls	r3, r3, #3
 80096f0:	4413      	add	r3, r2
 80096f2:	683a      	ldr	r2, [r7, #0]
 80096f4:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 80096f6:	4b07      	ldr	r3, [pc, #28]	; (8009714 <UG_DriverRegister+0x40>)
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	79fb      	ldrb	r3, [r7, #7]
 80096fc:	330e      	adds	r3, #14
 80096fe:	00db      	lsls	r3, r3, #3
 8009700:	4413      	add	r3, r2
 8009702:	2203      	movs	r2, #3
 8009704:	721a      	strb	r2, [r3, #8]
 8009706:	e000      	b.n	800970a <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8009708:	bf00      	nop
}
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr
 8009714:	2000086c 	.word	0x2000086c

08009718 <UG_DriverEnable>:

void UG_DriverEnable( UG_U8 type )
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	4603      	mov	r3, r0
 8009720:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8009722:	79fb      	ldrb	r3, [r7, #7]
 8009724:	2b02      	cmp	r3, #2
 8009726:	d81d      	bhi.n	8009764 <UG_DriverEnable+0x4c>
   if ( gui->driver[type].state & DRIVER_REGISTERED )
 8009728:	4b11      	ldr	r3, [pc, #68]	; (8009770 <UG_DriverEnable+0x58>)
 800972a:	681a      	ldr	r2, [r3, #0]
 800972c:	79fb      	ldrb	r3, [r7, #7]
 800972e:	330e      	adds	r3, #14
 8009730:	00db      	lsls	r3, r3, #3
 8009732:	4413      	add	r3, r2
 8009734:	7a1b      	ldrb	r3, [r3, #8]
 8009736:	f003 0301 	and.w	r3, r3, #1
 800973a:	2b00      	cmp	r3, #0
 800973c:	d013      	beq.n	8009766 <UG_DriverEnable+0x4e>
   {
      gui->driver[type].state |= DRIVER_ENABLED;
 800973e:	4b0c      	ldr	r3, [pc, #48]	; (8009770 <UG_DriverEnable+0x58>)
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	79fb      	ldrb	r3, [r7, #7]
 8009744:	330e      	adds	r3, #14
 8009746:	00db      	lsls	r3, r3, #3
 8009748:	4413      	add	r3, r2
 800974a:	7a19      	ldrb	r1, [r3, #8]
 800974c:	4b08      	ldr	r3, [pc, #32]	; (8009770 <UG_DriverEnable+0x58>)
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	79fb      	ldrb	r3, [r7, #7]
 8009752:	f041 0102 	orr.w	r1, r1, #2
 8009756:	b2c9      	uxtb	r1, r1
 8009758:	330e      	adds	r3, #14
 800975a:	00db      	lsls	r3, r3, #3
 800975c:	4413      	add	r3, r2
 800975e:	460a      	mov	r2, r1
 8009760:	721a      	strb	r2, [r3, #8]
 8009762:	e000      	b.n	8009766 <UG_DriverEnable+0x4e>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8009764:	bf00      	nop
   }
}
 8009766:	370c      	adds	r7, #12
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr
 8009770:	2000086c 	.word	0x2000086c

08009774 <__errno>:
 8009774:	4b01      	ldr	r3, [pc, #4]	; (800977c <__errno+0x8>)
 8009776:	6818      	ldr	r0, [r3, #0]
 8009778:	4770      	bx	lr
 800977a:	bf00      	nop
 800977c:	2000001c 	.word	0x2000001c

08009780 <__libc_init_array>:
 8009780:	b570      	push	{r4, r5, r6, lr}
 8009782:	4d0d      	ldr	r5, [pc, #52]	; (80097b8 <__libc_init_array+0x38>)
 8009784:	4c0d      	ldr	r4, [pc, #52]	; (80097bc <__libc_init_array+0x3c>)
 8009786:	1b64      	subs	r4, r4, r5
 8009788:	10a4      	asrs	r4, r4, #2
 800978a:	2600      	movs	r6, #0
 800978c:	42a6      	cmp	r6, r4
 800978e:	d109      	bne.n	80097a4 <__libc_init_array+0x24>
 8009790:	4d0b      	ldr	r5, [pc, #44]	; (80097c0 <__libc_init_array+0x40>)
 8009792:	4c0c      	ldr	r4, [pc, #48]	; (80097c4 <__libc_init_array+0x44>)
 8009794:	f001 f87c 	bl	800a890 <_init>
 8009798:	1b64      	subs	r4, r4, r5
 800979a:	10a4      	asrs	r4, r4, #2
 800979c:	2600      	movs	r6, #0
 800979e:	42a6      	cmp	r6, r4
 80097a0:	d105      	bne.n	80097ae <__libc_init_array+0x2e>
 80097a2:	bd70      	pop	{r4, r5, r6, pc}
 80097a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80097a8:	4798      	blx	r3
 80097aa:	3601      	adds	r6, #1
 80097ac:	e7ee      	b.n	800978c <__libc_init_array+0xc>
 80097ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80097b2:	4798      	blx	r3
 80097b4:	3601      	adds	r6, #1
 80097b6:	e7f2      	b.n	800979e <__libc_init_array+0x1e>
 80097b8:	0801be3c 	.word	0x0801be3c
 80097bc:	0801be3c 	.word	0x0801be3c
 80097c0:	0801be3c 	.word	0x0801be3c
 80097c4:	0801be40 	.word	0x0801be40

080097c8 <memset>:
 80097c8:	4402      	add	r2, r0
 80097ca:	4603      	mov	r3, r0
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d100      	bne.n	80097d2 <memset+0xa>
 80097d0:	4770      	bx	lr
 80097d2:	f803 1b01 	strb.w	r1, [r3], #1
 80097d6:	e7f9      	b.n	80097cc <memset+0x4>

080097d8 <iprintf>:
 80097d8:	b40f      	push	{r0, r1, r2, r3}
 80097da:	4b0a      	ldr	r3, [pc, #40]	; (8009804 <iprintf+0x2c>)
 80097dc:	b513      	push	{r0, r1, r4, lr}
 80097de:	681c      	ldr	r4, [r3, #0]
 80097e0:	b124      	cbz	r4, 80097ec <iprintf+0x14>
 80097e2:	69a3      	ldr	r3, [r4, #24]
 80097e4:	b913      	cbnz	r3, 80097ec <iprintf+0x14>
 80097e6:	4620      	mov	r0, r4
 80097e8:	f000 faae 	bl	8009d48 <__sinit>
 80097ec:	ab05      	add	r3, sp, #20
 80097ee:	9a04      	ldr	r2, [sp, #16]
 80097f0:	68a1      	ldr	r1, [r4, #8]
 80097f2:	9301      	str	r3, [sp, #4]
 80097f4:	4620      	mov	r0, r4
 80097f6:	f000 fcbf 	bl	800a178 <_vfiprintf_r>
 80097fa:	b002      	add	sp, #8
 80097fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009800:	b004      	add	sp, #16
 8009802:	4770      	bx	lr
 8009804:	2000001c 	.word	0x2000001c

08009808 <setvbuf>:
 8009808:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800980c:	461d      	mov	r5, r3
 800980e:	4b5d      	ldr	r3, [pc, #372]	; (8009984 <setvbuf+0x17c>)
 8009810:	681f      	ldr	r7, [r3, #0]
 8009812:	4604      	mov	r4, r0
 8009814:	460e      	mov	r6, r1
 8009816:	4690      	mov	r8, r2
 8009818:	b127      	cbz	r7, 8009824 <setvbuf+0x1c>
 800981a:	69bb      	ldr	r3, [r7, #24]
 800981c:	b913      	cbnz	r3, 8009824 <setvbuf+0x1c>
 800981e:	4638      	mov	r0, r7
 8009820:	f000 fa92 	bl	8009d48 <__sinit>
 8009824:	4b58      	ldr	r3, [pc, #352]	; (8009988 <setvbuf+0x180>)
 8009826:	429c      	cmp	r4, r3
 8009828:	d167      	bne.n	80098fa <setvbuf+0xf2>
 800982a:	687c      	ldr	r4, [r7, #4]
 800982c:	f1b8 0f02 	cmp.w	r8, #2
 8009830:	d006      	beq.n	8009840 <setvbuf+0x38>
 8009832:	f1b8 0f01 	cmp.w	r8, #1
 8009836:	f200 809f 	bhi.w	8009978 <setvbuf+0x170>
 800983a:	2d00      	cmp	r5, #0
 800983c:	f2c0 809c 	blt.w	8009978 <setvbuf+0x170>
 8009840:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009842:	07db      	lsls	r3, r3, #31
 8009844:	d405      	bmi.n	8009852 <setvbuf+0x4a>
 8009846:	89a3      	ldrh	r3, [r4, #12]
 8009848:	0598      	lsls	r0, r3, #22
 800984a:	d402      	bmi.n	8009852 <setvbuf+0x4a>
 800984c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800984e:	f000 fb19 	bl	8009e84 <__retarget_lock_acquire_recursive>
 8009852:	4621      	mov	r1, r4
 8009854:	4638      	mov	r0, r7
 8009856:	f000 f9e3 	bl	8009c20 <_fflush_r>
 800985a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800985c:	b141      	cbz	r1, 8009870 <setvbuf+0x68>
 800985e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009862:	4299      	cmp	r1, r3
 8009864:	d002      	beq.n	800986c <setvbuf+0x64>
 8009866:	4638      	mov	r0, r7
 8009868:	f000 fb7c 	bl	8009f64 <_free_r>
 800986c:	2300      	movs	r3, #0
 800986e:	6363      	str	r3, [r4, #52]	; 0x34
 8009870:	2300      	movs	r3, #0
 8009872:	61a3      	str	r3, [r4, #24]
 8009874:	6063      	str	r3, [r4, #4]
 8009876:	89a3      	ldrh	r3, [r4, #12]
 8009878:	0619      	lsls	r1, r3, #24
 800987a:	d503      	bpl.n	8009884 <setvbuf+0x7c>
 800987c:	6921      	ldr	r1, [r4, #16]
 800987e:	4638      	mov	r0, r7
 8009880:	f000 fb70 	bl	8009f64 <_free_r>
 8009884:	89a3      	ldrh	r3, [r4, #12]
 8009886:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800988a:	f023 0303 	bic.w	r3, r3, #3
 800988e:	f1b8 0f02 	cmp.w	r8, #2
 8009892:	81a3      	strh	r3, [r4, #12]
 8009894:	d06c      	beq.n	8009970 <setvbuf+0x168>
 8009896:	ab01      	add	r3, sp, #4
 8009898:	466a      	mov	r2, sp
 800989a:	4621      	mov	r1, r4
 800989c:	4638      	mov	r0, r7
 800989e:	f000 faf3 	bl	8009e88 <__swhatbuf_r>
 80098a2:	89a3      	ldrh	r3, [r4, #12]
 80098a4:	4318      	orrs	r0, r3
 80098a6:	81a0      	strh	r0, [r4, #12]
 80098a8:	2d00      	cmp	r5, #0
 80098aa:	d130      	bne.n	800990e <setvbuf+0x106>
 80098ac:	9d00      	ldr	r5, [sp, #0]
 80098ae:	4628      	mov	r0, r5
 80098b0:	f000 fb50 	bl	8009f54 <malloc>
 80098b4:	4606      	mov	r6, r0
 80098b6:	2800      	cmp	r0, #0
 80098b8:	d155      	bne.n	8009966 <setvbuf+0x15e>
 80098ba:	f8dd 9000 	ldr.w	r9, [sp]
 80098be:	45a9      	cmp	r9, r5
 80098c0:	d14a      	bne.n	8009958 <setvbuf+0x150>
 80098c2:	f04f 35ff 	mov.w	r5, #4294967295
 80098c6:	2200      	movs	r2, #0
 80098c8:	60a2      	str	r2, [r4, #8]
 80098ca:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80098ce:	6022      	str	r2, [r4, #0]
 80098d0:	6122      	str	r2, [r4, #16]
 80098d2:	2201      	movs	r2, #1
 80098d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098d8:	6162      	str	r2, [r4, #20]
 80098da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80098dc:	f043 0302 	orr.w	r3, r3, #2
 80098e0:	07d2      	lsls	r2, r2, #31
 80098e2:	81a3      	strh	r3, [r4, #12]
 80098e4:	d405      	bmi.n	80098f2 <setvbuf+0xea>
 80098e6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80098ea:	d102      	bne.n	80098f2 <setvbuf+0xea>
 80098ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098ee:	f000 faca 	bl	8009e86 <__retarget_lock_release_recursive>
 80098f2:	4628      	mov	r0, r5
 80098f4:	b003      	add	sp, #12
 80098f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098fa:	4b24      	ldr	r3, [pc, #144]	; (800998c <setvbuf+0x184>)
 80098fc:	429c      	cmp	r4, r3
 80098fe:	d101      	bne.n	8009904 <setvbuf+0xfc>
 8009900:	68bc      	ldr	r4, [r7, #8]
 8009902:	e793      	b.n	800982c <setvbuf+0x24>
 8009904:	4b22      	ldr	r3, [pc, #136]	; (8009990 <setvbuf+0x188>)
 8009906:	429c      	cmp	r4, r3
 8009908:	bf08      	it	eq
 800990a:	68fc      	ldreq	r4, [r7, #12]
 800990c:	e78e      	b.n	800982c <setvbuf+0x24>
 800990e:	2e00      	cmp	r6, #0
 8009910:	d0cd      	beq.n	80098ae <setvbuf+0xa6>
 8009912:	69bb      	ldr	r3, [r7, #24]
 8009914:	b913      	cbnz	r3, 800991c <setvbuf+0x114>
 8009916:	4638      	mov	r0, r7
 8009918:	f000 fa16 	bl	8009d48 <__sinit>
 800991c:	f1b8 0f01 	cmp.w	r8, #1
 8009920:	bf08      	it	eq
 8009922:	89a3      	ldrheq	r3, [r4, #12]
 8009924:	6026      	str	r6, [r4, #0]
 8009926:	bf04      	itt	eq
 8009928:	f043 0301 	orreq.w	r3, r3, #1
 800992c:	81a3      	strheq	r3, [r4, #12]
 800992e:	89a2      	ldrh	r2, [r4, #12]
 8009930:	f012 0308 	ands.w	r3, r2, #8
 8009934:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009938:	d01c      	beq.n	8009974 <setvbuf+0x16c>
 800993a:	07d3      	lsls	r3, r2, #31
 800993c:	bf41      	itttt	mi
 800993e:	2300      	movmi	r3, #0
 8009940:	426d      	negmi	r5, r5
 8009942:	60a3      	strmi	r3, [r4, #8]
 8009944:	61a5      	strmi	r5, [r4, #24]
 8009946:	bf58      	it	pl
 8009948:	60a5      	strpl	r5, [r4, #8]
 800994a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800994c:	f015 0501 	ands.w	r5, r5, #1
 8009950:	d115      	bne.n	800997e <setvbuf+0x176>
 8009952:	f412 7f00 	tst.w	r2, #512	; 0x200
 8009956:	e7c8      	b.n	80098ea <setvbuf+0xe2>
 8009958:	4648      	mov	r0, r9
 800995a:	f000 fafb 	bl	8009f54 <malloc>
 800995e:	4606      	mov	r6, r0
 8009960:	2800      	cmp	r0, #0
 8009962:	d0ae      	beq.n	80098c2 <setvbuf+0xba>
 8009964:	464d      	mov	r5, r9
 8009966:	89a3      	ldrh	r3, [r4, #12]
 8009968:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800996c:	81a3      	strh	r3, [r4, #12]
 800996e:	e7d0      	b.n	8009912 <setvbuf+0x10a>
 8009970:	2500      	movs	r5, #0
 8009972:	e7a8      	b.n	80098c6 <setvbuf+0xbe>
 8009974:	60a3      	str	r3, [r4, #8]
 8009976:	e7e8      	b.n	800994a <setvbuf+0x142>
 8009978:	f04f 35ff 	mov.w	r5, #4294967295
 800997c:	e7b9      	b.n	80098f2 <setvbuf+0xea>
 800997e:	2500      	movs	r5, #0
 8009980:	e7b7      	b.n	80098f2 <setvbuf+0xea>
 8009982:	bf00      	nop
 8009984:	2000001c 	.word	0x2000001c
 8009988:	0801bdc8 	.word	0x0801bdc8
 800998c:	0801bde8 	.word	0x0801bde8
 8009990:	0801bda8 	.word	0x0801bda8

08009994 <__swbuf_r>:
 8009994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009996:	460e      	mov	r6, r1
 8009998:	4614      	mov	r4, r2
 800999a:	4605      	mov	r5, r0
 800999c:	b118      	cbz	r0, 80099a6 <__swbuf_r+0x12>
 800999e:	6983      	ldr	r3, [r0, #24]
 80099a0:	b90b      	cbnz	r3, 80099a6 <__swbuf_r+0x12>
 80099a2:	f000 f9d1 	bl	8009d48 <__sinit>
 80099a6:	4b21      	ldr	r3, [pc, #132]	; (8009a2c <__swbuf_r+0x98>)
 80099a8:	429c      	cmp	r4, r3
 80099aa:	d12b      	bne.n	8009a04 <__swbuf_r+0x70>
 80099ac:	686c      	ldr	r4, [r5, #4]
 80099ae:	69a3      	ldr	r3, [r4, #24]
 80099b0:	60a3      	str	r3, [r4, #8]
 80099b2:	89a3      	ldrh	r3, [r4, #12]
 80099b4:	071a      	lsls	r2, r3, #28
 80099b6:	d52f      	bpl.n	8009a18 <__swbuf_r+0x84>
 80099b8:	6923      	ldr	r3, [r4, #16]
 80099ba:	b36b      	cbz	r3, 8009a18 <__swbuf_r+0x84>
 80099bc:	6923      	ldr	r3, [r4, #16]
 80099be:	6820      	ldr	r0, [r4, #0]
 80099c0:	1ac0      	subs	r0, r0, r3
 80099c2:	6963      	ldr	r3, [r4, #20]
 80099c4:	b2f6      	uxtb	r6, r6
 80099c6:	4283      	cmp	r3, r0
 80099c8:	4637      	mov	r7, r6
 80099ca:	dc04      	bgt.n	80099d6 <__swbuf_r+0x42>
 80099cc:	4621      	mov	r1, r4
 80099ce:	4628      	mov	r0, r5
 80099d0:	f000 f926 	bl	8009c20 <_fflush_r>
 80099d4:	bb30      	cbnz	r0, 8009a24 <__swbuf_r+0x90>
 80099d6:	68a3      	ldr	r3, [r4, #8]
 80099d8:	3b01      	subs	r3, #1
 80099da:	60a3      	str	r3, [r4, #8]
 80099dc:	6823      	ldr	r3, [r4, #0]
 80099de:	1c5a      	adds	r2, r3, #1
 80099e0:	6022      	str	r2, [r4, #0]
 80099e2:	701e      	strb	r6, [r3, #0]
 80099e4:	6963      	ldr	r3, [r4, #20]
 80099e6:	3001      	adds	r0, #1
 80099e8:	4283      	cmp	r3, r0
 80099ea:	d004      	beq.n	80099f6 <__swbuf_r+0x62>
 80099ec:	89a3      	ldrh	r3, [r4, #12]
 80099ee:	07db      	lsls	r3, r3, #31
 80099f0:	d506      	bpl.n	8009a00 <__swbuf_r+0x6c>
 80099f2:	2e0a      	cmp	r6, #10
 80099f4:	d104      	bne.n	8009a00 <__swbuf_r+0x6c>
 80099f6:	4621      	mov	r1, r4
 80099f8:	4628      	mov	r0, r5
 80099fa:	f000 f911 	bl	8009c20 <_fflush_r>
 80099fe:	b988      	cbnz	r0, 8009a24 <__swbuf_r+0x90>
 8009a00:	4638      	mov	r0, r7
 8009a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a04:	4b0a      	ldr	r3, [pc, #40]	; (8009a30 <__swbuf_r+0x9c>)
 8009a06:	429c      	cmp	r4, r3
 8009a08:	d101      	bne.n	8009a0e <__swbuf_r+0x7a>
 8009a0a:	68ac      	ldr	r4, [r5, #8]
 8009a0c:	e7cf      	b.n	80099ae <__swbuf_r+0x1a>
 8009a0e:	4b09      	ldr	r3, [pc, #36]	; (8009a34 <__swbuf_r+0xa0>)
 8009a10:	429c      	cmp	r4, r3
 8009a12:	bf08      	it	eq
 8009a14:	68ec      	ldreq	r4, [r5, #12]
 8009a16:	e7ca      	b.n	80099ae <__swbuf_r+0x1a>
 8009a18:	4621      	mov	r1, r4
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	f000 f80c 	bl	8009a38 <__swsetup_r>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	d0cb      	beq.n	80099bc <__swbuf_r+0x28>
 8009a24:	f04f 37ff 	mov.w	r7, #4294967295
 8009a28:	e7ea      	b.n	8009a00 <__swbuf_r+0x6c>
 8009a2a:	bf00      	nop
 8009a2c:	0801bdc8 	.word	0x0801bdc8
 8009a30:	0801bde8 	.word	0x0801bde8
 8009a34:	0801bda8 	.word	0x0801bda8

08009a38 <__swsetup_r>:
 8009a38:	4b32      	ldr	r3, [pc, #200]	; (8009b04 <__swsetup_r+0xcc>)
 8009a3a:	b570      	push	{r4, r5, r6, lr}
 8009a3c:	681d      	ldr	r5, [r3, #0]
 8009a3e:	4606      	mov	r6, r0
 8009a40:	460c      	mov	r4, r1
 8009a42:	b125      	cbz	r5, 8009a4e <__swsetup_r+0x16>
 8009a44:	69ab      	ldr	r3, [r5, #24]
 8009a46:	b913      	cbnz	r3, 8009a4e <__swsetup_r+0x16>
 8009a48:	4628      	mov	r0, r5
 8009a4a:	f000 f97d 	bl	8009d48 <__sinit>
 8009a4e:	4b2e      	ldr	r3, [pc, #184]	; (8009b08 <__swsetup_r+0xd0>)
 8009a50:	429c      	cmp	r4, r3
 8009a52:	d10f      	bne.n	8009a74 <__swsetup_r+0x3c>
 8009a54:	686c      	ldr	r4, [r5, #4]
 8009a56:	89a3      	ldrh	r3, [r4, #12]
 8009a58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a5c:	0719      	lsls	r1, r3, #28
 8009a5e:	d42c      	bmi.n	8009aba <__swsetup_r+0x82>
 8009a60:	06dd      	lsls	r5, r3, #27
 8009a62:	d411      	bmi.n	8009a88 <__swsetup_r+0x50>
 8009a64:	2309      	movs	r3, #9
 8009a66:	6033      	str	r3, [r6, #0]
 8009a68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a6c:	81a3      	strh	r3, [r4, #12]
 8009a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a72:	e03e      	b.n	8009af2 <__swsetup_r+0xba>
 8009a74:	4b25      	ldr	r3, [pc, #148]	; (8009b0c <__swsetup_r+0xd4>)
 8009a76:	429c      	cmp	r4, r3
 8009a78:	d101      	bne.n	8009a7e <__swsetup_r+0x46>
 8009a7a:	68ac      	ldr	r4, [r5, #8]
 8009a7c:	e7eb      	b.n	8009a56 <__swsetup_r+0x1e>
 8009a7e:	4b24      	ldr	r3, [pc, #144]	; (8009b10 <__swsetup_r+0xd8>)
 8009a80:	429c      	cmp	r4, r3
 8009a82:	bf08      	it	eq
 8009a84:	68ec      	ldreq	r4, [r5, #12]
 8009a86:	e7e6      	b.n	8009a56 <__swsetup_r+0x1e>
 8009a88:	0758      	lsls	r0, r3, #29
 8009a8a:	d512      	bpl.n	8009ab2 <__swsetup_r+0x7a>
 8009a8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a8e:	b141      	cbz	r1, 8009aa2 <__swsetup_r+0x6a>
 8009a90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a94:	4299      	cmp	r1, r3
 8009a96:	d002      	beq.n	8009a9e <__swsetup_r+0x66>
 8009a98:	4630      	mov	r0, r6
 8009a9a:	f000 fa63 	bl	8009f64 <_free_r>
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	6363      	str	r3, [r4, #52]	; 0x34
 8009aa2:	89a3      	ldrh	r3, [r4, #12]
 8009aa4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009aa8:	81a3      	strh	r3, [r4, #12]
 8009aaa:	2300      	movs	r3, #0
 8009aac:	6063      	str	r3, [r4, #4]
 8009aae:	6923      	ldr	r3, [r4, #16]
 8009ab0:	6023      	str	r3, [r4, #0]
 8009ab2:	89a3      	ldrh	r3, [r4, #12]
 8009ab4:	f043 0308 	orr.w	r3, r3, #8
 8009ab8:	81a3      	strh	r3, [r4, #12]
 8009aba:	6923      	ldr	r3, [r4, #16]
 8009abc:	b94b      	cbnz	r3, 8009ad2 <__swsetup_r+0x9a>
 8009abe:	89a3      	ldrh	r3, [r4, #12]
 8009ac0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ac8:	d003      	beq.n	8009ad2 <__swsetup_r+0x9a>
 8009aca:	4621      	mov	r1, r4
 8009acc:	4630      	mov	r0, r6
 8009ace:	f000 fa01 	bl	8009ed4 <__smakebuf_r>
 8009ad2:	89a0      	ldrh	r0, [r4, #12]
 8009ad4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ad8:	f010 0301 	ands.w	r3, r0, #1
 8009adc:	d00a      	beq.n	8009af4 <__swsetup_r+0xbc>
 8009ade:	2300      	movs	r3, #0
 8009ae0:	60a3      	str	r3, [r4, #8]
 8009ae2:	6963      	ldr	r3, [r4, #20]
 8009ae4:	425b      	negs	r3, r3
 8009ae6:	61a3      	str	r3, [r4, #24]
 8009ae8:	6923      	ldr	r3, [r4, #16]
 8009aea:	b943      	cbnz	r3, 8009afe <__swsetup_r+0xc6>
 8009aec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009af0:	d1ba      	bne.n	8009a68 <__swsetup_r+0x30>
 8009af2:	bd70      	pop	{r4, r5, r6, pc}
 8009af4:	0781      	lsls	r1, r0, #30
 8009af6:	bf58      	it	pl
 8009af8:	6963      	ldrpl	r3, [r4, #20]
 8009afa:	60a3      	str	r3, [r4, #8]
 8009afc:	e7f4      	b.n	8009ae8 <__swsetup_r+0xb0>
 8009afe:	2000      	movs	r0, #0
 8009b00:	e7f7      	b.n	8009af2 <__swsetup_r+0xba>
 8009b02:	bf00      	nop
 8009b04:	2000001c 	.word	0x2000001c
 8009b08:	0801bdc8 	.word	0x0801bdc8
 8009b0c:	0801bde8 	.word	0x0801bde8
 8009b10:	0801bda8 	.word	0x0801bda8

08009b14 <__sflush_r>:
 8009b14:	898a      	ldrh	r2, [r1, #12]
 8009b16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	0710      	lsls	r0, r2, #28
 8009b1e:	460c      	mov	r4, r1
 8009b20:	d458      	bmi.n	8009bd4 <__sflush_r+0xc0>
 8009b22:	684b      	ldr	r3, [r1, #4]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	dc05      	bgt.n	8009b34 <__sflush_r+0x20>
 8009b28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	dc02      	bgt.n	8009b34 <__sflush_r+0x20>
 8009b2e:	2000      	movs	r0, #0
 8009b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b36:	2e00      	cmp	r6, #0
 8009b38:	d0f9      	beq.n	8009b2e <__sflush_r+0x1a>
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b40:	682f      	ldr	r7, [r5, #0]
 8009b42:	602b      	str	r3, [r5, #0]
 8009b44:	d032      	beq.n	8009bac <__sflush_r+0x98>
 8009b46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b48:	89a3      	ldrh	r3, [r4, #12]
 8009b4a:	075a      	lsls	r2, r3, #29
 8009b4c:	d505      	bpl.n	8009b5a <__sflush_r+0x46>
 8009b4e:	6863      	ldr	r3, [r4, #4]
 8009b50:	1ac0      	subs	r0, r0, r3
 8009b52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b54:	b10b      	cbz	r3, 8009b5a <__sflush_r+0x46>
 8009b56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b58:	1ac0      	subs	r0, r0, r3
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b60:	6a21      	ldr	r1, [r4, #32]
 8009b62:	4628      	mov	r0, r5
 8009b64:	47b0      	blx	r6
 8009b66:	1c43      	adds	r3, r0, #1
 8009b68:	89a3      	ldrh	r3, [r4, #12]
 8009b6a:	d106      	bne.n	8009b7a <__sflush_r+0x66>
 8009b6c:	6829      	ldr	r1, [r5, #0]
 8009b6e:	291d      	cmp	r1, #29
 8009b70:	d82c      	bhi.n	8009bcc <__sflush_r+0xb8>
 8009b72:	4a2a      	ldr	r2, [pc, #168]	; (8009c1c <__sflush_r+0x108>)
 8009b74:	40ca      	lsrs	r2, r1
 8009b76:	07d6      	lsls	r6, r2, #31
 8009b78:	d528      	bpl.n	8009bcc <__sflush_r+0xb8>
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	6062      	str	r2, [r4, #4]
 8009b7e:	04d9      	lsls	r1, r3, #19
 8009b80:	6922      	ldr	r2, [r4, #16]
 8009b82:	6022      	str	r2, [r4, #0]
 8009b84:	d504      	bpl.n	8009b90 <__sflush_r+0x7c>
 8009b86:	1c42      	adds	r2, r0, #1
 8009b88:	d101      	bne.n	8009b8e <__sflush_r+0x7a>
 8009b8a:	682b      	ldr	r3, [r5, #0]
 8009b8c:	b903      	cbnz	r3, 8009b90 <__sflush_r+0x7c>
 8009b8e:	6560      	str	r0, [r4, #84]	; 0x54
 8009b90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b92:	602f      	str	r7, [r5, #0]
 8009b94:	2900      	cmp	r1, #0
 8009b96:	d0ca      	beq.n	8009b2e <__sflush_r+0x1a>
 8009b98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b9c:	4299      	cmp	r1, r3
 8009b9e:	d002      	beq.n	8009ba6 <__sflush_r+0x92>
 8009ba0:	4628      	mov	r0, r5
 8009ba2:	f000 f9df 	bl	8009f64 <_free_r>
 8009ba6:	2000      	movs	r0, #0
 8009ba8:	6360      	str	r0, [r4, #52]	; 0x34
 8009baa:	e7c1      	b.n	8009b30 <__sflush_r+0x1c>
 8009bac:	6a21      	ldr	r1, [r4, #32]
 8009bae:	2301      	movs	r3, #1
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	47b0      	blx	r6
 8009bb4:	1c41      	adds	r1, r0, #1
 8009bb6:	d1c7      	bne.n	8009b48 <__sflush_r+0x34>
 8009bb8:	682b      	ldr	r3, [r5, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d0c4      	beq.n	8009b48 <__sflush_r+0x34>
 8009bbe:	2b1d      	cmp	r3, #29
 8009bc0:	d001      	beq.n	8009bc6 <__sflush_r+0xb2>
 8009bc2:	2b16      	cmp	r3, #22
 8009bc4:	d101      	bne.n	8009bca <__sflush_r+0xb6>
 8009bc6:	602f      	str	r7, [r5, #0]
 8009bc8:	e7b1      	b.n	8009b2e <__sflush_r+0x1a>
 8009bca:	89a3      	ldrh	r3, [r4, #12]
 8009bcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bd0:	81a3      	strh	r3, [r4, #12]
 8009bd2:	e7ad      	b.n	8009b30 <__sflush_r+0x1c>
 8009bd4:	690f      	ldr	r7, [r1, #16]
 8009bd6:	2f00      	cmp	r7, #0
 8009bd8:	d0a9      	beq.n	8009b2e <__sflush_r+0x1a>
 8009bda:	0793      	lsls	r3, r2, #30
 8009bdc:	680e      	ldr	r6, [r1, #0]
 8009bde:	bf08      	it	eq
 8009be0:	694b      	ldreq	r3, [r1, #20]
 8009be2:	600f      	str	r7, [r1, #0]
 8009be4:	bf18      	it	ne
 8009be6:	2300      	movne	r3, #0
 8009be8:	eba6 0807 	sub.w	r8, r6, r7
 8009bec:	608b      	str	r3, [r1, #8]
 8009bee:	f1b8 0f00 	cmp.w	r8, #0
 8009bf2:	dd9c      	ble.n	8009b2e <__sflush_r+0x1a>
 8009bf4:	6a21      	ldr	r1, [r4, #32]
 8009bf6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009bf8:	4643      	mov	r3, r8
 8009bfa:	463a      	mov	r2, r7
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	47b0      	blx	r6
 8009c00:	2800      	cmp	r0, #0
 8009c02:	dc06      	bgt.n	8009c12 <__sflush_r+0xfe>
 8009c04:	89a3      	ldrh	r3, [r4, #12]
 8009c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c0a:	81a3      	strh	r3, [r4, #12]
 8009c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c10:	e78e      	b.n	8009b30 <__sflush_r+0x1c>
 8009c12:	4407      	add	r7, r0
 8009c14:	eba8 0800 	sub.w	r8, r8, r0
 8009c18:	e7e9      	b.n	8009bee <__sflush_r+0xda>
 8009c1a:	bf00      	nop
 8009c1c:	20400001 	.word	0x20400001

08009c20 <_fflush_r>:
 8009c20:	b538      	push	{r3, r4, r5, lr}
 8009c22:	690b      	ldr	r3, [r1, #16]
 8009c24:	4605      	mov	r5, r0
 8009c26:	460c      	mov	r4, r1
 8009c28:	b913      	cbnz	r3, 8009c30 <_fflush_r+0x10>
 8009c2a:	2500      	movs	r5, #0
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	bd38      	pop	{r3, r4, r5, pc}
 8009c30:	b118      	cbz	r0, 8009c3a <_fflush_r+0x1a>
 8009c32:	6983      	ldr	r3, [r0, #24]
 8009c34:	b90b      	cbnz	r3, 8009c3a <_fflush_r+0x1a>
 8009c36:	f000 f887 	bl	8009d48 <__sinit>
 8009c3a:	4b14      	ldr	r3, [pc, #80]	; (8009c8c <_fflush_r+0x6c>)
 8009c3c:	429c      	cmp	r4, r3
 8009c3e:	d11b      	bne.n	8009c78 <_fflush_r+0x58>
 8009c40:	686c      	ldr	r4, [r5, #4]
 8009c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d0ef      	beq.n	8009c2a <_fflush_r+0xa>
 8009c4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c4c:	07d0      	lsls	r0, r2, #31
 8009c4e:	d404      	bmi.n	8009c5a <_fflush_r+0x3a>
 8009c50:	0599      	lsls	r1, r3, #22
 8009c52:	d402      	bmi.n	8009c5a <_fflush_r+0x3a>
 8009c54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c56:	f000 f915 	bl	8009e84 <__retarget_lock_acquire_recursive>
 8009c5a:	4628      	mov	r0, r5
 8009c5c:	4621      	mov	r1, r4
 8009c5e:	f7ff ff59 	bl	8009b14 <__sflush_r>
 8009c62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c64:	07da      	lsls	r2, r3, #31
 8009c66:	4605      	mov	r5, r0
 8009c68:	d4e0      	bmi.n	8009c2c <_fflush_r+0xc>
 8009c6a:	89a3      	ldrh	r3, [r4, #12]
 8009c6c:	059b      	lsls	r3, r3, #22
 8009c6e:	d4dd      	bmi.n	8009c2c <_fflush_r+0xc>
 8009c70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c72:	f000 f908 	bl	8009e86 <__retarget_lock_release_recursive>
 8009c76:	e7d9      	b.n	8009c2c <_fflush_r+0xc>
 8009c78:	4b05      	ldr	r3, [pc, #20]	; (8009c90 <_fflush_r+0x70>)
 8009c7a:	429c      	cmp	r4, r3
 8009c7c:	d101      	bne.n	8009c82 <_fflush_r+0x62>
 8009c7e:	68ac      	ldr	r4, [r5, #8]
 8009c80:	e7df      	b.n	8009c42 <_fflush_r+0x22>
 8009c82:	4b04      	ldr	r3, [pc, #16]	; (8009c94 <_fflush_r+0x74>)
 8009c84:	429c      	cmp	r4, r3
 8009c86:	bf08      	it	eq
 8009c88:	68ec      	ldreq	r4, [r5, #12]
 8009c8a:	e7da      	b.n	8009c42 <_fflush_r+0x22>
 8009c8c:	0801bdc8 	.word	0x0801bdc8
 8009c90:	0801bde8 	.word	0x0801bde8
 8009c94:	0801bda8 	.word	0x0801bda8

08009c98 <std>:
 8009c98:	2300      	movs	r3, #0
 8009c9a:	b510      	push	{r4, lr}
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	e9c0 3300 	strd	r3, r3, [r0]
 8009ca2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ca6:	6083      	str	r3, [r0, #8]
 8009ca8:	8181      	strh	r1, [r0, #12]
 8009caa:	6643      	str	r3, [r0, #100]	; 0x64
 8009cac:	81c2      	strh	r2, [r0, #14]
 8009cae:	6183      	str	r3, [r0, #24]
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	2208      	movs	r2, #8
 8009cb4:	305c      	adds	r0, #92	; 0x5c
 8009cb6:	f7ff fd87 	bl	80097c8 <memset>
 8009cba:	4b05      	ldr	r3, [pc, #20]	; (8009cd0 <std+0x38>)
 8009cbc:	6263      	str	r3, [r4, #36]	; 0x24
 8009cbe:	4b05      	ldr	r3, [pc, #20]	; (8009cd4 <std+0x3c>)
 8009cc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8009cc2:	4b05      	ldr	r3, [pc, #20]	; (8009cd8 <std+0x40>)
 8009cc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009cc6:	4b05      	ldr	r3, [pc, #20]	; (8009cdc <std+0x44>)
 8009cc8:	6224      	str	r4, [r4, #32]
 8009cca:	6323      	str	r3, [r4, #48]	; 0x30
 8009ccc:	bd10      	pop	{r4, pc}
 8009cce:	bf00      	nop
 8009cd0:	0800a721 	.word	0x0800a721
 8009cd4:	0800a743 	.word	0x0800a743
 8009cd8:	0800a77b 	.word	0x0800a77b
 8009cdc:	0800a79f 	.word	0x0800a79f

08009ce0 <_cleanup_r>:
 8009ce0:	4901      	ldr	r1, [pc, #4]	; (8009ce8 <_cleanup_r+0x8>)
 8009ce2:	f000 b8af 	b.w	8009e44 <_fwalk_reent>
 8009ce6:	bf00      	nop
 8009ce8:	08009c21 	.word	0x08009c21

08009cec <__sfmoreglue>:
 8009cec:	b570      	push	{r4, r5, r6, lr}
 8009cee:	2268      	movs	r2, #104	; 0x68
 8009cf0:	1e4d      	subs	r5, r1, #1
 8009cf2:	4355      	muls	r5, r2
 8009cf4:	460e      	mov	r6, r1
 8009cf6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009cfa:	f000 f99f 	bl	800a03c <_malloc_r>
 8009cfe:	4604      	mov	r4, r0
 8009d00:	b140      	cbz	r0, 8009d14 <__sfmoreglue+0x28>
 8009d02:	2100      	movs	r1, #0
 8009d04:	e9c0 1600 	strd	r1, r6, [r0]
 8009d08:	300c      	adds	r0, #12
 8009d0a:	60a0      	str	r0, [r4, #8]
 8009d0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009d10:	f7ff fd5a 	bl	80097c8 <memset>
 8009d14:	4620      	mov	r0, r4
 8009d16:	bd70      	pop	{r4, r5, r6, pc}

08009d18 <__sfp_lock_acquire>:
 8009d18:	4801      	ldr	r0, [pc, #4]	; (8009d20 <__sfp_lock_acquire+0x8>)
 8009d1a:	f000 b8b3 	b.w	8009e84 <__retarget_lock_acquire_recursive>
 8009d1e:	bf00      	nop
 8009d20:	20000871 	.word	0x20000871

08009d24 <__sfp_lock_release>:
 8009d24:	4801      	ldr	r0, [pc, #4]	; (8009d2c <__sfp_lock_release+0x8>)
 8009d26:	f000 b8ae 	b.w	8009e86 <__retarget_lock_release_recursive>
 8009d2a:	bf00      	nop
 8009d2c:	20000871 	.word	0x20000871

08009d30 <__sinit_lock_acquire>:
 8009d30:	4801      	ldr	r0, [pc, #4]	; (8009d38 <__sinit_lock_acquire+0x8>)
 8009d32:	f000 b8a7 	b.w	8009e84 <__retarget_lock_acquire_recursive>
 8009d36:	bf00      	nop
 8009d38:	20000872 	.word	0x20000872

08009d3c <__sinit_lock_release>:
 8009d3c:	4801      	ldr	r0, [pc, #4]	; (8009d44 <__sinit_lock_release+0x8>)
 8009d3e:	f000 b8a2 	b.w	8009e86 <__retarget_lock_release_recursive>
 8009d42:	bf00      	nop
 8009d44:	20000872 	.word	0x20000872

08009d48 <__sinit>:
 8009d48:	b510      	push	{r4, lr}
 8009d4a:	4604      	mov	r4, r0
 8009d4c:	f7ff fff0 	bl	8009d30 <__sinit_lock_acquire>
 8009d50:	69a3      	ldr	r3, [r4, #24]
 8009d52:	b11b      	cbz	r3, 8009d5c <__sinit+0x14>
 8009d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d58:	f7ff bff0 	b.w	8009d3c <__sinit_lock_release>
 8009d5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009d60:	6523      	str	r3, [r4, #80]	; 0x50
 8009d62:	4b13      	ldr	r3, [pc, #76]	; (8009db0 <__sinit+0x68>)
 8009d64:	4a13      	ldr	r2, [pc, #76]	; (8009db4 <__sinit+0x6c>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	62a2      	str	r2, [r4, #40]	; 0x28
 8009d6a:	42a3      	cmp	r3, r4
 8009d6c:	bf04      	itt	eq
 8009d6e:	2301      	moveq	r3, #1
 8009d70:	61a3      	streq	r3, [r4, #24]
 8009d72:	4620      	mov	r0, r4
 8009d74:	f000 f820 	bl	8009db8 <__sfp>
 8009d78:	6060      	str	r0, [r4, #4]
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	f000 f81c 	bl	8009db8 <__sfp>
 8009d80:	60a0      	str	r0, [r4, #8]
 8009d82:	4620      	mov	r0, r4
 8009d84:	f000 f818 	bl	8009db8 <__sfp>
 8009d88:	2200      	movs	r2, #0
 8009d8a:	60e0      	str	r0, [r4, #12]
 8009d8c:	2104      	movs	r1, #4
 8009d8e:	6860      	ldr	r0, [r4, #4]
 8009d90:	f7ff ff82 	bl	8009c98 <std>
 8009d94:	68a0      	ldr	r0, [r4, #8]
 8009d96:	2201      	movs	r2, #1
 8009d98:	2109      	movs	r1, #9
 8009d9a:	f7ff ff7d 	bl	8009c98 <std>
 8009d9e:	68e0      	ldr	r0, [r4, #12]
 8009da0:	2202      	movs	r2, #2
 8009da2:	2112      	movs	r1, #18
 8009da4:	f7ff ff78 	bl	8009c98 <std>
 8009da8:	2301      	movs	r3, #1
 8009daa:	61a3      	str	r3, [r4, #24]
 8009dac:	e7d2      	b.n	8009d54 <__sinit+0xc>
 8009dae:	bf00      	nop
 8009db0:	0801bda4 	.word	0x0801bda4
 8009db4:	08009ce1 	.word	0x08009ce1

08009db8 <__sfp>:
 8009db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dba:	4607      	mov	r7, r0
 8009dbc:	f7ff ffac 	bl	8009d18 <__sfp_lock_acquire>
 8009dc0:	4b1e      	ldr	r3, [pc, #120]	; (8009e3c <__sfp+0x84>)
 8009dc2:	681e      	ldr	r6, [r3, #0]
 8009dc4:	69b3      	ldr	r3, [r6, #24]
 8009dc6:	b913      	cbnz	r3, 8009dce <__sfp+0x16>
 8009dc8:	4630      	mov	r0, r6
 8009dca:	f7ff ffbd 	bl	8009d48 <__sinit>
 8009dce:	3648      	adds	r6, #72	; 0x48
 8009dd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	d503      	bpl.n	8009de0 <__sfp+0x28>
 8009dd8:	6833      	ldr	r3, [r6, #0]
 8009dda:	b30b      	cbz	r3, 8009e20 <__sfp+0x68>
 8009ddc:	6836      	ldr	r6, [r6, #0]
 8009dde:	e7f7      	b.n	8009dd0 <__sfp+0x18>
 8009de0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009de4:	b9d5      	cbnz	r5, 8009e1c <__sfp+0x64>
 8009de6:	4b16      	ldr	r3, [pc, #88]	; (8009e40 <__sfp+0x88>)
 8009de8:	60e3      	str	r3, [r4, #12]
 8009dea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009dee:	6665      	str	r5, [r4, #100]	; 0x64
 8009df0:	f000 f847 	bl	8009e82 <__retarget_lock_init_recursive>
 8009df4:	f7ff ff96 	bl	8009d24 <__sfp_lock_release>
 8009df8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009dfc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009e00:	6025      	str	r5, [r4, #0]
 8009e02:	61a5      	str	r5, [r4, #24]
 8009e04:	2208      	movs	r2, #8
 8009e06:	4629      	mov	r1, r5
 8009e08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009e0c:	f7ff fcdc 	bl	80097c8 <memset>
 8009e10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009e14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009e18:	4620      	mov	r0, r4
 8009e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e1c:	3468      	adds	r4, #104	; 0x68
 8009e1e:	e7d9      	b.n	8009dd4 <__sfp+0x1c>
 8009e20:	2104      	movs	r1, #4
 8009e22:	4638      	mov	r0, r7
 8009e24:	f7ff ff62 	bl	8009cec <__sfmoreglue>
 8009e28:	4604      	mov	r4, r0
 8009e2a:	6030      	str	r0, [r6, #0]
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	d1d5      	bne.n	8009ddc <__sfp+0x24>
 8009e30:	f7ff ff78 	bl	8009d24 <__sfp_lock_release>
 8009e34:	230c      	movs	r3, #12
 8009e36:	603b      	str	r3, [r7, #0]
 8009e38:	e7ee      	b.n	8009e18 <__sfp+0x60>
 8009e3a:	bf00      	nop
 8009e3c:	0801bda4 	.word	0x0801bda4
 8009e40:	ffff0001 	.word	0xffff0001

08009e44 <_fwalk_reent>:
 8009e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e48:	4606      	mov	r6, r0
 8009e4a:	4688      	mov	r8, r1
 8009e4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009e50:	2700      	movs	r7, #0
 8009e52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e56:	f1b9 0901 	subs.w	r9, r9, #1
 8009e5a:	d505      	bpl.n	8009e68 <_fwalk_reent+0x24>
 8009e5c:	6824      	ldr	r4, [r4, #0]
 8009e5e:	2c00      	cmp	r4, #0
 8009e60:	d1f7      	bne.n	8009e52 <_fwalk_reent+0xe>
 8009e62:	4638      	mov	r0, r7
 8009e64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e68:	89ab      	ldrh	r3, [r5, #12]
 8009e6a:	2b01      	cmp	r3, #1
 8009e6c:	d907      	bls.n	8009e7e <_fwalk_reent+0x3a>
 8009e6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e72:	3301      	adds	r3, #1
 8009e74:	d003      	beq.n	8009e7e <_fwalk_reent+0x3a>
 8009e76:	4629      	mov	r1, r5
 8009e78:	4630      	mov	r0, r6
 8009e7a:	47c0      	blx	r8
 8009e7c:	4307      	orrs	r7, r0
 8009e7e:	3568      	adds	r5, #104	; 0x68
 8009e80:	e7e9      	b.n	8009e56 <_fwalk_reent+0x12>

08009e82 <__retarget_lock_init_recursive>:
 8009e82:	4770      	bx	lr

08009e84 <__retarget_lock_acquire_recursive>:
 8009e84:	4770      	bx	lr

08009e86 <__retarget_lock_release_recursive>:
 8009e86:	4770      	bx	lr

08009e88 <__swhatbuf_r>:
 8009e88:	b570      	push	{r4, r5, r6, lr}
 8009e8a:	460e      	mov	r6, r1
 8009e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e90:	2900      	cmp	r1, #0
 8009e92:	b096      	sub	sp, #88	; 0x58
 8009e94:	4614      	mov	r4, r2
 8009e96:	461d      	mov	r5, r3
 8009e98:	da08      	bge.n	8009eac <__swhatbuf_r+0x24>
 8009e9a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	602a      	str	r2, [r5, #0]
 8009ea2:	061a      	lsls	r2, r3, #24
 8009ea4:	d410      	bmi.n	8009ec8 <__swhatbuf_r+0x40>
 8009ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009eaa:	e00e      	b.n	8009eca <__swhatbuf_r+0x42>
 8009eac:	466a      	mov	r2, sp
 8009eae:	f000 fc9d 	bl	800a7ec <_fstat_r>
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	dbf1      	blt.n	8009e9a <__swhatbuf_r+0x12>
 8009eb6:	9a01      	ldr	r2, [sp, #4]
 8009eb8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009ebc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009ec0:	425a      	negs	r2, r3
 8009ec2:	415a      	adcs	r2, r3
 8009ec4:	602a      	str	r2, [r5, #0]
 8009ec6:	e7ee      	b.n	8009ea6 <__swhatbuf_r+0x1e>
 8009ec8:	2340      	movs	r3, #64	; 0x40
 8009eca:	2000      	movs	r0, #0
 8009ecc:	6023      	str	r3, [r4, #0]
 8009ece:	b016      	add	sp, #88	; 0x58
 8009ed0:	bd70      	pop	{r4, r5, r6, pc}
	...

08009ed4 <__smakebuf_r>:
 8009ed4:	898b      	ldrh	r3, [r1, #12]
 8009ed6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ed8:	079d      	lsls	r5, r3, #30
 8009eda:	4606      	mov	r6, r0
 8009edc:	460c      	mov	r4, r1
 8009ede:	d507      	bpl.n	8009ef0 <__smakebuf_r+0x1c>
 8009ee0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ee4:	6023      	str	r3, [r4, #0]
 8009ee6:	6123      	str	r3, [r4, #16]
 8009ee8:	2301      	movs	r3, #1
 8009eea:	6163      	str	r3, [r4, #20]
 8009eec:	b002      	add	sp, #8
 8009eee:	bd70      	pop	{r4, r5, r6, pc}
 8009ef0:	ab01      	add	r3, sp, #4
 8009ef2:	466a      	mov	r2, sp
 8009ef4:	f7ff ffc8 	bl	8009e88 <__swhatbuf_r>
 8009ef8:	9900      	ldr	r1, [sp, #0]
 8009efa:	4605      	mov	r5, r0
 8009efc:	4630      	mov	r0, r6
 8009efe:	f000 f89d 	bl	800a03c <_malloc_r>
 8009f02:	b948      	cbnz	r0, 8009f18 <__smakebuf_r+0x44>
 8009f04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f08:	059a      	lsls	r2, r3, #22
 8009f0a:	d4ef      	bmi.n	8009eec <__smakebuf_r+0x18>
 8009f0c:	f023 0303 	bic.w	r3, r3, #3
 8009f10:	f043 0302 	orr.w	r3, r3, #2
 8009f14:	81a3      	strh	r3, [r4, #12]
 8009f16:	e7e3      	b.n	8009ee0 <__smakebuf_r+0xc>
 8009f18:	4b0d      	ldr	r3, [pc, #52]	; (8009f50 <__smakebuf_r+0x7c>)
 8009f1a:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f1c:	89a3      	ldrh	r3, [r4, #12]
 8009f1e:	6020      	str	r0, [r4, #0]
 8009f20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f24:	81a3      	strh	r3, [r4, #12]
 8009f26:	9b00      	ldr	r3, [sp, #0]
 8009f28:	6163      	str	r3, [r4, #20]
 8009f2a:	9b01      	ldr	r3, [sp, #4]
 8009f2c:	6120      	str	r0, [r4, #16]
 8009f2e:	b15b      	cbz	r3, 8009f48 <__smakebuf_r+0x74>
 8009f30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f34:	4630      	mov	r0, r6
 8009f36:	f000 fc6b 	bl	800a810 <_isatty_r>
 8009f3a:	b128      	cbz	r0, 8009f48 <__smakebuf_r+0x74>
 8009f3c:	89a3      	ldrh	r3, [r4, #12]
 8009f3e:	f023 0303 	bic.w	r3, r3, #3
 8009f42:	f043 0301 	orr.w	r3, r3, #1
 8009f46:	81a3      	strh	r3, [r4, #12]
 8009f48:	89a0      	ldrh	r0, [r4, #12]
 8009f4a:	4305      	orrs	r5, r0
 8009f4c:	81a5      	strh	r5, [r4, #12]
 8009f4e:	e7cd      	b.n	8009eec <__smakebuf_r+0x18>
 8009f50:	08009ce1 	.word	0x08009ce1

08009f54 <malloc>:
 8009f54:	4b02      	ldr	r3, [pc, #8]	; (8009f60 <malloc+0xc>)
 8009f56:	4601      	mov	r1, r0
 8009f58:	6818      	ldr	r0, [r3, #0]
 8009f5a:	f000 b86f 	b.w	800a03c <_malloc_r>
 8009f5e:	bf00      	nop
 8009f60:	2000001c 	.word	0x2000001c

08009f64 <_free_r>:
 8009f64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f66:	2900      	cmp	r1, #0
 8009f68:	d044      	beq.n	8009ff4 <_free_r+0x90>
 8009f6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f6e:	9001      	str	r0, [sp, #4]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	f1a1 0404 	sub.w	r4, r1, #4
 8009f76:	bfb8      	it	lt
 8009f78:	18e4      	addlt	r4, r4, r3
 8009f7a:	f000 fc6b 	bl	800a854 <__malloc_lock>
 8009f7e:	4a1e      	ldr	r2, [pc, #120]	; (8009ff8 <_free_r+0x94>)
 8009f80:	9801      	ldr	r0, [sp, #4]
 8009f82:	6813      	ldr	r3, [r2, #0]
 8009f84:	b933      	cbnz	r3, 8009f94 <_free_r+0x30>
 8009f86:	6063      	str	r3, [r4, #4]
 8009f88:	6014      	str	r4, [r2, #0]
 8009f8a:	b003      	add	sp, #12
 8009f8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f90:	f000 bc66 	b.w	800a860 <__malloc_unlock>
 8009f94:	42a3      	cmp	r3, r4
 8009f96:	d908      	bls.n	8009faa <_free_r+0x46>
 8009f98:	6825      	ldr	r5, [r4, #0]
 8009f9a:	1961      	adds	r1, r4, r5
 8009f9c:	428b      	cmp	r3, r1
 8009f9e:	bf01      	itttt	eq
 8009fa0:	6819      	ldreq	r1, [r3, #0]
 8009fa2:	685b      	ldreq	r3, [r3, #4]
 8009fa4:	1949      	addeq	r1, r1, r5
 8009fa6:	6021      	streq	r1, [r4, #0]
 8009fa8:	e7ed      	b.n	8009f86 <_free_r+0x22>
 8009faa:	461a      	mov	r2, r3
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	b10b      	cbz	r3, 8009fb4 <_free_r+0x50>
 8009fb0:	42a3      	cmp	r3, r4
 8009fb2:	d9fa      	bls.n	8009faa <_free_r+0x46>
 8009fb4:	6811      	ldr	r1, [r2, #0]
 8009fb6:	1855      	adds	r5, r2, r1
 8009fb8:	42a5      	cmp	r5, r4
 8009fba:	d10b      	bne.n	8009fd4 <_free_r+0x70>
 8009fbc:	6824      	ldr	r4, [r4, #0]
 8009fbe:	4421      	add	r1, r4
 8009fc0:	1854      	adds	r4, r2, r1
 8009fc2:	42a3      	cmp	r3, r4
 8009fc4:	6011      	str	r1, [r2, #0]
 8009fc6:	d1e0      	bne.n	8009f8a <_free_r+0x26>
 8009fc8:	681c      	ldr	r4, [r3, #0]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	6053      	str	r3, [r2, #4]
 8009fce:	4421      	add	r1, r4
 8009fd0:	6011      	str	r1, [r2, #0]
 8009fd2:	e7da      	b.n	8009f8a <_free_r+0x26>
 8009fd4:	d902      	bls.n	8009fdc <_free_r+0x78>
 8009fd6:	230c      	movs	r3, #12
 8009fd8:	6003      	str	r3, [r0, #0]
 8009fda:	e7d6      	b.n	8009f8a <_free_r+0x26>
 8009fdc:	6825      	ldr	r5, [r4, #0]
 8009fde:	1961      	adds	r1, r4, r5
 8009fe0:	428b      	cmp	r3, r1
 8009fe2:	bf04      	itt	eq
 8009fe4:	6819      	ldreq	r1, [r3, #0]
 8009fe6:	685b      	ldreq	r3, [r3, #4]
 8009fe8:	6063      	str	r3, [r4, #4]
 8009fea:	bf04      	itt	eq
 8009fec:	1949      	addeq	r1, r1, r5
 8009fee:	6021      	streq	r1, [r4, #0]
 8009ff0:	6054      	str	r4, [r2, #4]
 8009ff2:	e7ca      	b.n	8009f8a <_free_r+0x26>
 8009ff4:	b003      	add	sp, #12
 8009ff6:	bd30      	pop	{r4, r5, pc}
 8009ff8:	20000874 	.word	0x20000874

08009ffc <sbrk_aligned>:
 8009ffc:	b570      	push	{r4, r5, r6, lr}
 8009ffe:	4e0e      	ldr	r6, [pc, #56]	; (800a038 <sbrk_aligned+0x3c>)
 800a000:	460c      	mov	r4, r1
 800a002:	6831      	ldr	r1, [r6, #0]
 800a004:	4605      	mov	r5, r0
 800a006:	b911      	cbnz	r1, 800a00e <sbrk_aligned+0x12>
 800a008:	f000 fb7a 	bl	800a700 <_sbrk_r>
 800a00c:	6030      	str	r0, [r6, #0]
 800a00e:	4621      	mov	r1, r4
 800a010:	4628      	mov	r0, r5
 800a012:	f000 fb75 	bl	800a700 <_sbrk_r>
 800a016:	1c43      	adds	r3, r0, #1
 800a018:	d00a      	beq.n	800a030 <sbrk_aligned+0x34>
 800a01a:	1cc4      	adds	r4, r0, #3
 800a01c:	f024 0403 	bic.w	r4, r4, #3
 800a020:	42a0      	cmp	r0, r4
 800a022:	d007      	beq.n	800a034 <sbrk_aligned+0x38>
 800a024:	1a21      	subs	r1, r4, r0
 800a026:	4628      	mov	r0, r5
 800a028:	f000 fb6a 	bl	800a700 <_sbrk_r>
 800a02c:	3001      	adds	r0, #1
 800a02e:	d101      	bne.n	800a034 <sbrk_aligned+0x38>
 800a030:	f04f 34ff 	mov.w	r4, #4294967295
 800a034:	4620      	mov	r0, r4
 800a036:	bd70      	pop	{r4, r5, r6, pc}
 800a038:	20000878 	.word	0x20000878

0800a03c <_malloc_r>:
 800a03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a040:	1ccd      	adds	r5, r1, #3
 800a042:	f025 0503 	bic.w	r5, r5, #3
 800a046:	3508      	adds	r5, #8
 800a048:	2d0c      	cmp	r5, #12
 800a04a:	bf38      	it	cc
 800a04c:	250c      	movcc	r5, #12
 800a04e:	2d00      	cmp	r5, #0
 800a050:	4607      	mov	r7, r0
 800a052:	db01      	blt.n	800a058 <_malloc_r+0x1c>
 800a054:	42a9      	cmp	r1, r5
 800a056:	d905      	bls.n	800a064 <_malloc_r+0x28>
 800a058:	230c      	movs	r3, #12
 800a05a:	603b      	str	r3, [r7, #0]
 800a05c:	2600      	movs	r6, #0
 800a05e:	4630      	mov	r0, r6
 800a060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a064:	4e2e      	ldr	r6, [pc, #184]	; (800a120 <_malloc_r+0xe4>)
 800a066:	f000 fbf5 	bl	800a854 <__malloc_lock>
 800a06a:	6833      	ldr	r3, [r6, #0]
 800a06c:	461c      	mov	r4, r3
 800a06e:	bb34      	cbnz	r4, 800a0be <_malloc_r+0x82>
 800a070:	4629      	mov	r1, r5
 800a072:	4638      	mov	r0, r7
 800a074:	f7ff ffc2 	bl	8009ffc <sbrk_aligned>
 800a078:	1c43      	adds	r3, r0, #1
 800a07a:	4604      	mov	r4, r0
 800a07c:	d14d      	bne.n	800a11a <_malloc_r+0xde>
 800a07e:	6834      	ldr	r4, [r6, #0]
 800a080:	4626      	mov	r6, r4
 800a082:	2e00      	cmp	r6, #0
 800a084:	d140      	bne.n	800a108 <_malloc_r+0xcc>
 800a086:	6823      	ldr	r3, [r4, #0]
 800a088:	4631      	mov	r1, r6
 800a08a:	4638      	mov	r0, r7
 800a08c:	eb04 0803 	add.w	r8, r4, r3
 800a090:	f000 fb36 	bl	800a700 <_sbrk_r>
 800a094:	4580      	cmp	r8, r0
 800a096:	d13a      	bne.n	800a10e <_malloc_r+0xd2>
 800a098:	6821      	ldr	r1, [r4, #0]
 800a09a:	3503      	adds	r5, #3
 800a09c:	1a6d      	subs	r5, r5, r1
 800a09e:	f025 0503 	bic.w	r5, r5, #3
 800a0a2:	3508      	adds	r5, #8
 800a0a4:	2d0c      	cmp	r5, #12
 800a0a6:	bf38      	it	cc
 800a0a8:	250c      	movcc	r5, #12
 800a0aa:	4629      	mov	r1, r5
 800a0ac:	4638      	mov	r0, r7
 800a0ae:	f7ff ffa5 	bl	8009ffc <sbrk_aligned>
 800a0b2:	3001      	adds	r0, #1
 800a0b4:	d02b      	beq.n	800a10e <_malloc_r+0xd2>
 800a0b6:	6823      	ldr	r3, [r4, #0]
 800a0b8:	442b      	add	r3, r5
 800a0ba:	6023      	str	r3, [r4, #0]
 800a0bc:	e00e      	b.n	800a0dc <_malloc_r+0xa0>
 800a0be:	6822      	ldr	r2, [r4, #0]
 800a0c0:	1b52      	subs	r2, r2, r5
 800a0c2:	d41e      	bmi.n	800a102 <_malloc_r+0xc6>
 800a0c4:	2a0b      	cmp	r2, #11
 800a0c6:	d916      	bls.n	800a0f6 <_malloc_r+0xba>
 800a0c8:	1961      	adds	r1, r4, r5
 800a0ca:	42a3      	cmp	r3, r4
 800a0cc:	6025      	str	r5, [r4, #0]
 800a0ce:	bf18      	it	ne
 800a0d0:	6059      	strne	r1, [r3, #4]
 800a0d2:	6863      	ldr	r3, [r4, #4]
 800a0d4:	bf08      	it	eq
 800a0d6:	6031      	streq	r1, [r6, #0]
 800a0d8:	5162      	str	r2, [r4, r5]
 800a0da:	604b      	str	r3, [r1, #4]
 800a0dc:	4638      	mov	r0, r7
 800a0de:	f104 060b 	add.w	r6, r4, #11
 800a0e2:	f000 fbbd 	bl	800a860 <__malloc_unlock>
 800a0e6:	f026 0607 	bic.w	r6, r6, #7
 800a0ea:	1d23      	adds	r3, r4, #4
 800a0ec:	1af2      	subs	r2, r6, r3
 800a0ee:	d0b6      	beq.n	800a05e <_malloc_r+0x22>
 800a0f0:	1b9b      	subs	r3, r3, r6
 800a0f2:	50a3      	str	r3, [r4, r2]
 800a0f4:	e7b3      	b.n	800a05e <_malloc_r+0x22>
 800a0f6:	6862      	ldr	r2, [r4, #4]
 800a0f8:	42a3      	cmp	r3, r4
 800a0fa:	bf0c      	ite	eq
 800a0fc:	6032      	streq	r2, [r6, #0]
 800a0fe:	605a      	strne	r2, [r3, #4]
 800a100:	e7ec      	b.n	800a0dc <_malloc_r+0xa0>
 800a102:	4623      	mov	r3, r4
 800a104:	6864      	ldr	r4, [r4, #4]
 800a106:	e7b2      	b.n	800a06e <_malloc_r+0x32>
 800a108:	4634      	mov	r4, r6
 800a10a:	6876      	ldr	r6, [r6, #4]
 800a10c:	e7b9      	b.n	800a082 <_malloc_r+0x46>
 800a10e:	230c      	movs	r3, #12
 800a110:	603b      	str	r3, [r7, #0]
 800a112:	4638      	mov	r0, r7
 800a114:	f000 fba4 	bl	800a860 <__malloc_unlock>
 800a118:	e7a1      	b.n	800a05e <_malloc_r+0x22>
 800a11a:	6025      	str	r5, [r4, #0]
 800a11c:	e7de      	b.n	800a0dc <_malloc_r+0xa0>
 800a11e:	bf00      	nop
 800a120:	20000874 	.word	0x20000874

0800a124 <__sfputc_r>:
 800a124:	6893      	ldr	r3, [r2, #8]
 800a126:	3b01      	subs	r3, #1
 800a128:	2b00      	cmp	r3, #0
 800a12a:	b410      	push	{r4}
 800a12c:	6093      	str	r3, [r2, #8]
 800a12e:	da08      	bge.n	800a142 <__sfputc_r+0x1e>
 800a130:	6994      	ldr	r4, [r2, #24]
 800a132:	42a3      	cmp	r3, r4
 800a134:	db01      	blt.n	800a13a <__sfputc_r+0x16>
 800a136:	290a      	cmp	r1, #10
 800a138:	d103      	bne.n	800a142 <__sfputc_r+0x1e>
 800a13a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a13e:	f7ff bc29 	b.w	8009994 <__swbuf_r>
 800a142:	6813      	ldr	r3, [r2, #0]
 800a144:	1c58      	adds	r0, r3, #1
 800a146:	6010      	str	r0, [r2, #0]
 800a148:	7019      	strb	r1, [r3, #0]
 800a14a:	4608      	mov	r0, r1
 800a14c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <__sfputs_r>:
 800a152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a154:	4606      	mov	r6, r0
 800a156:	460f      	mov	r7, r1
 800a158:	4614      	mov	r4, r2
 800a15a:	18d5      	adds	r5, r2, r3
 800a15c:	42ac      	cmp	r4, r5
 800a15e:	d101      	bne.n	800a164 <__sfputs_r+0x12>
 800a160:	2000      	movs	r0, #0
 800a162:	e007      	b.n	800a174 <__sfputs_r+0x22>
 800a164:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a168:	463a      	mov	r2, r7
 800a16a:	4630      	mov	r0, r6
 800a16c:	f7ff ffda 	bl	800a124 <__sfputc_r>
 800a170:	1c43      	adds	r3, r0, #1
 800a172:	d1f3      	bne.n	800a15c <__sfputs_r+0xa>
 800a174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a178 <_vfiprintf_r>:
 800a178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17c:	460d      	mov	r5, r1
 800a17e:	b09d      	sub	sp, #116	; 0x74
 800a180:	4614      	mov	r4, r2
 800a182:	4698      	mov	r8, r3
 800a184:	4606      	mov	r6, r0
 800a186:	b118      	cbz	r0, 800a190 <_vfiprintf_r+0x18>
 800a188:	6983      	ldr	r3, [r0, #24]
 800a18a:	b90b      	cbnz	r3, 800a190 <_vfiprintf_r+0x18>
 800a18c:	f7ff fddc 	bl	8009d48 <__sinit>
 800a190:	4b89      	ldr	r3, [pc, #548]	; (800a3b8 <_vfiprintf_r+0x240>)
 800a192:	429d      	cmp	r5, r3
 800a194:	d11b      	bne.n	800a1ce <_vfiprintf_r+0x56>
 800a196:	6875      	ldr	r5, [r6, #4]
 800a198:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a19a:	07d9      	lsls	r1, r3, #31
 800a19c:	d405      	bmi.n	800a1aa <_vfiprintf_r+0x32>
 800a19e:	89ab      	ldrh	r3, [r5, #12]
 800a1a0:	059a      	lsls	r2, r3, #22
 800a1a2:	d402      	bmi.n	800a1aa <_vfiprintf_r+0x32>
 800a1a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1a6:	f7ff fe6d 	bl	8009e84 <__retarget_lock_acquire_recursive>
 800a1aa:	89ab      	ldrh	r3, [r5, #12]
 800a1ac:	071b      	lsls	r3, r3, #28
 800a1ae:	d501      	bpl.n	800a1b4 <_vfiprintf_r+0x3c>
 800a1b0:	692b      	ldr	r3, [r5, #16]
 800a1b2:	b9eb      	cbnz	r3, 800a1f0 <_vfiprintf_r+0x78>
 800a1b4:	4629      	mov	r1, r5
 800a1b6:	4630      	mov	r0, r6
 800a1b8:	f7ff fc3e 	bl	8009a38 <__swsetup_r>
 800a1bc:	b1c0      	cbz	r0, 800a1f0 <_vfiprintf_r+0x78>
 800a1be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1c0:	07dc      	lsls	r4, r3, #31
 800a1c2:	d50e      	bpl.n	800a1e2 <_vfiprintf_r+0x6a>
 800a1c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c8:	b01d      	add	sp, #116	; 0x74
 800a1ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1ce:	4b7b      	ldr	r3, [pc, #492]	; (800a3bc <_vfiprintf_r+0x244>)
 800a1d0:	429d      	cmp	r5, r3
 800a1d2:	d101      	bne.n	800a1d8 <_vfiprintf_r+0x60>
 800a1d4:	68b5      	ldr	r5, [r6, #8]
 800a1d6:	e7df      	b.n	800a198 <_vfiprintf_r+0x20>
 800a1d8:	4b79      	ldr	r3, [pc, #484]	; (800a3c0 <_vfiprintf_r+0x248>)
 800a1da:	429d      	cmp	r5, r3
 800a1dc:	bf08      	it	eq
 800a1de:	68f5      	ldreq	r5, [r6, #12]
 800a1e0:	e7da      	b.n	800a198 <_vfiprintf_r+0x20>
 800a1e2:	89ab      	ldrh	r3, [r5, #12]
 800a1e4:	0598      	lsls	r0, r3, #22
 800a1e6:	d4ed      	bmi.n	800a1c4 <_vfiprintf_r+0x4c>
 800a1e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1ea:	f7ff fe4c 	bl	8009e86 <__retarget_lock_release_recursive>
 800a1ee:	e7e9      	b.n	800a1c4 <_vfiprintf_r+0x4c>
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a1f4:	2320      	movs	r3, #32
 800a1f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a1fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1fe:	2330      	movs	r3, #48	; 0x30
 800a200:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a3c4 <_vfiprintf_r+0x24c>
 800a204:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a208:	f04f 0901 	mov.w	r9, #1
 800a20c:	4623      	mov	r3, r4
 800a20e:	469a      	mov	sl, r3
 800a210:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a214:	b10a      	cbz	r2, 800a21a <_vfiprintf_r+0xa2>
 800a216:	2a25      	cmp	r2, #37	; 0x25
 800a218:	d1f9      	bne.n	800a20e <_vfiprintf_r+0x96>
 800a21a:	ebba 0b04 	subs.w	fp, sl, r4
 800a21e:	d00b      	beq.n	800a238 <_vfiprintf_r+0xc0>
 800a220:	465b      	mov	r3, fp
 800a222:	4622      	mov	r2, r4
 800a224:	4629      	mov	r1, r5
 800a226:	4630      	mov	r0, r6
 800a228:	f7ff ff93 	bl	800a152 <__sfputs_r>
 800a22c:	3001      	adds	r0, #1
 800a22e:	f000 80aa 	beq.w	800a386 <_vfiprintf_r+0x20e>
 800a232:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a234:	445a      	add	r2, fp
 800a236:	9209      	str	r2, [sp, #36]	; 0x24
 800a238:	f89a 3000 	ldrb.w	r3, [sl]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 80a2 	beq.w	800a386 <_vfiprintf_r+0x20e>
 800a242:	2300      	movs	r3, #0
 800a244:	f04f 32ff 	mov.w	r2, #4294967295
 800a248:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a24c:	f10a 0a01 	add.w	sl, sl, #1
 800a250:	9304      	str	r3, [sp, #16]
 800a252:	9307      	str	r3, [sp, #28]
 800a254:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a258:	931a      	str	r3, [sp, #104]	; 0x68
 800a25a:	4654      	mov	r4, sl
 800a25c:	2205      	movs	r2, #5
 800a25e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a262:	4858      	ldr	r0, [pc, #352]	; (800a3c4 <_vfiprintf_r+0x24c>)
 800a264:	f7f5 ffdc 	bl	8000220 <memchr>
 800a268:	9a04      	ldr	r2, [sp, #16]
 800a26a:	b9d8      	cbnz	r0, 800a2a4 <_vfiprintf_r+0x12c>
 800a26c:	06d1      	lsls	r1, r2, #27
 800a26e:	bf44      	itt	mi
 800a270:	2320      	movmi	r3, #32
 800a272:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a276:	0713      	lsls	r3, r2, #28
 800a278:	bf44      	itt	mi
 800a27a:	232b      	movmi	r3, #43	; 0x2b
 800a27c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a280:	f89a 3000 	ldrb.w	r3, [sl]
 800a284:	2b2a      	cmp	r3, #42	; 0x2a
 800a286:	d015      	beq.n	800a2b4 <_vfiprintf_r+0x13c>
 800a288:	9a07      	ldr	r2, [sp, #28]
 800a28a:	4654      	mov	r4, sl
 800a28c:	2000      	movs	r0, #0
 800a28e:	f04f 0c0a 	mov.w	ip, #10
 800a292:	4621      	mov	r1, r4
 800a294:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a298:	3b30      	subs	r3, #48	; 0x30
 800a29a:	2b09      	cmp	r3, #9
 800a29c:	d94e      	bls.n	800a33c <_vfiprintf_r+0x1c4>
 800a29e:	b1b0      	cbz	r0, 800a2ce <_vfiprintf_r+0x156>
 800a2a0:	9207      	str	r2, [sp, #28]
 800a2a2:	e014      	b.n	800a2ce <_vfiprintf_r+0x156>
 800a2a4:	eba0 0308 	sub.w	r3, r0, r8
 800a2a8:	fa09 f303 	lsl.w	r3, r9, r3
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	9304      	str	r3, [sp, #16]
 800a2b0:	46a2      	mov	sl, r4
 800a2b2:	e7d2      	b.n	800a25a <_vfiprintf_r+0xe2>
 800a2b4:	9b03      	ldr	r3, [sp, #12]
 800a2b6:	1d19      	adds	r1, r3, #4
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	9103      	str	r1, [sp, #12]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	bfbb      	ittet	lt
 800a2c0:	425b      	neglt	r3, r3
 800a2c2:	f042 0202 	orrlt.w	r2, r2, #2
 800a2c6:	9307      	strge	r3, [sp, #28]
 800a2c8:	9307      	strlt	r3, [sp, #28]
 800a2ca:	bfb8      	it	lt
 800a2cc:	9204      	strlt	r2, [sp, #16]
 800a2ce:	7823      	ldrb	r3, [r4, #0]
 800a2d0:	2b2e      	cmp	r3, #46	; 0x2e
 800a2d2:	d10c      	bne.n	800a2ee <_vfiprintf_r+0x176>
 800a2d4:	7863      	ldrb	r3, [r4, #1]
 800a2d6:	2b2a      	cmp	r3, #42	; 0x2a
 800a2d8:	d135      	bne.n	800a346 <_vfiprintf_r+0x1ce>
 800a2da:	9b03      	ldr	r3, [sp, #12]
 800a2dc:	1d1a      	adds	r2, r3, #4
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	9203      	str	r2, [sp, #12]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	bfb8      	it	lt
 800a2e6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2ea:	3402      	adds	r4, #2
 800a2ec:	9305      	str	r3, [sp, #20]
 800a2ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a3d4 <_vfiprintf_r+0x25c>
 800a2f2:	7821      	ldrb	r1, [r4, #0]
 800a2f4:	2203      	movs	r2, #3
 800a2f6:	4650      	mov	r0, sl
 800a2f8:	f7f5 ff92 	bl	8000220 <memchr>
 800a2fc:	b140      	cbz	r0, 800a310 <_vfiprintf_r+0x198>
 800a2fe:	2340      	movs	r3, #64	; 0x40
 800a300:	eba0 000a 	sub.w	r0, r0, sl
 800a304:	fa03 f000 	lsl.w	r0, r3, r0
 800a308:	9b04      	ldr	r3, [sp, #16]
 800a30a:	4303      	orrs	r3, r0
 800a30c:	3401      	adds	r4, #1
 800a30e:	9304      	str	r3, [sp, #16]
 800a310:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a314:	482c      	ldr	r0, [pc, #176]	; (800a3c8 <_vfiprintf_r+0x250>)
 800a316:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a31a:	2206      	movs	r2, #6
 800a31c:	f7f5 ff80 	bl	8000220 <memchr>
 800a320:	2800      	cmp	r0, #0
 800a322:	d03f      	beq.n	800a3a4 <_vfiprintf_r+0x22c>
 800a324:	4b29      	ldr	r3, [pc, #164]	; (800a3cc <_vfiprintf_r+0x254>)
 800a326:	bb1b      	cbnz	r3, 800a370 <_vfiprintf_r+0x1f8>
 800a328:	9b03      	ldr	r3, [sp, #12]
 800a32a:	3307      	adds	r3, #7
 800a32c:	f023 0307 	bic.w	r3, r3, #7
 800a330:	3308      	adds	r3, #8
 800a332:	9303      	str	r3, [sp, #12]
 800a334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a336:	443b      	add	r3, r7
 800a338:	9309      	str	r3, [sp, #36]	; 0x24
 800a33a:	e767      	b.n	800a20c <_vfiprintf_r+0x94>
 800a33c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a340:	460c      	mov	r4, r1
 800a342:	2001      	movs	r0, #1
 800a344:	e7a5      	b.n	800a292 <_vfiprintf_r+0x11a>
 800a346:	2300      	movs	r3, #0
 800a348:	3401      	adds	r4, #1
 800a34a:	9305      	str	r3, [sp, #20]
 800a34c:	4619      	mov	r1, r3
 800a34e:	f04f 0c0a 	mov.w	ip, #10
 800a352:	4620      	mov	r0, r4
 800a354:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a358:	3a30      	subs	r2, #48	; 0x30
 800a35a:	2a09      	cmp	r2, #9
 800a35c:	d903      	bls.n	800a366 <_vfiprintf_r+0x1ee>
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d0c5      	beq.n	800a2ee <_vfiprintf_r+0x176>
 800a362:	9105      	str	r1, [sp, #20]
 800a364:	e7c3      	b.n	800a2ee <_vfiprintf_r+0x176>
 800a366:	fb0c 2101 	mla	r1, ip, r1, r2
 800a36a:	4604      	mov	r4, r0
 800a36c:	2301      	movs	r3, #1
 800a36e:	e7f0      	b.n	800a352 <_vfiprintf_r+0x1da>
 800a370:	ab03      	add	r3, sp, #12
 800a372:	9300      	str	r3, [sp, #0]
 800a374:	462a      	mov	r2, r5
 800a376:	4b16      	ldr	r3, [pc, #88]	; (800a3d0 <_vfiprintf_r+0x258>)
 800a378:	a904      	add	r1, sp, #16
 800a37a:	4630      	mov	r0, r6
 800a37c:	f3af 8000 	nop.w
 800a380:	4607      	mov	r7, r0
 800a382:	1c78      	adds	r0, r7, #1
 800a384:	d1d6      	bne.n	800a334 <_vfiprintf_r+0x1bc>
 800a386:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a388:	07d9      	lsls	r1, r3, #31
 800a38a:	d405      	bmi.n	800a398 <_vfiprintf_r+0x220>
 800a38c:	89ab      	ldrh	r3, [r5, #12]
 800a38e:	059a      	lsls	r2, r3, #22
 800a390:	d402      	bmi.n	800a398 <_vfiprintf_r+0x220>
 800a392:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a394:	f7ff fd77 	bl	8009e86 <__retarget_lock_release_recursive>
 800a398:	89ab      	ldrh	r3, [r5, #12]
 800a39a:	065b      	lsls	r3, r3, #25
 800a39c:	f53f af12 	bmi.w	800a1c4 <_vfiprintf_r+0x4c>
 800a3a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3a2:	e711      	b.n	800a1c8 <_vfiprintf_r+0x50>
 800a3a4:	ab03      	add	r3, sp, #12
 800a3a6:	9300      	str	r3, [sp, #0]
 800a3a8:	462a      	mov	r2, r5
 800a3aa:	4b09      	ldr	r3, [pc, #36]	; (800a3d0 <_vfiprintf_r+0x258>)
 800a3ac:	a904      	add	r1, sp, #16
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	f000 f880 	bl	800a4b4 <_printf_i>
 800a3b4:	e7e4      	b.n	800a380 <_vfiprintf_r+0x208>
 800a3b6:	bf00      	nop
 800a3b8:	0801bdc8 	.word	0x0801bdc8
 800a3bc:	0801bde8 	.word	0x0801bde8
 800a3c0:	0801bda8 	.word	0x0801bda8
 800a3c4:	0801be08 	.word	0x0801be08
 800a3c8:	0801be12 	.word	0x0801be12
 800a3cc:	00000000 	.word	0x00000000
 800a3d0:	0800a153 	.word	0x0800a153
 800a3d4:	0801be0e 	.word	0x0801be0e

0800a3d8 <_printf_common>:
 800a3d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3dc:	4616      	mov	r6, r2
 800a3de:	4699      	mov	r9, r3
 800a3e0:	688a      	ldr	r2, [r1, #8]
 800a3e2:	690b      	ldr	r3, [r1, #16]
 800a3e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	bfb8      	it	lt
 800a3ec:	4613      	movlt	r3, r2
 800a3ee:	6033      	str	r3, [r6, #0]
 800a3f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a3f4:	4607      	mov	r7, r0
 800a3f6:	460c      	mov	r4, r1
 800a3f8:	b10a      	cbz	r2, 800a3fe <_printf_common+0x26>
 800a3fa:	3301      	adds	r3, #1
 800a3fc:	6033      	str	r3, [r6, #0]
 800a3fe:	6823      	ldr	r3, [r4, #0]
 800a400:	0699      	lsls	r1, r3, #26
 800a402:	bf42      	ittt	mi
 800a404:	6833      	ldrmi	r3, [r6, #0]
 800a406:	3302      	addmi	r3, #2
 800a408:	6033      	strmi	r3, [r6, #0]
 800a40a:	6825      	ldr	r5, [r4, #0]
 800a40c:	f015 0506 	ands.w	r5, r5, #6
 800a410:	d106      	bne.n	800a420 <_printf_common+0x48>
 800a412:	f104 0a19 	add.w	sl, r4, #25
 800a416:	68e3      	ldr	r3, [r4, #12]
 800a418:	6832      	ldr	r2, [r6, #0]
 800a41a:	1a9b      	subs	r3, r3, r2
 800a41c:	42ab      	cmp	r3, r5
 800a41e:	dc26      	bgt.n	800a46e <_printf_common+0x96>
 800a420:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a424:	1e13      	subs	r3, r2, #0
 800a426:	6822      	ldr	r2, [r4, #0]
 800a428:	bf18      	it	ne
 800a42a:	2301      	movne	r3, #1
 800a42c:	0692      	lsls	r2, r2, #26
 800a42e:	d42b      	bmi.n	800a488 <_printf_common+0xb0>
 800a430:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a434:	4649      	mov	r1, r9
 800a436:	4638      	mov	r0, r7
 800a438:	47c0      	blx	r8
 800a43a:	3001      	adds	r0, #1
 800a43c:	d01e      	beq.n	800a47c <_printf_common+0xa4>
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	68e5      	ldr	r5, [r4, #12]
 800a442:	6832      	ldr	r2, [r6, #0]
 800a444:	f003 0306 	and.w	r3, r3, #6
 800a448:	2b04      	cmp	r3, #4
 800a44a:	bf08      	it	eq
 800a44c:	1aad      	subeq	r5, r5, r2
 800a44e:	68a3      	ldr	r3, [r4, #8]
 800a450:	6922      	ldr	r2, [r4, #16]
 800a452:	bf0c      	ite	eq
 800a454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a458:	2500      	movne	r5, #0
 800a45a:	4293      	cmp	r3, r2
 800a45c:	bfc4      	itt	gt
 800a45e:	1a9b      	subgt	r3, r3, r2
 800a460:	18ed      	addgt	r5, r5, r3
 800a462:	2600      	movs	r6, #0
 800a464:	341a      	adds	r4, #26
 800a466:	42b5      	cmp	r5, r6
 800a468:	d11a      	bne.n	800a4a0 <_printf_common+0xc8>
 800a46a:	2000      	movs	r0, #0
 800a46c:	e008      	b.n	800a480 <_printf_common+0xa8>
 800a46e:	2301      	movs	r3, #1
 800a470:	4652      	mov	r2, sl
 800a472:	4649      	mov	r1, r9
 800a474:	4638      	mov	r0, r7
 800a476:	47c0      	blx	r8
 800a478:	3001      	adds	r0, #1
 800a47a:	d103      	bne.n	800a484 <_printf_common+0xac>
 800a47c:	f04f 30ff 	mov.w	r0, #4294967295
 800a480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a484:	3501      	adds	r5, #1
 800a486:	e7c6      	b.n	800a416 <_printf_common+0x3e>
 800a488:	18e1      	adds	r1, r4, r3
 800a48a:	1c5a      	adds	r2, r3, #1
 800a48c:	2030      	movs	r0, #48	; 0x30
 800a48e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a492:	4422      	add	r2, r4
 800a494:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a498:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a49c:	3302      	adds	r3, #2
 800a49e:	e7c7      	b.n	800a430 <_printf_common+0x58>
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	4622      	mov	r2, r4
 800a4a4:	4649      	mov	r1, r9
 800a4a6:	4638      	mov	r0, r7
 800a4a8:	47c0      	blx	r8
 800a4aa:	3001      	adds	r0, #1
 800a4ac:	d0e6      	beq.n	800a47c <_printf_common+0xa4>
 800a4ae:	3601      	adds	r6, #1
 800a4b0:	e7d9      	b.n	800a466 <_printf_common+0x8e>
	...

0800a4b4 <_printf_i>:
 800a4b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4b8:	7e0f      	ldrb	r7, [r1, #24]
 800a4ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a4bc:	2f78      	cmp	r7, #120	; 0x78
 800a4be:	4691      	mov	r9, r2
 800a4c0:	4680      	mov	r8, r0
 800a4c2:	460c      	mov	r4, r1
 800a4c4:	469a      	mov	sl, r3
 800a4c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a4ca:	d807      	bhi.n	800a4dc <_printf_i+0x28>
 800a4cc:	2f62      	cmp	r7, #98	; 0x62
 800a4ce:	d80a      	bhi.n	800a4e6 <_printf_i+0x32>
 800a4d0:	2f00      	cmp	r7, #0
 800a4d2:	f000 80d8 	beq.w	800a686 <_printf_i+0x1d2>
 800a4d6:	2f58      	cmp	r7, #88	; 0x58
 800a4d8:	f000 80a3 	beq.w	800a622 <_printf_i+0x16e>
 800a4dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a4e4:	e03a      	b.n	800a55c <_printf_i+0xa8>
 800a4e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a4ea:	2b15      	cmp	r3, #21
 800a4ec:	d8f6      	bhi.n	800a4dc <_printf_i+0x28>
 800a4ee:	a101      	add	r1, pc, #4	; (adr r1, 800a4f4 <_printf_i+0x40>)
 800a4f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a4f4:	0800a54d 	.word	0x0800a54d
 800a4f8:	0800a561 	.word	0x0800a561
 800a4fc:	0800a4dd 	.word	0x0800a4dd
 800a500:	0800a4dd 	.word	0x0800a4dd
 800a504:	0800a4dd 	.word	0x0800a4dd
 800a508:	0800a4dd 	.word	0x0800a4dd
 800a50c:	0800a561 	.word	0x0800a561
 800a510:	0800a4dd 	.word	0x0800a4dd
 800a514:	0800a4dd 	.word	0x0800a4dd
 800a518:	0800a4dd 	.word	0x0800a4dd
 800a51c:	0800a4dd 	.word	0x0800a4dd
 800a520:	0800a66d 	.word	0x0800a66d
 800a524:	0800a591 	.word	0x0800a591
 800a528:	0800a64f 	.word	0x0800a64f
 800a52c:	0800a4dd 	.word	0x0800a4dd
 800a530:	0800a4dd 	.word	0x0800a4dd
 800a534:	0800a68f 	.word	0x0800a68f
 800a538:	0800a4dd 	.word	0x0800a4dd
 800a53c:	0800a591 	.word	0x0800a591
 800a540:	0800a4dd 	.word	0x0800a4dd
 800a544:	0800a4dd 	.word	0x0800a4dd
 800a548:	0800a657 	.word	0x0800a657
 800a54c:	682b      	ldr	r3, [r5, #0]
 800a54e:	1d1a      	adds	r2, r3, #4
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	602a      	str	r2, [r5, #0]
 800a554:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a558:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a55c:	2301      	movs	r3, #1
 800a55e:	e0a3      	b.n	800a6a8 <_printf_i+0x1f4>
 800a560:	6820      	ldr	r0, [r4, #0]
 800a562:	6829      	ldr	r1, [r5, #0]
 800a564:	0606      	lsls	r6, r0, #24
 800a566:	f101 0304 	add.w	r3, r1, #4
 800a56a:	d50a      	bpl.n	800a582 <_printf_i+0xce>
 800a56c:	680e      	ldr	r6, [r1, #0]
 800a56e:	602b      	str	r3, [r5, #0]
 800a570:	2e00      	cmp	r6, #0
 800a572:	da03      	bge.n	800a57c <_printf_i+0xc8>
 800a574:	232d      	movs	r3, #45	; 0x2d
 800a576:	4276      	negs	r6, r6
 800a578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a57c:	485e      	ldr	r0, [pc, #376]	; (800a6f8 <_printf_i+0x244>)
 800a57e:	230a      	movs	r3, #10
 800a580:	e019      	b.n	800a5b6 <_printf_i+0x102>
 800a582:	680e      	ldr	r6, [r1, #0]
 800a584:	602b      	str	r3, [r5, #0]
 800a586:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a58a:	bf18      	it	ne
 800a58c:	b236      	sxthne	r6, r6
 800a58e:	e7ef      	b.n	800a570 <_printf_i+0xbc>
 800a590:	682b      	ldr	r3, [r5, #0]
 800a592:	6820      	ldr	r0, [r4, #0]
 800a594:	1d19      	adds	r1, r3, #4
 800a596:	6029      	str	r1, [r5, #0]
 800a598:	0601      	lsls	r1, r0, #24
 800a59a:	d501      	bpl.n	800a5a0 <_printf_i+0xec>
 800a59c:	681e      	ldr	r6, [r3, #0]
 800a59e:	e002      	b.n	800a5a6 <_printf_i+0xf2>
 800a5a0:	0646      	lsls	r6, r0, #25
 800a5a2:	d5fb      	bpl.n	800a59c <_printf_i+0xe8>
 800a5a4:	881e      	ldrh	r6, [r3, #0]
 800a5a6:	4854      	ldr	r0, [pc, #336]	; (800a6f8 <_printf_i+0x244>)
 800a5a8:	2f6f      	cmp	r7, #111	; 0x6f
 800a5aa:	bf0c      	ite	eq
 800a5ac:	2308      	moveq	r3, #8
 800a5ae:	230a      	movne	r3, #10
 800a5b0:	2100      	movs	r1, #0
 800a5b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a5b6:	6865      	ldr	r5, [r4, #4]
 800a5b8:	60a5      	str	r5, [r4, #8]
 800a5ba:	2d00      	cmp	r5, #0
 800a5bc:	bfa2      	ittt	ge
 800a5be:	6821      	ldrge	r1, [r4, #0]
 800a5c0:	f021 0104 	bicge.w	r1, r1, #4
 800a5c4:	6021      	strge	r1, [r4, #0]
 800a5c6:	b90e      	cbnz	r6, 800a5cc <_printf_i+0x118>
 800a5c8:	2d00      	cmp	r5, #0
 800a5ca:	d04d      	beq.n	800a668 <_printf_i+0x1b4>
 800a5cc:	4615      	mov	r5, r2
 800a5ce:	fbb6 f1f3 	udiv	r1, r6, r3
 800a5d2:	fb03 6711 	mls	r7, r3, r1, r6
 800a5d6:	5dc7      	ldrb	r7, [r0, r7]
 800a5d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a5dc:	4637      	mov	r7, r6
 800a5de:	42bb      	cmp	r3, r7
 800a5e0:	460e      	mov	r6, r1
 800a5e2:	d9f4      	bls.n	800a5ce <_printf_i+0x11a>
 800a5e4:	2b08      	cmp	r3, #8
 800a5e6:	d10b      	bne.n	800a600 <_printf_i+0x14c>
 800a5e8:	6823      	ldr	r3, [r4, #0]
 800a5ea:	07de      	lsls	r6, r3, #31
 800a5ec:	d508      	bpl.n	800a600 <_printf_i+0x14c>
 800a5ee:	6923      	ldr	r3, [r4, #16]
 800a5f0:	6861      	ldr	r1, [r4, #4]
 800a5f2:	4299      	cmp	r1, r3
 800a5f4:	bfde      	ittt	le
 800a5f6:	2330      	movle	r3, #48	; 0x30
 800a5f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a5fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a600:	1b52      	subs	r2, r2, r5
 800a602:	6122      	str	r2, [r4, #16]
 800a604:	f8cd a000 	str.w	sl, [sp]
 800a608:	464b      	mov	r3, r9
 800a60a:	aa03      	add	r2, sp, #12
 800a60c:	4621      	mov	r1, r4
 800a60e:	4640      	mov	r0, r8
 800a610:	f7ff fee2 	bl	800a3d8 <_printf_common>
 800a614:	3001      	adds	r0, #1
 800a616:	d14c      	bne.n	800a6b2 <_printf_i+0x1fe>
 800a618:	f04f 30ff 	mov.w	r0, #4294967295
 800a61c:	b004      	add	sp, #16
 800a61e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a622:	4835      	ldr	r0, [pc, #212]	; (800a6f8 <_printf_i+0x244>)
 800a624:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a628:	6829      	ldr	r1, [r5, #0]
 800a62a:	6823      	ldr	r3, [r4, #0]
 800a62c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a630:	6029      	str	r1, [r5, #0]
 800a632:	061d      	lsls	r5, r3, #24
 800a634:	d514      	bpl.n	800a660 <_printf_i+0x1ac>
 800a636:	07df      	lsls	r7, r3, #31
 800a638:	bf44      	itt	mi
 800a63a:	f043 0320 	orrmi.w	r3, r3, #32
 800a63e:	6023      	strmi	r3, [r4, #0]
 800a640:	b91e      	cbnz	r6, 800a64a <_printf_i+0x196>
 800a642:	6823      	ldr	r3, [r4, #0]
 800a644:	f023 0320 	bic.w	r3, r3, #32
 800a648:	6023      	str	r3, [r4, #0]
 800a64a:	2310      	movs	r3, #16
 800a64c:	e7b0      	b.n	800a5b0 <_printf_i+0xfc>
 800a64e:	6823      	ldr	r3, [r4, #0]
 800a650:	f043 0320 	orr.w	r3, r3, #32
 800a654:	6023      	str	r3, [r4, #0]
 800a656:	2378      	movs	r3, #120	; 0x78
 800a658:	4828      	ldr	r0, [pc, #160]	; (800a6fc <_printf_i+0x248>)
 800a65a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a65e:	e7e3      	b.n	800a628 <_printf_i+0x174>
 800a660:	0659      	lsls	r1, r3, #25
 800a662:	bf48      	it	mi
 800a664:	b2b6      	uxthmi	r6, r6
 800a666:	e7e6      	b.n	800a636 <_printf_i+0x182>
 800a668:	4615      	mov	r5, r2
 800a66a:	e7bb      	b.n	800a5e4 <_printf_i+0x130>
 800a66c:	682b      	ldr	r3, [r5, #0]
 800a66e:	6826      	ldr	r6, [r4, #0]
 800a670:	6961      	ldr	r1, [r4, #20]
 800a672:	1d18      	adds	r0, r3, #4
 800a674:	6028      	str	r0, [r5, #0]
 800a676:	0635      	lsls	r5, r6, #24
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	d501      	bpl.n	800a680 <_printf_i+0x1cc>
 800a67c:	6019      	str	r1, [r3, #0]
 800a67e:	e002      	b.n	800a686 <_printf_i+0x1d2>
 800a680:	0670      	lsls	r0, r6, #25
 800a682:	d5fb      	bpl.n	800a67c <_printf_i+0x1c8>
 800a684:	8019      	strh	r1, [r3, #0]
 800a686:	2300      	movs	r3, #0
 800a688:	6123      	str	r3, [r4, #16]
 800a68a:	4615      	mov	r5, r2
 800a68c:	e7ba      	b.n	800a604 <_printf_i+0x150>
 800a68e:	682b      	ldr	r3, [r5, #0]
 800a690:	1d1a      	adds	r2, r3, #4
 800a692:	602a      	str	r2, [r5, #0]
 800a694:	681d      	ldr	r5, [r3, #0]
 800a696:	6862      	ldr	r2, [r4, #4]
 800a698:	2100      	movs	r1, #0
 800a69a:	4628      	mov	r0, r5
 800a69c:	f7f5 fdc0 	bl	8000220 <memchr>
 800a6a0:	b108      	cbz	r0, 800a6a6 <_printf_i+0x1f2>
 800a6a2:	1b40      	subs	r0, r0, r5
 800a6a4:	6060      	str	r0, [r4, #4]
 800a6a6:	6863      	ldr	r3, [r4, #4]
 800a6a8:	6123      	str	r3, [r4, #16]
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6b0:	e7a8      	b.n	800a604 <_printf_i+0x150>
 800a6b2:	6923      	ldr	r3, [r4, #16]
 800a6b4:	462a      	mov	r2, r5
 800a6b6:	4649      	mov	r1, r9
 800a6b8:	4640      	mov	r0, r8
 800a6ba:	47d0      	blx	sl
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d0ab      	beq.n	800a618 <_printf_i+0x164>
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	079b      	lsls	r3, r3, #30
 800a6c4:	d413      	bmi.n	800a6ee <_printf_i+0x23a>
 800a6c6:	68e0      	ldr	r0, [r4, #12]
 800a6c8:	9b03      	ldr	r3, [sp, #12]
 800a6ca:	4298      	cmp	r0, r3
 800a6cc:	bfb8      	it	lt
 800a6ce:	4618      	movlt	r0, r3
 800a6d0:	e7a4      	b.n	800a61c <_printf_i+0x168>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	4632      	mov	r2, r6
 800a6d6:	4649      	mov	r1, r9
 800a6d8:	4640      	mov	r0, r8
 800a6da:	47d0      	blx	sl
 800a6dc:	3001      	adds	r0, #1
 800a6de:	d09b      	beq.n	800a618 <_printf_i+0x164>
 800a6e0:	3501      	adds	r5, #1
 800a6e2:	68e3      	ldr	r3, [r4, #12]
 800a6e4:	9903      	ldr	r1, [sp, #12]
 800a6e6:	1a5b      	subs	r3, r3, r1
 800a6e8:	42ab      	cmp	r3, r5
 800a6ea:	dcf2      	bgt.n	800a6d2 <_printf_i+0x21e>
 800a6ec:	e7eb      	b.n	800a6c6 <_printf_i+0x212>
 800a6ee:	2500      	movs	r5, #0
 800a6f0:	f104 0619 	add.w	r6, r4, #25
 800a6f4:	e7f5      	b.n	800a6e2 <_printf_i+0x22e>
 800a6f6:	bf00      	nop
 800a6f8:	0801be19 	.word	0x0801be19
 800a6fc:	0801be2a 	.word	0x0801be2a

0800a700 <_sbrk_r>:
 800a700:	b538      	push	{r3, r4, r5, lr}
 800a702:	4d06      	ldr	r5, [pc, #24]	; (800a71c <_sbrk_r+0x1c>)
 800a704:	2300      	movs	r3, #0
 800a706:	4604      	mov	r4, r0
 800a708:	4608      	mov	r0, r1
 800a70a:	602b      	str	r3, [r5, #0]
 800a70c:	f7f6 fff2 	bl	80016f4 <_sbrk>
 800a710:	1c43      	adds	r3, r0, #1
 800a712:	d102      	bne.n	800a71a <_sbrk_r+0x1a>
 800a714:	682b      	ldr	r3, [r5, #0]
 800a716:	b103      	cbz	r3, 800a71a <_sbrk_r+0x1a>
 800a718:	6023      	str	r3, [r4, #0]
 800a71a:	bd38      	pop	{r3, r4, r5, pc}
 800a71c:	2000087c 	.word	0x2000087c

0800a720 <__sread>:
 800a720:	b510      	push	{r4, lr}
 800a722:	460c      	mov	r4, r1
 800a724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a728:	f000 f8a0 	bl	800a86c <_read_r>
 800a72c:	2800      	cmp	r0, #0
 800a72e:	bfab      	itete	ge
 800a730:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a732:	89a3      	ldrhlt	r3, [r4, #12]
 800a734:	181b      	addge	r3, r3, r0
 800a736:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a73a:	bfac      	ite	ge
 800a73c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a73e:	81a3      	strhlt	r3, [r4, #12]
 800a740:	bd10      	pop	{r4, pc}

0800a742 <__swrite>:
 800a742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a746:	461f      	mov	r7, r3
 800a748:	898b      	ldrh	r3, [r1, #12]
 800a74a:	05db      	lsls	r3, r3, #23
 800a74c:	4605      	mov	r5, r0
 800a74e:	460c      	mov	r4, r1
 800a750:	4616      	mov	r6, r2
 800a752:	d505      	bpl.n	800a760 <__swrite+0x1e>
 800a754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a758:	2302      	movs	r3, #2
 800a75a:	2200      	movs	r2, #0
 800a75c:	f000 f868 	bl	800a830 <_lseek_r>
 800a760:	89a3      	ldrh	r3, [r4, #12]
 800a762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a766:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a76a:	81a3      	strh	r3, [r4, #12]
 800a76c:	4632      	mov	r2, r6
 800a76e:	463b      	mov	r3, r7
 800a770:	4628      	mov	r0, r5
 800a772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a776:	f000 b817 	b.w	800a7a8 <_write_r>

0800a77a <__sseek>:
 800a77a:	b510      	push	{r4, lr}
 800a77c:	460c      	mov	r4, r1
 800a77e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a782:	f000 f855 	bl	800a830 <_lseek_r>
 800a786:	1c43      	adds	r3, r0, #1
 800a788:	89a3      	ldrh	r3, [r4, #12]
 800a78a:	bf15      	itete	ne
 800a78c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a78e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a792:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a796:	81a3      	strheq	r3, [r4, #12]
 800a798:	bf18      	it	ne
 800a79a:	81a3      	strhne	r3, [r4, #12]
 800a79c:	bd10      	pop	{r4, pc}

0800a79e <__sclose>:
 800a79e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7a2:	f000 b813 	b.w	800a7cc <_close_r>
	...

0800a7a8 <_write_r>:
 800a7a8:	b538      	push	{r3, r4, r5, lr}
 800a7aa:	4d07      	ldr	r5, [pc, #28]	; (800a7c8 <_write_r+0x20>)
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	4608      	mov	r0, r1
 800a7b0:	4611      	mov	r1, r2
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	602a      	str	r2, [r5, #0]
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	f7fd f897 	bl	80078ea <_write>
 800a7bc:	1c43      	adds	r3, r0, #1
 800a7be:	d102      	bne.n	800a7c6 <_write_r+0x1e>
 800a7c0:	682b      	ldr	r3, [r5, #0]
 800a7c2:	b103      	cbz	r3, 800a7c6 <_write_r+0x1e>
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	bd38      	pop	{r3, r4, r5, pc}
 800a7c8:	2000087c 	.word	0x2000087c

0800a7cc <_close_r>:
 800a7cc:	b538      	push	{r3, r4, r5, lr}
 800a7ce:	4d06      	ldr	r5, [pc, #24]	; (800a7e8 <_close_r+0x1c>)
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	4604      	mov	r4, r0
 800a7d4:	4608      	mov	r0, r1
 800a7d6:	602b      	str	r3, [r5, #0]
 800a7d8:	f7f6 ff57 	bl	800168a <_close>
 800a7dc:	1c43      	adds	r3, r0, #1
 800a7de:	d102      	bne.n	800a7e6 <_close_r+0x1a>
 800a7e0:	682b      	ldr	r3, [r5, #0]
 800a7e2:	b103      	cbz	r3, 800a7e6 <_close_r+0x1a>
 800a7e4:	6023      	str	r3, [r4, #0]
 800a7e6:	bd38      	pop	{r3, r4, r5, pc}
 800a7e8:	2000087c 	.word	0x2000087c

0800a7ec <_fstat_r>:
 800a7ec:	b538      	push	{r3, r4, r5, lr}
 800a7ee:	4d07      	ldr	r5, [pc, #28]	; (800a80c <_fstat_r+0x20>)
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	4608      	mov	r0, r1
 800a7f6:	4611      	mov	r1, r2
 800a7f8:	602b      	str	r3, [r5, #0]
 800a7fa:	f7f6 ff52 	bl	80016a2 <_fstat>
 800a7fe:	1c43      	adds	r3, r0, #1
 800a800:	d102      	bne.n	800a808 <_fstat_r+0x1c>
 800a802:	682b      	ldr	r3, [r5, #0]
 800a804:	b103      	cbz	r3, 800a808 <_fstat_r+0x1c>
 800a806:	6023      	str	r3, [r4, #0]
 800a808:	bd38      	pop	{r3, r4, r5, pc}
 800a80a:	bf00      	nop
 800a80c:	2000087c 	.word	0x2000087c

0800a810 <_isatty_r>:
 800a810:	b538      	push	{r3, r4, r5, lr}
 800a812:	4d06      	ldr	r5, [pc, #24]	; (800a82c <_isatty_r+0x1c>)
 800a814:	2300      	movs	r3, #0
 800a816:	4604      	mov	r4, r0
 800a818:	4608      	mov	r0, r1
 800a81a:	602b      	str	r3, [r5, #0]
 800a81c:	f7f6 ff51 	bl	80016c2 <_isatty>
 800a820:	1c43      	adds	r3, r0, #1
 800a822:	d102      	bne.n	800a82a <_isatty_r+0x1a>
 800a824:	682b      	ldr	r3, [r5, #0]
 800a826:	b103      	cbz	r3, 800a82a <_isatty_r+0x1a>
 800a828:	6023      	str	r3, [r4, #0]
 800a82a:	bd38      	pop	{r3, r4, r5, pc}
 800a82c:	2000087c 	.word	0x2000087c

0800a830 <_lseek_r>:
 800a830:	b538      	push	{r3, r4, r5, lr}
 800a832:	4d07      	ldr	r5, [pc, #28]	; (800a850 <_lseek_r+0x20>)
 800a834:	4604      	mov	r4, r0
 800a836:	4608      	mov	r0, r1
 800a838:	4611      	mov	r1, r2
 800a83a:	2200      	movs	r2, #0
 800a83c:	602a      	str	r2, [r5, #0]
 800a83e:	461a      	mov	r2, r3
 800a840:	f7f6 ff4a 	bl	80016d8 <_lseek>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	d102      	bne.n	800a84e <_lseek_r+0x1e>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	b103      	cbz	r3, 800a84e <_lseek_r+0x1e>
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
 800a850:	2000087c 	.word	0x2000087c

0800a854 <__malloc_lock>:
 800a854:	4801      	ldr	r0, [pc, #4]	; (800a85c <__malloc_lock+0x8>)
 800a856:	f7ff bb15 	b.w	8009e84 <__retarget_lock_acquire_recursive>
 800a85a:	bf00      	nop
 800a85c:	20000870 	.word	0x20000870

0800a860 <__malloc_unlock>:
 800a860:	4801      	ldr	r0, [pc, #4]	; (800a868 <__malloc_unlock+0x8>)
 800a862:	f7ff bb10 	b.w	8009e86 <__retarget_lock_release_recursive>
 800a866:	bf00      	nop
 800a868:	20000870 	.word	0x20000870

0800a86c <_read_r>:
 800a86c:	b538      	push	{r3, r4, r5, lr}
 800a86e:	4d07      	ldr	r5, [pc, #28]	; (800a88c <_read_r+0x20>)
 800a870:	4604      	mov	r4, r0
 800a872:	4608      	mov	r0, r1
 800a874:	4611      	mov	r1, r2
 800a876:	2200      	movs	r2, #0
 800a878:	602a      	str	r2, [r5, #0]
 800a87a:	461a      	mov	r2, r3
 800a87c:	f7f6 fee8 	bl	8001650 <_read>
 800a880:	1c43      	adds	r3, r0, #1
 800a882:	d102      	bne.n	800a88a <_read_r+0x1e>
 800a884:	682b      	ldr	r3, [r5, #0]
 800a886:	b103      	cbz	r3, 800a88a <_read_r+0x1e>
 800a888:	6023      	str	r3, [r4, #0]
 800a88a:	bd38      	pop	{r3, r4, r5, pc}
 800a88c:	2000087c 	.word	0x2000087c

0800a890 <_init>:
 800a890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a892:	bf00      	nop
 800a894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a896:	bc08      	pop	{r3}
 800a898:	469e      	mov	lr, r3
 800a89a:	4770      	bx	lr

0800a89c <_fini>:
 800a89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a89e:	bf00      	nop
 800a8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8a2:	bc08      	pop	{r3}
 800a8a4:	469e      	mov	lr, r3
 800a8a6:	4770      	bx	lr
