{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695331227995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695331227995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 17:20:27 2023 " "Processing started: Thu Sep 21 17:20:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695331227995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331227995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331227995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695331228330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695331228330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.bdf" "" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331234630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331234632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331234633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "statemachine " "Elaborating entity \"statemachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695331234661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecoder hexdecoder:inst512 " "Elaborating entity \"hexdecoder\" for hierarchy \"hexdecoder:inst512\"" {  } { { "statemachine.bdf" "inst512" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 408 1712 1872 488 "inst512" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331234668 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out hexdecoder.v(6) " "Verilog HDL Always Construct warning at hexdecoder.v(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695331234668 "|statemachine|hexdecoder:inst128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] hexdecoder.v(51) " "Inferred latch for \"out\[0\]\" at hexdecoder.v(51)" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234668 "|statemachine|hexdecoder:inst128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] hexdecoder.v(51) " "Inferred latch for \"out\[1\]\" at hexdecoder.v(51)" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234668 "|statemachine|hexdecoder:inst128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] hexdecoder.v(51) " "Inferred latch for \"out\[2\]\" at hexdecoder.v(51)" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234669 "|statemachine|hexdecoder:inst128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] hexdecoder.v(51) " "Inferred latch for \"out\[3\]\" at hexdecoder.v(51)" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234669 "|statemachine|hexdecoder:inst128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] hexdecoder.v(51) " "Inferred latch for \"out\[4\]\" at hexdecoder.v(51)" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234669 "|statemachine|hexdecoder:inst128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] hexdecoder.v(51) " "Inferred latch for \"out\[5\]\" at hexdecoder.v(51)" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234669 "|statemachine|hexdecoder:inst128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] hexdecoder.v(51) " "Inferred latch for \"out\[6\]\" at hexdecoder.v(51)" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3_board2/hexdecoder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331234669 "|statemachine|hexdecoder:inst128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74377b 74377b:inst7 " "Elaborating entity \"74377b\" for hierarchy \"74377b:inst7\"" {  } { { "statemachine.bdf" "inst7" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 480 1112 1248 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331234680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74377b:inst7 " "Elaborated megafunction instantiation \"74377b:inst7\"" {  } { { "statemachine.bdf" "" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 480 1112 1248 560 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331234680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enadff 74377b:inst7\|enadff:15 " "Elaborating entity \"enadff\" for hierarchy \"74377b:inst7\|enadff:15\"" {  } { { "74377b.bdf" "15" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74377b.bdf" { { 304 288 352 384 "15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331234691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74377b:inst7\|enadff:15 74377b:inst7 " "Elaborated megafunction instantiation \"74377b:inst7\|enadff:15\", which is child of megafunction instantiation \"74377b:inst7\"" {  } { { "74377b.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74377b.bdf" { { 304 288 352 384 "15" "" } } } } { "statemachine.bdf" "" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 480 1112 1248 560 "inst7" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331234692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/ECE473/lab3_board2/clk_div.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331235025 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/ECE473/lab3_board2/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331235025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695331235025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst222 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst222\"" {  } { { "statemachine.bdf" "inst222" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 640 872 1080 816 "inst222" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst8 " "Elaborating entity \"control\" for hierarchy \"control:inst8\"" {  } { { "statemachine.bdf" "inst8" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 80 1000 1136 192 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current control.v(26) " "Verilog HDL Always Construct warning at control.v(26): variable \"current\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset control.v(30) " "Verilog HDL Always Construct warning at control.v(30): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one control.v(32) " "Verilog HDL Always Construct warning at control.v(32): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x0 control.v(38) " "Verilog HDL Always Construct warning at control.v(38): variable \"x0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset control.v(62) " "Verilog HDL Always Construct warning at control.v(62): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one control.v(92) " "Verilog HDL Always Construct warning at control.v(92): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x0 control.v(98) " "Verilog HDL Always Construct warning at control.v(98): variable \"x0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fs1 control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"fs1\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fs0 control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"fs0\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wen control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"wen\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.s4 control.v(22) " "Inferred latch for \"next.s4\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.s3 control.v(22) " "Inferred latch for \"next.s3\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235029 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.s2 control.v(22) " "Inferred latch for \"next.s2\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235030 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.s1 control.v(22) " "Inferred latch for \"next.s1\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235030 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.s0 control.v(22) " "Inferred latch for \"next.s0\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235030 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen control.v(22) " "Inferred latch for \"wen\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235030 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fs0 control.v(22) " "Inferred latch for \"fs0\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235030 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fs1 control.v(22) " "Inferred latch for \"fs1\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235030 "|statemachine|control:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel control.v(22) " "Inferred latch for \"sel\" at control.v(22)" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235030 "|statemachine|control:inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "onedetector.bdf 1 1 " "Using design file onedetector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OneDetector " "Found entity 1: OneDetector" {  } { { "onedetector.bdf" "" { Schematic "C:/ECE473/lab3_board2/onedetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331235037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695331235037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneDetector OneDetector:inst2 " "Elaborating entity \"OneDetector\" for hierarchy \"OneDetector:inst2\"" {  } { { "statemachine.bdf" "inst2" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 448 1384 1496 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235037 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "2x8mux 2x8mux.bdf " "Entity \"2x8mux\" obtained from \"2x8mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "2x8mux.bdf" "" { Schematic "C:/ECE473/lab3_board2/2x8mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1695331235045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2x8mux.bdf 1 1 " "Using design file 2x8mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2x8mux " "Found entity 1: 2x8mux" {  } { { "2x8mux.bdf" "" { Schematic "C:/ECE473/lab3_board2/2x8mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331235045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695331235045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x8mux 2x8mux:inst5 " "Elaborating entity \"2x8mux\" for hierarchy \"2x8mux:inst5\"" {  } { { "statemachine.bdf" "inst5" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 344 832 992 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_sp.bdf 1 1 " "Using design file alu_sp.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sp " "Found entity 1: alu_sp" {  } { { "alu_sp.bdf" "" { Schematic "C:/ECE473/lab3_board2/alu_sp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331235053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695331235053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sp alu_sp:inst " "Elaborating entity \"alu_sp\" for hierarchy \"alu_sp:inst\"" {  } { { "statemachine.bdf" "inst" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 304 1384 1512 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "48mux.bdf 1 1 " "Using design file 48mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 48mux " "Found entity 1: 48mux" {  } { { "48mux.bdf" "" { Schematic "C:/ECE473/lab3_board2/48mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331235061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695331235061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "48mux alu_sp:inst\|48mux:5 " "Elaborating entity \"48mux\" for hierarchy \"alu_sp:inst\|48mux:5\"" {  } { { "alu_sp.bdf" "5" { Schematic "C:/ECE473/lab3_board2/alu_sp.bdf" { { 208 576 736 320 "5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235062 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wire_ex.bdf 1 1 " "Using design file wire_ex.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wire_ex " "Found entity 1: wire_ex" {  } { { "wire_ex.bdf" "" { Schematic "C:/ECE473/lab3_board2/wire_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695331235070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695331235070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_ex alu_sp:inst\|wire_ex:4 " "Elaborating entity \"wire_ex\" for hierarchy \"alu_sp:inst\|wire_ex:4\"" {  } { { "alu_sp.bdf" "4" { Schematic "C:/ECE473/lab3_board2/alu_sp.bdf" { { 288 216 384 352 "4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8faddb alu_sp:inst\|8faddb:2 " "Elaborating entity \"8faddb\" for hierarchy \"alu_sp:inst\|8faddb:2\"" {  } { { "alu_sp.bdf" "2" { Schematic "C:/ECE473/lab3_board2/alu_sp.bdf" { { 184 264 408 264 "2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_sp:inst\|8faddb:2 " "Elaborated megafunction instantiation \"alu_sp:inst\|8faddb:2\"" {  } { { "alu_sp.bdf" "" { Schematic "C:/ECE473/lab3_board2/alu_sp.bdf" { { 184 264 408 264 "2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f8faddb alu_sp:inst\|8faddb:2\|f8faddb:sub " "Elaborating entity \"f8faddb\" for hierarchy \"alu_sp:inst\|8faddb:2\|f8faddb:sub\"" {  } { { "8faddb.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/8faddb.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu_sp:inst\|8faddb:2\|f8faddb:sub alu_sp:inst\|8faddb:2 " "Elaborated megafunction instantiation \"alu_sp:inst\|8faddb:2\|f8faddb:sub\", which is child of megafunction instantiation \"alu_sp:inst\|8faddb:2\"" {  } { { "8faddb.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/8faddb.tdf" 24 3 0 } } { "alu_sp.bdf" "" { Schematic "C:/ECE473/lab3_board2/alu_sp.bdf" { { 184 264 408 264 "2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235099 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "27 " "Ignored 27 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "7 " "Ignored 7 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1695331235230 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "20 " "Ignored 20 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1695331235230 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1695331235230 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control:inst8\|next.s2_133 control:inst8\|wen " "Duplicate LATCH primitive \"control:inst8\|next.s2_133\" merged with LATCH primitive \"control:inst8\|wen\"" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1695331235474 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1695331235474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst8\|fs1 " "Latch control:inst8\|fs1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst8\|current.s0 " "Ports D and ENA on the latch are fed by the same signal control:inst8\|current.s0" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695331235475 ""}  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695331235475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst8\|fs0 " "Latch control:inst8\|fs0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst8\|current.s0 " "Ports D and ENA on the latch are fed by the same signal control:inst8\|current.s0" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695331235475 ""}  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695331235475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst8\|wen " "Latch control:inst8\|wen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst8\|current.s0 " "Ports D and ENA on the latch are fed by the same signal control:inst8\|current.s0" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695331235475 ""}  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695331235475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst8\|next.s4_115 " "Latch control:inst8\|next.s4_115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst8\|current.s0 " "Ports D and ENA on the latch are fed by the same signal control:inst8\|current.s0" {  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695331235475 ""}  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695331235475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst8\|next.s0_151 " "Latch control:inst8\|next.s0_151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "statemachine.bdf" "" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 152 1384 1552 168 "KEY\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695331235475 ""}  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695331235475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst8\|next.s1_142 " "Latch control:inst8\|next.s1_142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "statemachine.bdf" "" { Schematic "C:/ECE473/lab3_board2/statemachine.bdf" { { 152 1384 1552 168 "KEY\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695331235475 ""}  } { { "control.v" "" { Text "C:/ECE473/lab3_board2/control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695331235475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695331235592 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695331235801 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695331235807 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1695331235807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695331235903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695331235903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695331235937 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695331235937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695331235937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695331235937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695331235951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 17:20:35 2023 " "Processing ended: Thu Sep 21 17:20:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695331235951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695331235951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695331235951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695331235951 ""}
