Warning: Failed to compute the effective capacitance for the timing arc
	 (saed32rvt_tt1p05v25c/INVX16_RVT) uvMemory/icc_clock270/A-->Y (min-rising negative_unate)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 0.0181733/0.023879, out_cap = 70492.6  (lib units)] (RCCALC-004)
 
****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : hsOptFlowTop
Version: G-2012.06-ICC-SP3
Date   : Tue Dec  4 01:31:28 2012
****************************************

  Clock: clk
  Clock Pin                              Latency    CRP      Skew
----------------------------------------------------------------------------
  control/count_x_reg_5_/CLK             0.46                          wrp-+
  winBuf2x2x2/out_reg_4_reg_11_/CLK      0.41      -0.00     0.05      wrp-+
----------------------------------------------------------------------------

1
