{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715248628698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715248628698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 16:57:08 2024 " "Processing started: Thu May  9 16:57:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715248628698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248628698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_task6 -c lab4_task6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_task6 -c lab4_task6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248628698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715248628920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715248628920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_task6.v 3 3 " "Found 3 design units, including 3 entities, in source file lab4_task6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_task6 " "Found entity 1: lab4_task6" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248634516 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_ssd " "Found entity 2: hex_ssd" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248634516 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register_File " "Found entity 3: Register_File" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248634516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248634516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_task6 " "Elaborating entity \"lab4_task6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715248634536 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG lab4_task6.v(8) " "Output port \"LEDG\" at lab4_task6.v(8) has no driver" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715248634537 "|lab4_task6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 lab4_task6.v(6) " "Output port \"HEX7\" at lab4_task6.v(6) has no driver" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715248634537 "|lab4_task6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 lab4_task6.v(6) " "Output port \"HEX6\" at lab4_task6.v(6) has no driver" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715248634537 "|lab4_task6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab4_task6.v(6) " "Output port \"HEX5\" at lab4_task6.v(6) has no driver" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715248634537 "|lab4_task6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab4_task6.v(6) " "Output port \"HEX4\" at lab4_task6.v(6) has no driver" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715248634537 "|lab4_task6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ssd hex_ssd:C1 " "Elaborating entity \"hex_ssd\" for hierarchy \"hex_ssd:C1\"" {  } { { "lab4_task6.v" "C1" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248634538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:DUT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:DUT\"" {  } { { "lab4_task6.v" "DUT" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248634539 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lab4_task6.v(82) " "Verilog HDL or VHDL warning at the lab4_task6.v(82): index expression is not wide enough to address all of the elements in the array" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 82 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1715248634539 "|lab4_task6|Register_File:DUT"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lab4_task6.v(84) " "Verilog HDL or VHDL warning at the lab4_task6.v(84): index expression is not wide enough to address all of the elements in the array" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 84 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1715248634539 "|lab4_task6|Register_File:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k lab4_task6.v(86) " "Verilog HDL Always Construct warning at lab4_task6.v(86): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715248634539 "|lab4_task6|Register_File:DUT"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248634860 "|lab4_task6|HEX4[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715248634860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715248634912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715248635303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248635303 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab4_task6.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week4/ex6/lab4_task6.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715248635332 "|lab4_task6|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715248635332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715248635332 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715248635332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715248635332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715248635332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715248635342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 16:57:15 2024 " "Processing ended: Thu May  9 16:57:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715248635342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715248635342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715248635342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248635342 ""}
