-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sun Jun 18 13:55:39 2023
-- Host        : DESKTOP-P6SHRJL running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_top_nlms_top_0_1_sim_netlist.vhdl
-- Design      : system_top_nlms_top_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z007sclg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram is
  port (
    mem_content_reg_4_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[1]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[0]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[3]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[2]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sorted_data_c__1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_0_a_r_reg[15]_i_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_0_a_r_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bram_clk_a : in STD_LOGIC;
    x_fifo_buff_final_we_c : in STD_LOGIC;
    x_fifo_buff_re : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram is
  signal \^rdata_reg[0]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rdata_reg[1]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rdata_reg[2]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rdata_reg[3]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_content_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_content_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_content_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_content_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_content_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_content_reg_1 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_content_reg_1 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_content_reg_1 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_content_reg_1 : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_content_reg_1 : label is "inst/DUT/nlms_int_buffers_INST/x_fifo_buff_bram_INST/mem_content_reg_1";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_content_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_content_reg_1 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_content_reg_1 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_content_reg_1 : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_content_reg_1 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_content_reg_1 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_content_reg_2 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_content_reg_2 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS of mem_content_reg_2 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_content_reg_2 : label is 2048;
  attribute RTL_RAM_NAME of mem_content_reg_2 : label is "inst/DUT/nlms_int_buffers_INST/x_fifo_buff_bram_INST/mem_content_reg_2";
  attribute RTL_RAM_TYPE of mem_content_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_content_reg_2 : label is 0;
  attribute ram_addr_end of mem_content_reg_2 : label is 1023;
  attribute ram_offset of mem_content_reg_2 : label is 896;
  attribute ram_slice_begin of mem_content_reg_2 : label is 0;
  attribute ram_slice_end of mem_content_reg_2 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_content_reg_3 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_content_reg_3 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS of mem_content_reg_3 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_content_reg_3 : label is 2048;
  attribute RTL_RAM_NAME of mem_content_reg_3 : label is "inst/DUT/nlms_int_buffers_INST/x_fifo_buff_bram_INST/mem_content_reg_3";
  attribute RTL_RAM_TYPE of mem_content_reg_3 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_content_reg_3 : label is 0;
  attribute ram_addr_end of mem_content_reg_3 : label is 1023;
  attribute ram_offset of mem_content_reg_3 : label is 896;
  attribute ram_slice_begin of mem_content_reg_3 : label is 0;
  attribute ram_slice_end of mem_content_reg_3 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_content_reg_4 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_content_reg_4 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS of mem_content_reg_4 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_content_reg_4 : label is 2048;
  attribute RTL_RAM_NAME of mem_content_reg_4 : label is "inst/DUT/nlms_int_buffers_INST/x_fifo_buff_bram_INST/mem_content_reg_4";
  attribute RTL_RAM_TYPE of mem_content_reg_4 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_content_reg_4 : label is 0;
  attribute ram_addr_end of mem_content_reg_4 : label is 1023;
  attribute ram_offset of mem_content_reg_4 : label is 896;
  attribute ram_slice_begin of mem_content_reg_4 : label is 0;
  attribute ram_slice_end of mem_content_reg_4 : label is 15;
begin
  \rdata_reg[0]_1\(15 downto 0) <= \^rdata_reg[0]_1\(15 downto 0);
  \rdata_reg[1]_0\(15 downto 0) <= \^rdata_reg[1]_0\(15 downto 0);
  \rdata_reg[2]_3\(15 downto 0) <= \^rdata_reg[2]_3\(15 downto 0);
  \rdata_reg[3]_2\(15 downto 0) <= \^rdata_reg[3]_2\(15 downto 0);
mem_content_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 6) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(5 downto 0) => B"001111",
      CLKARDCLK => bram_clk_a,
      CLKBWRCLK => bram_clk_a,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_content_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \^rdata_reg[0]_1\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_content_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_content_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => x_fifo_buff_final_we_c,
      ENBWREN => x_fifo_buff_re,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
mem_content_reg_2: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 6) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CLKARDCLK => bram_clk_a,
      CLKBWRCLK => bram_clk_a,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_content_reg_2_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \^rdata_reg[3]_2\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_content_reg_2_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_content_reg_2_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => x_fifo_buff_final_we_c,
      ENBWREN => x_fifo_buff_re,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
mem_content_reg_3: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 6) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(5 downto 0) => B"101111",
      CLKARDCLK => bram_clk_a,
      CLKBWRCLK => bram_clk_a,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_content_reg_3_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \^rdata_reg[2]_3\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_content_reg_3_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_content_reg_3_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => x_fifo_buff_final_we_c,
      ENBWREN => x_fifo_buff_re,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
mem_content_reg_4: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 6) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(5 downto 0) => B"011111",
      CLKARDCLK => bram_clk_a,
      CLKBWRCLK => bram_clk_a,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_content_reg_4_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \^rdata_reg[1]_0\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_content_reg_4_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_content_reg_4_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => x_fifo_buff_final_we_c,
      ENBWREN => x_fifo_buff_re,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\mul_0_a_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(0),
      I1 => \^rdata_reg[1]_0\(0),
      I2 => \mul_0_a_r_reg[15]_i_5\(0),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(0),
      O => \sorted_data_c__1\(0)
    );
\mul_0_a_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(10),
      I1 => \^rdata_reg[1]_0\(10),
      I2 => \mul_0_a_r_reg[15]_i_5\(10),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(10),
      O => \sorted_data_c__1\(10)
    );
\mul_0_a_r[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(11),
      I1 => \^rdata_reg[1]_0\(11),
      I2 => \mul_0_a_r_reg[15]_i_5\(11),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(11),
      O => \sorted_data_c__1\(11)
    );
\mul_0_a_r[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(12),
      I1 => \^rdata_reg[1]_0\(12),
      I2 => \mul_0_a_r_reg[15]_i_5\(12),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(12),
      O => \sorted_data_c__1\(12)
    );
\mul_0_a_r[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(13),
      I1 => \^rdata_reg[1]_0\(13),
      I2 => \mul_0_a_r_reg[15]_i_5\(13),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(13),
      O => \sorted_data_c__1\(13)
    );
\mul_0_a_r[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(14),
      I1 => \^rdata_reg[1]_0\(14),
      I2 => \mul_0_a_r_reg[15]_i_5\(14),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(14),
      O => \sorted_data_c__1\(14)
    );
\mul_0_a_r[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(15),
      I1 => \^rdata_reg[1]_0\(15),
      I2 => \mul_0_a_r_reg[15]_i_5\(15),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(15),
      O => \sorted_data_c__1\(15)
    );
\mul_0_a_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(1),
      I1 => \^rdata_reg[1]_0\(1),
      I2 => \mul_0_a_r_reg[15]_i_5\(1),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(1),
      O => \sorted_data_c__1\(1)
    );
\mul_0_a_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(2),
      I1 => \^rdata_reg[1]_0\(2),
      I2 => \mul_0_a_r_reg[15]_i_5\(2),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(2),
      O => \sorted_data_c__1\(2)
    );
\mul_0_a_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(3),
      I1 => \^rdata_reg[1]_0\(3),
      I2 => \mul_0_a_r_reg[15]_i_5\(3),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(3),
      O => \sorted_data_c__1\(3)
    );
\mul_0_a_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(4),
      I1 => \^rdata_reg[1]_0\(4),
      I2 => \mul_0_a_r_reg[15]_i_5\(4),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(4),
      O => \sorted_data_c__1\(4)
    );
\mul_0_a_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(5),
      I1 => \^rdata_reg[1]_0\(5),
      I2 => \mul_0_a_r_reg[15]_i_5\(5),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(5),
      O => \sorted_data_c__1\(5)
    );
\mul_0_a_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(6),
      I1 => \^rdata_reg[1]_0\(6),
      I2 => \mul_0_a_r_reg[15]_i_5\(6),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(6),
      O => \sorted_data_c__1\(6)
    );
\mul_0_a_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(7),
      I1 => \^rdata_reg[1]_0\(7),
      I2 => \mul_0_a_r_reg[15]_i_5\(7),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(7),
      O => \sorted_data_c__1\(7)
    );
\mul_0_a_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(8),
      I1 => \^rdata_reg[1]_0\(8),
      I2 => \mul_0_a_r_reg[15]_i_5\(8),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(8),
      O => \sorted_data_c__1\(8)
    );
\mul_0_a_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[2]_3\(9),
      I1 => \^rdata_reg[1]_0\(9),
      I2 => \mul_0_a_r_reg[15]_i_5\(9),
      I3 => \mul_0_a_r_reg[0]_i_2\(1),
      I4 => \mul_0_a_r_reg[0]_i_2\(0),
      I5 => \^rdata_reg[3]_2\(9),
      O => \sorted_data_c__1\(9)
    );
\x_thrown_away_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(0),
      I1 => \^rdata_reg[0]_1\(0),
      I2 => \^rdata_reg[3]_2\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(0),
      O => mem_content_reg_4_0(0)
    );
\x_thrown_away_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(10),
      I1 => \^rdata_reg[0]_1\(10),
      I2 => \^rdata_reg[3]_2\(10),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(10),
      O => mem_content_reg_4_0(10)
    );
\x_thrown_away_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(11),
      I1 => \^rdata_reg[0]_1\(11),
      I2 => \^rdata_reg[3]_2\(11),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(11),
      O => mem_content_reg_4_0(11)
    );
\x_thrown_away_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(12),
      I1 => \^rdata_reg[0]_1\(12),
      I2 => \^rdata_reg[3]_2\(12),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(12),
      O => mem_content_reg_4_0(12)
    );
\x_thrown_away_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(13),
      I1 => \^rdata_reg[0]_1\(13),
      I2 => \^rdata_reg[3]_2\(13),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(13),
      O => mem_content_reg_4_0(13)
    );
\x_thrown_away_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(14),
      I1 => \^rdata_reg[0]_1\(14),
      I2 => \^rdata_reg[3]_2\(14),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(14),
      O => mem_content_reg_4_0(14)
    );
\x_thrown_away_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(15),
      I1 => \^rdata_reg[0]_1\(15),
      I2 => \^rdata_reg[3]_2\(15),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(15),
      O => mem_content_reg_4_0(15)
    );
\x_thrown_away_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(1),
      I1 => \^rdata_reg[0]_1\(1),
      I2 => \^rdata_reg[3]_2\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(1),
      O => mem_content_reg_4_0(1)
    );
\x_thrown_away_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(2),
      I1 => \^rdata_reg[0]_1\(2),
      I2 => \^rdata_reg[3]_2\(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(2),
      O => mem_content_reg_4_0(2)
    );
\x_thrown_away_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(3),
      I1 => \^rdata_reg[0]_1\(3),
      I2 => \^rdata_reg[3]_2\(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(3),
      O => mem_content_reg_4_0(3)
    );
\x_thrown_away_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(4),
      I1 => \^rdata_reg[0]_1\(4),
      I2 => \^rdata_reg[3]_2\(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(4),
      O => mem_content_reg_4_0(4)
    );
\x_thrown_away_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(5),
      I1 => \^rdata_reg[0]_1\(5),
      I2 => \^rdata_reg[3]_2\(5),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(5),
      O => mem_content_reg_4_0(5)
    );
\x_thrown_away_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(6),
      I1 => \^rdata_reg[0]_1\(6),
      I2 => \^rdata_reg[3]_2\(6),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(6),
      O => mem_content_reg_4_0(6)
    );
\x_thrown_away_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(7),
      I1 => \^rdata_reg[0]_1\(7),
      I2 => \^rdata_reg[3]_2\(7),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(7),
      O => mem_content_reg_4_0(7)
    );
\x_thrown_away_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(8),
      I1 => \^rdata_reg[0]_1\(8),
      I2 => \^rdata_reg[3]_2\(8),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(8),
      O => mem_content_reg_4_0(8)
    );
\x_thrown_away_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdata_reg[1]_0\(9),
      I1 => \^rdata_reg[0]_1\(9),
      I2 => \^rdata_reg[3]_2\(9),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^rdata_reg[2]_3\(9),
      O => mem_content_reg_4_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0\ is
  port (
    mem_content_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_clk_a : in STD_LOGIC;
    d_buff_re : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_content_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_content_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0\ : entity is "nlms_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0\ is
  signal d_buff_we : STD_LOGIC;
  signal NLW_mem_content_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_content_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_content_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_content_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_content_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_content_reg : label is "inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_content_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_content_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_content_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_content_reg : label is 15;
begin
mem_content_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => bram_addr_a(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => mem_content_reg_1(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => bram_clk_a,
      CLKBWRCLK => bram_clk_a,
      DIADI(15 downto 0) => bram_wrdata_a(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_content_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => mem_content_reg_0(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_content_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_content_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => d_buff_we,
      ENBWREN => d_buff_re,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
mem_content_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => bram_addr_a(8),
      I1 => bram_addr_a(7),
      I2 => mem_content_reg_2,
      O => d_buff_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_0\ is
  port (
    mem_content_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_clk_a : in STD_LOGIC;
    out_buff_we : in STD_LOGIC;
    mem_content_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    bram_addr_b : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_content_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_en_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_0\ : entity is "nlms_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_0\ is
  signal out_buff_re : STD_LOGIC;
  signal NLW_mem_content_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_content_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_content_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_content_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_content_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_content_reg : label is "inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_content_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_content_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_content_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_content_reg : label is 15;
begin
mem_content_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => mem_content_reg_1(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => bram_addr_b(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => bram_clk_a,
      CLKBWRCLK => bram_clk_a,
      DIADI(15 downto 0) => mem_content_reg_2(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_content_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => mem_content_reg_0(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_content_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_content_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => out_buff_we,
      ENBWREN => out_buff_re,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\mem_content_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => bram_addr_b(8),
      I1 => bram_addr_b(7),
      I2 => bram_en_b,
      I3 => bram_addr_b(9),
      O => out_buff_re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_1\ is
  port (
    mem_content_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_clk_a : in STD_LOGIC;
    d_buff_re : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_content_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_content_reg_2 : in STD_LOGIC;
    busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_1\ : entity is "nlms_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_1\ is
  signal \^mem_content_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_buff_we : STD_LOGIC;
  signal NLW_mem_content_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_content_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_content_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_content_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_content_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_content_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_content_reg : label is "inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_content_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_content_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_content_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_content_reg : label is 15;
begin
  mem_content_reg_0(15 downto 0) <= \^mem_content_reg_0\(15 downto 0);
mem_content_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => bram_addr_a(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => mem_content_reg_1(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => bram_clk_a,
      CLKBWRCLK => bram_clk_a,
      DIADI(15 downto 0) => bram_wrdata_a(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_content_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \^mem_content_reg_0\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_content_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_content_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => x_buff_we,
      ENBWREN => d_buff_re,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
mem_content_reg_1_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(15),
      I1 => bram_wrdata_a(15),
      I2 => busy,
      O => DIADI(15)
    );
mem_content_reg_1_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(14),
      I1 => bram_wrdata_a(14),
      I2 => busy,
      O => DIADI(14)
    );
mem_content_reg_1_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(13),
      I1 => bram_wrdata_a(13),
      I2 => busy,
      O => DIADI(13)
    );
mem_content_reg_1_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(12),
      I1 => bram_wrdata_a(12),
      I2 => busy,
      O => DIADI(12)
    );
mem_content_reg_1_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(11),
      I1 => bram_wrdata_a(11),
      I2 => busy,
      O => DIADI(11)
    );
mem_content_reg_1_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(10),
      I1 => bram_wrdata_a(10),
      I2 => busy,
      O => DIADI(10)
    );
mem_content_reg_1_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(9),
      I1 => bram_wrdata_a(9),
      I2 => busy,
      O => DIADI(9)
    );
mem_content_reg_1_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(8),
      I1 => bram_wrdata_a(8),
      I2 => busy,
      O => DIADI(8)
    );
mem_content_reg_1_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(7),
      I1 => bram_wrdata_a(7),
      I2 => busy,
      O => DIADI(7)
    );
mem_content_reg_1_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(6),
      I1 => bram_wrdata_a(6),
      I2 => busy,
      O => DIADI(6)
    );
mem_content_reg_1_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(5),
      I1 => bram_wrdata_a(5),
      I2 => busy,
      O => DIADI(5)
    );
mem_content_reg_1_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(4),
      I1 => bram_wrdata_a(4),
      I2 => busy,
      O => DIADI(4)
    );
mem_content_reg_1_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(3),
      I1 => bram_wrdata_a(3),
      I2 => busy,
      O => DIADI(3)
    );
mem_content_reg_1_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(2),
      I1 => bram_wrdata_a(2),
      I2 => busy,
      O => DIADI(2)
    );
mem_content_reg_1_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(1),
      I1 => bram_wrdata_a(1),
      I2 => busy,
      O => DIADI(1)
    );
mem_content_reg_1_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^mem_content_reg_0\(0),
      I1 => bram_wrdata_a(0),
      I2 => busy,
      O => DIADI(0)
    );
\mem_content_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => mem_content_reg_2,
      I2 => bram_addr_a(8),
      O => x_buff_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_clk_a : in STD_LOGIC;
    h_buff_re : in STD_LOGIC;
    mem_content_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_content_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized1\ : entity is "nlms_bram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized1\ is
  signal NLW_mem_content_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_content_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_content_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_content_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_content_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_content_reg : label is "inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_content_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_content_reg : label is 480;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_content_reg : label is 63;
begin
mem_content_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 6) => mem_content_reg_0(4 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 6) => mem_content_reg_1(4 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_content_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_content_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => bram_clk_a,
      CLKBWRCLK => bram_clk_a,
      DBITERR => NLW_mem_content_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => p_0_out(31 downto 0),
      DIBDI(31 downto 0) => p_0_out(63 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_content_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_content_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => h_buff_re,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_content_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_flow_control is
  port (
    \performed_iters_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    busy : out STD_LOGIC;
    x_fifo_get_new_x_d_samples : out STD_LOGIC;
    x_fifo_start_outputting_data : out STD_LOGIC;
    reset_out_ptr : out STD_LOGIC;
    update_x_sum_of_squares : out STD_LOGIC;
    start_fir_filtration : out STD_LOGIC;
    start_filter_adaptation : out STD_LOGIC;
    stop_feeding_muls_r_reg : out STD_LOGIC;
    muls_fsm_state_nxt_c : out STD_LOGIC_VECTOR ( 1 downto 0 );
    main_flow_fsm_sate_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_samples_count_reg_r_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_outputting_data_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_filter_adaptation_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_x_d_ptr_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_fir_filtration_r_reg_0 : out STD_LOGIC;
    mul_1_a_nxt_c : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_n_a_nxt_c : out STD_LOGIC_VECTOR ( 15 downto 0 );
    start_fir_filtration_r_reg_1 : out STD_LOGIC;
    start_fir_filtration_r_reg_2 : out STD_LOGIC;
    start_fir_filtration_r_reg_3 : out STD_LOGIC;
    start_fir_filtration_r_reg_4 : out STD_LOGIC;
    start_fir_filtration_r_reg_5 : out STD_LOGIC;
    start_fir_filtration_r_reg_6 : out STD_LOGIC;
    start_fir_filtration_r_reg_7 : out STD_LOGIC;
    start_fir_filtration_r_reg_8 : out STD_LOGIC;
    start_fir_filtration_r_reg_9 : out STD_LOGIC;
    start_fir_filtration_r_reg_10 : out STD_LOGIC;
    start_fir_filtration_r_reg_11 : out STD_LOGIC;
    start_fir_filtration_r_reg_12 : out STD_LOGIC;
    start_fir_filtration_r_reg_13 : out STD_LOGIC;
    start_fir_filtration_r_reg_14 : out STD_LOGIC;
    start_fir_filtration_r_reg_15 : out STD_LOGIC;
    start_fir_filtration_r_reg_16 : out STD_LOGIC;
    \h_fetched_data_r_reg[3][0]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][1]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][2]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][3]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][4]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][5]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][6]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][7]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][8]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][9]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][10]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][11]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][12]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][13]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][14]\ : out STD_LOGIC;
    \h_fetched_data_r_reg[3][15]\ : out STD_LOGIC;
    mul_n_b_nxt_c : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_n_a_u2_nxt_c : out STD_LOGIC;
    mul_n_a_fract_nxt_c : out STD_LOGIC;
    mul_1_b_fract_nxt_c : out STD_LOGIC;
    mul_1_a_fract_nxt_c : out STD_LOGIC;
    mul_0_a_fract_nxt_c : out STD_LOGIC;
    mul_0_b_fract_nxt_c : out STD_LOGIC;
    mul_0_b_u2_nxt_c : out STD_LOGIC;
    mul_0_a_u2_nxt_c : out STD_LOGIC;
    mul_1_a_u2_nxt_c : out STD_LOGIC;
    mul_1_b_u2_nxt_c : out STD_LOGIC;
    start_fir_filtration_r_reg_17 : out STD_LOGIC;
    start_filter_adaptation_r_reg_1 : out STD_LOGIC;
    update_x_sum_of_squares_r_reg_0 : out STD_LOGIC;
    start_fir_filtration_r_reg_18 : out STD_LOGIC;
    performed_iters_en_c : in STD_LOGIC;
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    \mul_1_a_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start : in STD_LOGIC;
    busy_r_reg_0 : in STD_LOGIC;
    x_fifo_samples_ready : in STD_LOGIC;
    \FSM_sequential_main_flow_fsm_sate_r_reg[0]_0\ : in STD_LOGIC;
    operation : in STD_LOGIC_VECTOR ( 1 downto 0 );
    get_new_x_d_samples_r_reg_0 : in STD_LOGIC;
    x_samples_count : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_written : in STD_LOGIC;
    adaptation_coef_valid : in STD_LOGIC;
    calculate_adaptation_coef_r_reg_0 : in STD_LOGIC;
    adaptation_finished : in STD_LOGIC;
    x_sum_of_squares_valid : in STD_LOGIC;
    out_buff_we : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \h_buff_raddr_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \written_blocks_cnt_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_buff_waddr_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_1_a_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[1]_28\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[2]_29\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[3]_30\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_n_b_r_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_n_b_r_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_n_b_r_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    x_samples_u2 : in STD_LOGIC;
    x_fract : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[1]\ : in STD_LOGIC;
    stop_feeding_muls_r : in STD_LOGIC;
    \mul_1_a_r_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_flow_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_flow_control is
  signal \FSM_sequential_main_flow_fsm_sate_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_flow_fsm_sate_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_flow_fsm_sate_r[2]_i_3_n_0\ : STD_LOGIC;
  signal busy_nxt_c : STD_LOGIC;
  signal busy_r_i_2_n_0 : STD_LOGIC;
  signal busy_r_i_9_n_0 : STD_LOGIC;
  signal calculate_adaptation_coef : STD_LOGIC;
  signal calculate_adaptation_coef_r_i_1_n_0 : STD_LOGIC;
  signal get_new_x_d_samples_r_i_1_n_0 : STD_LOGIC;
  signal \main_flow_fsm_sate_nxt_c__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^main_flow_fsm_sate_r\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^muls_fsm_state_nxt_c\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal performed_iters_nxt_c : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \performed_iters_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \performed_iters_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \performed_iters_r[6]_i_4_n_0\ : STD_LOGIC;
  signal performed_iters_r_reg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^performed_iters_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^reset_out_ptr\ : STD_LOGIC;
  signal reset_x_d_ptr_r_i_1_n_0 : STD_LOGIC;
  signal \^start_filter_adaptation\ : STD_LOGIC;
  signal start_filter_adaptation_r_i_1_n_0 : STD_LOGIC;
  signal \^start_fir_filtration\ : STD_LOGIC;
  signal start_fir_filtration_r_i_1_n_0 : STD_LOGIC;
  signal start_outputting_data_r_i_1_n_0 : STD_LOGIC;
  signal start_outputting_data_r_i_2_n_0 : STD_LOGIC;
  signal start_outputting_data_r_i_3_n_0 : STD_LOGIC;
  signal \^update_x_sum_of_squares\ : STD_LOGIC;
  signal update_x_sum_of_squares_r_i_1_n_0 : STD_LOGIC;
  signal \^x_fifo_start_outputting_data\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_muls_fsm_state_r[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_onehot_muls_fsm_state_r[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_sequential_main_flow_fsm_sate_r[2]_i_3\ : label is "soft_lutpair108";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_flow_fsm_sate_r_reg[0]\ : label is "MAIN_FLOW_UPDATE_X_SUM_OF_SQUARES:010,MAIN_FLOW_START_FIR_FILTRATION:011,MAIN_FLOW_CALCULATE_ADAPTATION_COEF:100,MAIN_FLOW_START_ADAPTATION:101,MAIN_FLOW_IDLE:000,MAIN_FLOW_GET_X_SAMPLE:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_flow_fsm_sate_r_reg[1]\ : label is "MAIN_FLOW_UPDATE_X_SUM_OF_SQUARES:010,MAIN_FLOW_START_FIR_FILTRATION:011,MAIN_FLOW_CALCULATE_ADAPTATION_COEF:100,MAIN_FLOW_START_ADAPTATION:101,MAIN_FLOW_IDLE:000,MAIN_FLOW_GET_X_SAMPLE:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_flow_fsm_sate_r_reg[2]\ : label is "MAIN_FLOW_UPDATE_X_SUM_OF_SQUARES:010,MAIN_FLOW_START_FIR_FILTRATION:011,MAIN_FLOW_CALCULATE_ADAPTATION_COEF:100,MAIN_FLOW_START_ADAPTATION:101,MAIN_FLOW_IDLE:000,MAIN_FLOW_GET_X_SAMPLE:001";
  attribute SOFT_HLUTNM of \curr_x_d_sample_addr_r[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of get_new_x_d_samples_r_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of mul_0_a_fract_r_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of mul_0_a_u2_r_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of mul_0_b_fract_r_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of mul_0_b_u2_r_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of mul_1_a_fract_r_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mul_1_a_r[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of mul_1_a_u2_r_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of mul_1_b_fract_r_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of mul_1_b_u2_r_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of mul_n_a_fract_r_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][12]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][13]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][14]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][15]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mul_n_a_r[0][9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][12]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][14]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][15]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mul_n_a_r[1][9]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of mul_n_a_u2_r_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of mul_n_b_fract_r_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \out_buff_waddr_r[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \performed_iters_r[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \performed_iters_r[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \performed_iters_r[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \performed_iters_r[5]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \performed_iters_r[6]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \performed_iters_r[6]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of reset_x_d_ptr_r_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of start_filter_adaptation_r_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of start_outputting_data_r_i_2 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of start_outputting_data_r_i_3 : label is "soft_lutpair108";
begin
  main_flow_fsm_sate_r(2 downto 0) <= \^main_flow_fsm_sate_r\(2 downto 0);
  muls_fsm_state_nxt_c(1 downto 0) <= \^muls_fsm_state_nxt_c\(1 downto 0);
  \performed_iters_r_reg[6]_0\(4 downto 0) <= \^performed_iters_r_reg[6]_0\(4 downto 0);
  reset_out_ptr <= \^reset_out_ptr\;
  start_filter_adaptation <= \^start_filter_adaptation\;
  start_fir_filtration <= \^start_fir_filtration\;
  update_x_sum_of_squares <= \^update_x_sum_of_squares\;
  x_fifo_start_outputting_data <= \^x_fifo_start_outputting_data\;
\FSM_onehot_muls_fsm_state_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^start_fir_filtration\,
      I1 => \^update_x_sum_of_squares\,
      I2 => \^start_filter_adaptation\,
      I3 => calculate_adaptation_coef,
      O => start_fir_filtration_r_reg_17
    );
\FSM_onehot_muls_fsm_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0C0C0C0C5C"
    )
        port map (
      I0 => \^start_filter_adaptation\,
      I1 => \FSM_onehot_muls_fsm_state_r_reg[1]_0\,
      I2 => \FSM_onehot_muls_fsm_state_r_reg[1]\,
      I3 => \^start_fir_filtration\,
      I4 => calculate_adaptation_coef,
      I5 => \^update_x_sum_of_squares\,
      O => start_filter_adaptation_r_reg_1
    );
\FSM_onehot_muls_fsm_state_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^update_x_sum_of_squares\,
      I1 => \^start_fir_filtration\,
      I2 => calculate_adaptation_coef,
      I3 => \FSM_onehot_muls_fsm_state_r_reg[1]\,
      O => update_x_sum_of_squares_r_reg_0
    );
\FSM_onehot_muls_fsm_state_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^start_fir_filtration\,
      I1 => \^update_x_sum_of_squares\,
      I2 => \FSM_onehot_muls_fsm_state_r_reg[1]\,
      O => start_fir_filtration_r_reg_18
    );
\FSM_sequential_main_flow_fsm_sate_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFDFCFCFCFFFCFC"
    )
        port map (
      I0 => x_fifo_samples_ready,
      I1 => \FSM_sequential_main_flow_fsm_sate_r[0]_i_2_n_0\,
      I2 => \FSM_sequential_main_flow_fsm_sate_r_reg[0]_0\,
      I3 => \^main_flow_fsm_sate_r\(1),
      I4 => \FSM_sequential_main_flow_fsm_sate_r[2]_i_3_n_0\,
      I5 => operation(1),
      O => \main_flow_fsm_sate_nxt_c__0\(0)
    );
\FSM_sequential_main_flow_fsm_sate_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0400F400"
    )
        port map (
      I0 => out_written,
      I1 => \^main_flow_fsm_sate_r\(1),
      I2 => \^main_flow_fsm_sate_r\(2),
      I3 => \^main_flow_fsm_sate_r\(0),
      I4 => adaptation_finished,
      I5 => start_outputting_data_r_i_3_n_0,
      O => \FSM_sequential_main_flow_fsm_sate_r[0]_i_2_n_0\
    );
\FSM_sequential_main_flow_fsm_sate_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005F88"
    )
        port map (
      I0 => \^main_flow_fsm_sate_r\(0),
      I1 => x_fifo_samples_ready,
      I2 => out_written,
      I3 => \^main_flow_fsm_sate_r\(1),
      I4 => \^main_flow_fsm_sate_r\(2),
      O => \main_flow_fsm_sate_nxt_c__0\(1)
    );
\FSM_sequential_main_flow_fsm_sate_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_main_flow_fsm_sate_r[2]_i_2_n_0\,
      I1 => out_written,
      I2 => \^main_flow_fsm_sate_r\(1),
      I3 => operation(1),
      I4 => operation(0),
      I5 => \FSM_sequential_main_flow_fsm_sate_r[2]_i_3_n_0\,
      O => \main_flow_fsm_sate_nxt_c__0\(2)
    );
\FSM_sequential_main_flow_fsm_sate_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^main_flow_fsm_sate_r\(0),
      I1 => adaptation_finished,
      I2 => \^main_flow_fsm_sate_r\(2),
      O => \FSM_sequential_main_flow_fsm_sate_r[2]_i_2_n_0\
    );
\FSM_sequential_main_flow_fsm_sate_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^main_flow_fsm_sate_r\(0),
      I1 => \^main_flow_fsm_sate_r\(2),
      O => \FSM_sequential_main_flow_fsm_sate_r[2]_i_3_n_0\
    );
\FSM_sequential_main_flow_fsm_sate_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \main_flow_fsm_sate_nxt_c__0\(0),
      Q => \^main_flow_fsm_sate_r\(0)
    );
\FSM_sequential_main_flow_fsm_sate_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \main_flow_fsm_sate_nxt_c__0\(1),
      Q => \^main_flow_fsm_sate_r\(1)
    );
\FSM_sequential_main_flow_fsm_sate_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \main_flow_fsm_sate_nxt_c__0\(2),
      Q => \^main_flow_fsm_sate_r\(2)
    );
busy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFBBFFBA"
    )
        port map (
      I0 => \FSM_sequential_main_flow_fsm_sate_r[2]_i_2_n_0\,
      I1 => \^main_flow_fsm_sate_r\(0),
      I2 => start,
      I3 => busy_r_i_2_n_0,
      I4 => \^main_flow_fsm_sate_r\(1),
      I5 => busy_r_reg_0,
      O => busy_nxt_c
    );
busy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFFF00000000"
    )
        port map (
      I0 => operation(0),
      I1 => operation(1),
      I2 => out_written,
      I3 => \^main_flow_fsm_sate_r\(1),
      I4 => \^main_flow_fsm_sate_r\(2),
      I5 => \^main_flow_fsm_sate_r\(0),
      O => busy_r_i_2_n_0
    );
busy_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDBB96FF6"
    )
        port map (
      I0 => x_samples_count(0),
      I1 => \^performed_iters_r_reg[6]_0\(0),
      I2 => performed_iters_r_reg(2),
      I3 => x_samples_count(1),
      I4 => performed_iters_r_reg(1),
      I5 => busy_r_i_9_n_0,
      O => \x_samples_count_reg_r_reg[1]\
    );
busy_r_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FDFD0002FFFF02"
    )
        port map (
      I0 => \^performed_iters_r_reg[6]_0\(0),
      I1 => x_samples_count(0),
      I2 => x_samples_count(1),
      I3 => \^performed_iters_r_reg[6]_0\(1),
      I4 => x_samples_count(2),
      I5 => performed_iters_r_reg(2),
      O => busy_r_i_9_n_0
    );
busy_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => busy_nxt_c,
      Q => busy
    );
calculate_adaptation_coef_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C00050500000"
    )
        port map (
      I0 => adaptation_coef_valid,
      I1 => out_written,
      I2 => \^main_flow_fsm_sate_r\(1),
      I3 => calculate_adaptation_coef_r_reg_0,
      I4 => \^main_flow_fsm_sate_r\(2),
      I5 => \^main_flow_fsm_sate_r\(0),
      O => calculate_adaptation_coef_r_i_1_n_0
    );
calculate_adaptation_coef_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => calculate_adaptation_coef_r_i_1_n_0,
      Q => calculate_adaptation_coef
    );
\curr_x_d_sample_addr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reset_out_ptr\,
      I1 => Q(0),
      O => D(0)
    );
\err_r[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_fir_filtration\,
      O => start_fir_filtration_r_reg_0
    );
get_new_x_d_samples_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \^main_flow_fsm_sate_r\(0),
      I1 => \^main_flow_fsm_sate_r\(2),
      I2 => start,
      I3 => \^main_flow_fsm_sate_r\(1),
      I4 => get_new_x_d_samples_r_reg_0,
      O => get_new_x_d_samples_r_i_1_n_0
    );
get_new_x_d_samples_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => get_new_x_d_samples_r_i_1_n_0,
      Q => x_fifo_get_new_x_d_samples
    );
\h_buff_raddr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_fifo_start_outputting_data\,
      I1 => \h_buff_raddr_r_reg[0]\(0),
      O => start_outputting_data_r_reg_0(0)
    );
mul_0_a_fract_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04E8"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => x_fract,
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      O => mul_0_a_fract_nxt_c
    );
\mul_0_a_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => \^start_fir_filtration\,
      I1 => \^update_x_sum_of_squares\,
      I2 => calculate_adaptation_coef,
      I3 => \FSM_onehot_muls_fsm_state_r_reg[1]\,
      I4 => stop_feeding_muls_r,
      I5 => \mul_1_a_r_reg[0]_0\,
      O => \^muls_fsm_state_nxt_c\(0)
    );
\mul_0_a_r[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \FSM_onehot_muls_fsm_state_r_reg[1]\,
      I1 => calculate_adaptation_coef,
      I2 => \^update_x_sum_of_squares\,
      I3 => \^start_fir_filtration\,
      O => \^muls_fsm_state_nxt_c\(1)
    );
mul_0_a_u2_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04E8"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => x_samples_u2,
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      O => mul_0_a_u2_nxt_c
    );
mul_0_b_fract_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5466"
    )
        port map (
      I0 => \mul_1_a_r_reg[0]\(0),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => x_fract,
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_0_b_fract_nxt_c
    );
mul_0_b_u2_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5466"
    )
        port map (
      I0 => \mul_1_a_r_reg[0]\(0),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => x_samples_u2,
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_0_b_u2_nxt_c
    );
mul_1_a_fract_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0448"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => x_fract,
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_1_a_fract_nxt_c
    );
\mul_1_a_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(0),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(0),
      O => mul_1_a_nxt_c(0)
    );
\mul_1_a_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(10),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(10),
      O => mul_1_a_nxt_c(10)
    );
\mul_1_a_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(11),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(11),
      O => mul_1_a_nxt_c(11)
    );
\mul_1_a_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(12),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(12),
      O => mul_1_a_nxt_c(12)
    );
\mul_1_a_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(13),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(13),
      O => mul_1_a_nxt_c(13)
    );
\mul_1_a_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(14),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(14),
      O => mul_1_a_nxt_c(14)
    );
\mul_1_a_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(15),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(15),
      O => mul_1_a_nxt_c(15)
    );
\mul_1_a_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(1),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(1),
      O => mul_1_a_nxt_c(1)
    );
\mul_1_a_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(2),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(2),
      O => mul_1_a_nxt_c(2)
    );
\mul_1_a_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(3),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(3),
      O => mul_1_a_nxt_c(3)
    );
\mul_1_a_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(4),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(4),
      O => mul_1_a_nxt_c(4)
    );
\mul_1_a_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(5),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(5),
      O => mul_1_a_nxt_c(5)
    );
\mul_1_a_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(6),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(6),
      O => mul_1_a_nxt_c(6)
    );
\mul_1_a_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(7),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(7),
      O => mul_1_a_nxt_c(7)
    );
\mul_1_a_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(8),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(8),
      O => mul_1_a_nxt_c(8)
    );
\mul_1_a_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A0040"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[15]\(9),
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      I4 => \x_fifo_data[1]_28\(9),
      O => mul_1_a_nxt_c(9)
    );
mul_1_a_u2_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0448"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => x_samples_u2,
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_1_a_u2_nxt_c
    );
mul_1_b_fract_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"054A"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => x_fract,
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      O => mul_1_b_fract_nxt_c
    );
mul_1_b_u2_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"054A"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => x_samples_u2,
      I2 => \^muls_fsm_state_nxt_c\(1),
      I3 => \mul_1_a_r_reg[0]\(0),
      O => mul_1_b_u2_nxt_c
    );
mul_n_a_fract_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(1),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => x_fract,
      O => mul_n_a_fract_nxt_c
    );
\mul_n_a_r[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(0),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(0)
    );
\mul_n_a_r[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(10),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(10)
    );
\mul_n_a_r[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(11),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(11)
    );
\mul_n_a_r[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(12),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(12)
    );
\mul_n_a_r[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(13),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(13)
    );
\mul_n_a_r[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(14),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(14)
    );
\mul_n_a_r[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(15),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(15)
    );
\mul_n_a_r[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(1),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(1)
    );
\mul_n_a_r[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(2),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(2)
    );
\mul_n_a_r[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(3),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(3)
    );
\mul_n_a_r[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(4),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(4)
    );
\mul_n_a_r[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(5),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(5)
    );
\mul_n_a_r[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(6),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(6)
    );
\mul_n_a_r[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(7),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(7)
    );
\mul_n_a_r[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(8),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(8)
    );
\mul_n_a_r[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[2]_29\(9),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_a_nxt_c(9)
    );
\mul_n_a_r[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(0),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_1
    );
\mul_n_a_r[1][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(10),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_11
    );
\mul_n_a_r[1][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(11),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_12
    );
\mul_n_a_r[1][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(12),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_13
    );
\mul_n_a_r[1][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(13),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_14
    );
\mul_n_a_r[1][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(14),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_15
    );
\mul_n_a_r[1][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(15),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_16
    );
\mul_n_a_r[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(1),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_2
    );
\mul_n_a_r[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(2),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_3
    );
\mul_n_a_r[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(3),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_4
    );
\mul_n_a_r[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(4),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_5
    );
\mul_n_a_r[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(5),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_6
    );
\mul_n_a_r[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(6),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_7
    );
\mul_n_a_r[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(7),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_8
    );
\mul_n_a_r[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(8),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_9
    );
\mul_n_a_r[1][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(0),
      I1 => \mul_1_a_r_reg[0]\(0),
      I2 => \x_fifo_data[3]_30\(9),
      I3 => \^muls_fsm_state_nxt_c\(1),
      O => start_fir_filtration_r_reg_10
    );
mul_n_a_u2_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \^muls_fsm_state_nxt_c\(1),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => x_samples_u2,
      O => mul_n_a_u2_nxt_c
    );
mul_n_b_fract_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \mul_1_a_r_reg[0]\(0),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \^muls_fsm_state_nxt_c\(1),
      O => stop_feeding_muls_r_reg
    );
\mul_n_b_r[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(0),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(0),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(0)
    );
\mul_n_b_r[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(10),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(10),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(10)
    );
\mul_n_b_r[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(11),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(11),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(11)
    );
\mul_n_b_r[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(12),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(12),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(12)
    );
\mul_n_b_r[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(13),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(13),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(13)
    );
\mul_n_b_r[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(14),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(14),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(14)
    );
\mul_n_b_r[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(15),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(15),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(15)
    );
\mul_n_b_r[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(1),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(1),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(1)
    );
\mul_n_b_r[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(2),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(2),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(2)
    );
\mul_n_b_r[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(3),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(3),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(3)
    );
\mul_n_b_r[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(4),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(4),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(4)
    );
\mul_n_b_r[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(5),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(5),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(5)
    );
\mul_n_b_r[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(6),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(6),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(6)
    );
\mul_n_b_r[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(7),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(7),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(7)
    );
\mul_n_b_r[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(8),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(8),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(8)
    );
\mul_n_b_r[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[0][15]\(9),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(9),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => mul_n_b_nxt_c(9)
    );
\mul_n_b_r[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(0),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(0),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][0]\
    );
\mul_n_b_r[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(10),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(10),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][10]\
    );
\mul_n_b_r[1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(11),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(11),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][11]\
    );
\mul_n_b_r[1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(12),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(12),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][12]\
    );
\mul_n_b_r[1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(13),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(13),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][13]\
    );
\mul_n_b_r[1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(14),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(14),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][14]\
    );
\mul_n_b_r[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(15),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(15),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][15]\
    );
\mul_n_b_r[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(1),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(1),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][1]\
    );
\mul_n_b_r[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(2),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(2),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][2]\
    );
\mul_n_b_r[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(3),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(3),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][3]\
    );
\mul_n_b_r[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(4),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(4),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][4]\
    );
\mul_n_b_r[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(5),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(5),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][5]\
    );
\mul_n_b_r[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(6),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(6),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][6]\
    );
\mul_n_b_r[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(7),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(7),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][7]\
    );
\mul_n_b_r[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(8),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(8),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][8]\
    );
\mul_n_b_r[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \mul_n_b_r_reg[1][15]\(9),
      I1 => \^muls_fsm_state_nxt_c\(0),
      I2 => \mul_1_a_r_reg[0]\(0),
      I3 => \mul_n_b_r_reg[1][15]_0\(9),
      I4 => \^muls_fsm_state_nxt_c\(1),
      O => \h_fetched_data_r_reg[3][9]\
    );
\out_buff_waddr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reset_out_ptr\,
      I1 => \out_buff_waddr_r_reg[0]\(0),
      O => reset_x_d_ptr_r_reg_0(0)
    );
\out_buff_waddr_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out_ptr\,
      I1 => out_buff_we,
      O => E(0)
    );
\performed_iters_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^performed_iters_r_reg[6]_0\(0),
      I1 => start,
      O => \performed_iters_r[0]_i_1_n_0\
    );
\performed_iters_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => start,
      I1 => \^performed_iters_r_reg[6]_0\(0),
      I2 => performed_iters_r_reg(1),
      O => performed_iters_nxt_c(1)
    );
\performed_iters_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \^performed_iters_r_reg[6]_0\(0),
      I1 => performed_iters_r_reg(1),
      I2 => start,
      I3 => performed_iters_r_reg(2),
      O => performed_iters_nxt_c(2)
    );
\performed_iters_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => performed_iters_r_reg(1),
      I1 => \^performed_iters_r_reg[6]_0\(0),
      I2 => performed_iters_r_reg(2),
      I3 => start,
      I4 => \^performed_iters_r_reg[6]_0\(1),
      O => performed_iters_nxt_c(3)
    );
\performed_iters_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => performed_iters_r_reg(2),
      I1 => \^performed_iters_r_reg[6]_0\(0),
      I2 => performed_iters_r_reg(1),
      I3 => \^performed_iters_r_reg[6]_0\(1),
      I4 => start,
      I5 => \^performed_iters_r_reg[6]_0\(2),
      O => performed_iters_nxt_c(4)
    );
\performed_iters_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00002000"
    )
        port map (
      I0 => \^performed_iters_r_reg[6]_0\(1),
      I1 => \performed_iters_r[5]_i_2_n_0\,
      I2 => performed_iters_r_reg(2),
      I3 => \^performed_iters_r_reg[6]_0\(2),
      I4 => start,
      I5 => \^performed_iters_r_reg[6]_0\(3),
      O => performed_iters_nxt_c(5)
    );
\performed_iters_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^performed_iters_r_reg[6]_0\(0),
      I1 => performed_iters_r_reg(1),
      O => \performed_iters_r[5]_i_2_n_0\
    );
\performed_iters_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \performed_iters_r[6]_i_4_n_0\,
      I1 => \^performed_iters_r_reg[6]_0\(3),
      I2 => start,
      I3 => \^performed_iters_r_reg[6]_0\(4),
      O => performed_iters_nxt_c(6)
    );
\performed_iters_r[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^performed_iters_r_reg[6]_0\(1),
      I1 => performed_iters_r_reg(1),
      I2 => \^performed_iters_r_reg[6]_0\(0),
      I3 => performed_iters_r_reg(2),
      I4 => \^performed_iters_r_reg[6]_0\(2),
      O => \performed_iters_r[6]_i_4_n_0\
    );
\performed_iters_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => performed_iters_en_c,
      CLR => bram_rst_a,
      D => \performed_iters_r[0]_i_1_n_0\,
      Q => \^performed_iters_r_reg[6]_0\(0)
    );
\performed_iters_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => performed_iters_en_c,
      CLR => bram_rst_a,
      D => performed_iters_nxt_c(1),
      Q => performed_iters_r_reg(1)
    );
\performed_iters_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => performed_iters_en_c,
      CLR => bram_rst_a,
      D => performed_iters_nxt_c(2),
      Q => performed_iters_r_reg(2)
    );
\performed_iters_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => performed_iters_en_c,
      CLR => bram_rst_a,
      D => performed_iters_nxt_c(3),
      Q => \^performed_iters_r_reg[6]_0\(1)
    );
\performed_iters_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => performed_iters_en_c,
      CLR => bram_rst_a,
      D => performed_iters_nxt_c(4),
      Q => \^performed_iters_r_reg[6]_0\(2)
    );
\performed_iters_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => performed_iters_en_c,
      CLR => bram_rst_a,
      D => performed_iters_nxt_c(5),
      Q => \^performed_iters_r_reg[6]_0\(3)
    );
\performed_iters_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => performed_iters_en_c,
      CLR => bram_rst_a,
      D => performed_iters_nxt_c(6),
      Q => \^performed_iters_r_reg[6]_0\(4)
    );
reset_x_d_ptr_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^main_flow_fsm_sate_r\(1),
      I1 => start,
      I2 => \^main_flow_fsm_sate_r\(2),
      I3 => \^main_flow_fsm_sate_r\(0),
      O => reset_x_d_ptr_r_i_1_n_0
    );
reset_x_d_ptr_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => reset_x_d_ptr_r_i_1_n_0,
      Q => \^reset_out_ptr\
    );
start_filter_adaptation_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => adaptation_coef_valid,
      I1 => \^main_flow_fsm_sate_r\(1),
      I2 => \^main_flow_fsm_sate_r\(2),
      I3 => \^main_flow_fsm_sate_r\(0),
      I4 => adaptation_finished,
      O => start_filter_adaptation_r_i_1_n_0
    );
start_filter_adaptation_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => start_filter_adaptation_r_i_1_n_0,
      Q => \^start_filter_adaptation\
    );
start_fir_filtration_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003A0000000A0"
    )
        port map (
      I0 => x_sum_of_squares_valid,
      I1 => operation(1),
      I2 => \^main_flow_fsm_sate_r\(1),
      I3 => \^main_flow_fsm_sate_r\(0),
      I4 => \^main_flow_fsm_sate_r\(2),
      I5 => x_fifo_samples_ready,
      O => start_fir_filtration_r_i_1_n_0
    );
start_fir_filtration_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => start_fir_filtration_r_i_1_n_0,
      Q => \^start_fir_filtration\
    );
start_outputting_data_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAEA"
    )
        port map (
      I0 => start_outputting_data_r_i_2_n_0,
      I1 => x_fifo_samples_ready,
      I2 => \FSM_sequential_main_flow_fsm_sate_r[2]_i_3_n_0\,
      I3 => \^main_flow_fsm_sate_r\(1),
      I4 => operation(1),
      I5 => start_outputting_data_r_i_3_n_0,
      O => start_outputting_data_r_i_1_n_0
    );
start_outputting_data_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => adaptation_finished,
      I1 => \^main_flow_fsm_sate_r\(0),
      I2 => \^main_flow_fsm_sate_r\(2),
      I3 => \^main_flow_fsm_sate_r\(1),
      O => start_outputting_data_r_i_2_n_0
    );
start_outputting_data_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00A0"
    )
        port map (
      I0 => adaptation_coef_valid,
      I1 => x_sum_of_squares_valid,
      I2 => \^main_flow_fsm_sate_r\(2),
      I3 => \^main_flow_fsm_sate_r\(0),
      I4 => \^main_flow_fsm_sate_r\(1),
      O => start_outputting_data_r_i_3_n_0
    );
start_outputting_data_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => start_outputting_data_r_i_1_n_0,
      Q => \^x_fifo_start_outputting_data\
    );
update_x_sum_of_squares_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => x_fifo_samples_ready,
      I1 => \^main_flow_fsm_sate_r\(2),
      I2 => \^main_flow_fsm_sate_r\(0),
      I3 => \^main_flow_fsm_sate_r\(1),
      I4 => operation(1),
      O => update_x_sum_of_squares_r_i_1_n_0
    );
update_x_sum_of_squares_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => update_x_sum_of_squares_r_i_1_n_0,
      Q => \^update_x_sum_of_squares\
    );
\written_blocks_cnt_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_filter_adaptation\,
      I1 => \written_blocks_cnt_r_reg[0]\(0),
      O => start_filter_adaptation_r_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_h_fetch_manager is
  port (
    h_fetched_valid_r_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    filter_adaptation_r_reg_0 : out STD_LOGIC;
    h_buff_re : out STD_LOGIC;
    \h_fetched_data_r_reg[3][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[3][15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_fetched_data_r_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[2][15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_fetched_data_r_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_1_b_nxt_c : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_fetched_data_r_reg[1][14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_n_input_data_valid_nxt_c : out STD_LOGIC;
    \h_fetched_data_r_reg[3][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[3][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[3][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[2][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[2][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[1][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    x_fifo_start_outputting_data : in STD_LOGIC;
    \continue_fetching_c__1\ : in STD_LOGIC;
    h_buff_last_read_d_r_reg_0 : in STD_LOGIC;
    h_buff_last_read_d_r_reg_1 : in STD_LOGIC;
    h_coef_blocks_count : in STD_LOGIC_VECTOR ( 2 downto 0 );
    h_buff_last_read_d_r_reg_2 : in STD_LOGIC;
    mul_n_new_product_c : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_1_new_product_c : in STD_LOGIC;
    adaptation_coef_valid_nxt_c : in STD_LOGIC;
    \h_adapted_data_r_reg[3][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[2][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    muls_fsm_state_nxt_c : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul_1_b_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_1_b_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    x_fifo_valid : in STD_LOGIC;
    start_filter_adaptation : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \h_buff_raddr_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_h_fetch_manager;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_h_fetch_manager is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal filter_adaptation_r_i_1_n_0 : STD_LOGIC;
  signal \^filter_adaptation_r_reg_0\ : STD_LOGIC;
  signal h_buff_last_read_c : STD_LOGIC;
  signal h_buff_last_read_d_r : STD_LOGIC;
  signal h_buff_last_read_d_r_i_2_n_0 : STD_LOGIC;
  signal h_buff_last_read_d_r_i_3_n_0 : STD_LOGIC;
  signal h_buff_raddr_en_c : STD_LOGIC;
  signal h_buff_raddr_nxt_c : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal h_buff_re_d_d_r : STD_LOGIC;
  signal h_buff_re_d_r_i_1_n_0 : STD_LOGIC;
  signal h_buff_re_d_r_reg_n_0 : STD_LOGIC;
  signal \h_fetched_data[1]_21\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal h_fetched_data_en_c : STD_LOGIC;
  signal \^h_fetched_data_r_reg[0][15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^h_fetched_data_r_reg[1][14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^h_fetched_data_r_reg[2][15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^h_fetched_data_r_reg[3][15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal h_fetched_last_r_reg_n_0 : STD_LOGIC;
  signal \^h_fetched_valid_r_reg_0\ : STD_LOGIC;
  signal h_fetching_r : STD_LOGIC;
  signal h_fetching_r_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \h_buff_raddr_r[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \h_buff_raddr_r[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of h_buff_re_d_r_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of h_fetching_r_i_1 : label is "soft_lutpair137";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  filter_adaptation_r_reg_0 <= \^filter_adaptation_r_reg_0\;
  \h_fetched_data_r_reg[0][15]_1\(15 downto 0) <= \^h_fetched_data_r_reg[0][15]_1\(15 downto 0);
  \h_fetched_data_r_reg[1][14]_0\(14 downto 0) <= \^h_fetched_data_r_reg[1][14]_0\(14 downto 0);
  \h_fetched_data_r_reg[2][15]_1\(15 downto 0) <= \^h_fetched_data_r_reg[2][15]_1\(15 downto 0);
  \h_fetched_data_r_reg[3][15]_1\(15 downto 0) <= \^h_fetched_data_r_reg[3][15]_1\(15 downto 0);
  h_fetched_valid_r_reg_0 <= \^h_fetched_valid_r_reg_0\;
filter_adaptation_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => start_filter_adaptation,
      I1 => h_fetched_last_r_reg_n_0,
      I2 => \^filter_adaptation_r_reg_0\,
      O => filter_adaptation_r_i_1_n_0
    );
filter_adaptation_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => filter_adaptation_r_i_1_n_0,
      Q => \^filter_adaptation_r_reg_0\
    );
h_buff_last_read_d_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088008800000"
    )
        port map (
      I0 => h_buff_last_read_d_r_i_2_n_0,
      I1 => h_buff_last_read_d_r_i_3_n_0,
      I2 => h_buff_last_read_d_r_reg_0,
      I3 => \^q\(3),
      I4 => h_buff_last_read_d_r_reg_1,
      I5 => \^q\(4),
      O => h_buff_last_read_c
    );
h_buff_last_read_d_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => h_fetching_r,
      I1 => h_buff_re_d_r_reg_n_0,
      I2 => \continue_fetching_c__1\,
      I3 => h_buff_last_read_d_r_reg_2,
      O => h_buff_last_read_d_r_i_2_n_0
    );
h_buff_last_read_d_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4120000800084120"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => h_coef_blocks_count(1),
      I3 => h_coef_blocks_count(0),
      I4 => h_coef_blocks_count(2),
      I5 => \^q\(2),
      O => h_buff_last_read_d_r_i_3_n_0
    );
h_buff_last_read_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => h_buff_last_read_c,
      Q => h_buff_last_read_d_r
    );
\h_buff_raddr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => x_fifo_start_outputting_data,
      O => h_buff_raddr_nxt_c(1)
    );
\h_buff_raddr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => x_fifo_start_outputting_data,
      O => h_buff_raddr_nxt_c(2)
    );
\h_buff_raddr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => x_fifo_start_outputting_data,
      O => h_buff_raddr_nxt_c(3)
    );
\h_buff_raddr_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => h_buff_last_read_c,
      I1 => h_fetching_r,
      I2 => x_fifo_start_outputting_data,
      I3 => \continue_fetching_c__1\,
      O => h_buff_raddr_en_c
    );
\h_buff_raddr_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => x_fifo_start_outputting_data,
      O => h_buff_raddr_nxt_c(4)
    );
\h_buff_raddr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_raddr_en_c,
      CLR => bram_rst_a,
      D => \h_buff_raddr_r_reg[0]_0\(0),
      Q => \^q\(0)
    );
\h_buff_raddr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_raddr_en_c,
      CLR => bram_rst_a,
      D => h_buff_raddr_nxt_c(1),
      Q => \^q\(1)
    );
\h_buff_raddr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_raddr_en_c,
      CLR => bram_rst_a,
      D => h_buff_raddr_nxt_c(2),
      Q => \^q\(2)
    );
\h_buff_raddr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_raddr_en_c,
      CLR => bram_rst_a,
      D => h_buff_raddr_nxt_c(3),
      Q => \^q\(3)
    );
\h_buff_raddr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_raddr_en_c,
      CLR => bram_rst_a,
      D => h_buff_raddr_nxt_c(4),
      Q => \^q\(4)
    );
h_buff_re_d_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => h_buff_re_d_r_reg_n_0,
      Q => h_buff_re_d_d_r
    );
h_buff_re_d_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFC0"
    )
        port map (
      I0 => h_buff_last_read_c,
      I1 => x_fifo_start_outputting_data,
      I2 => \continue_fetching_c__1\,
      I3 => h_buff_re_d_r_reg_n_0,
      O => h_buff_re_d_r_i_1_n_0
    );
h_buff_re_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => h_buff_re_d_r_i_1_n_0,
      Q => h_buff_re_d_r_reg_n_0
    );
\h_fetched_data_r[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFF00000000"
    )
        port map (
      I0 => \^filter_adaptation_r_reg_0\,
      I1 => mul_n_new_product_c(0),
      I2 => mul_1_new_product_c,
      I3 => adaptation_coef_valid_nxt_c,
      I4 => \^h_fetched_valid_r_reg_0\,
      I5 => h_buff_re_d_d_r,
      O => h_fetched_data_en_c
    );
\h_fetched_data_r_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(16),
      Q => \^h_fetched_data_r_reg[0][15]_1\(0)
    );
\h_fetched_data_r_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(26),
      Q => \^h_fetched_data_r_reg[0][15]_1\(10)
    );
\h_fetched_data_r_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(27),
      Q => \^h_fetched_data_r_reg[0][15]_1\(11)
    );
\h_fetched_data_r_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(28),
      Q => \^h_fetched_data_r_reg[0][15]_1\(12)
    );
\h_fetched_data_r_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(29),
      Q => \^h_fetched_data_r_reg[0][15]_1\(13)
    );
\h_fetched_data_r_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(30),
      Q => \^h_fetched_data_r_reg[0][15]_1\(14)
    );
\h_fetched_data_r_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(31),
      Q => \^h_fetched_data_r_reg[0][15]_1\(15)
    );
\h_fetched_data_r_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(17),
      Q => \^h_fetched_data_r_reg[0][15]_1\(1)
    );
\h_fetched_data_r_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(18),
      Q => \^h_fetched_data_r_reg[0][15]_1\(2)
    );
\h_fetched_data_r_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(19),
      Q => \^h_fetched_data_r_reg[0][15]_1\(3)
    );
\h_fetched_data_r_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(20),
      Q => \^h_fetched_data_r_reg[0][15]_1\(4)
    );
\h_fetched_data_r_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(21),
      Q => \^h_fetched_data_r_reg[0][15]_1\(5)
    );
\h_fetched_data_r_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(22),
      Q => \^h_fetched_data_r_reg[0][15]_1\(6)
    );
\h_fetched_data_r_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(23),
      Q => \^h_fetched_data_r_reg[0][15]_1\(7)
    );
\h_fetched_data_r_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(24),
      Q => \^h_fetched_data_r_reg[0][15]_1\(8)
    );
\h_fetched_data_r_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(25),
      Q => \^h_fetched_data_r_reg[0][15]_1\(9)
    );
\h_fetched_data_r_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(0),
      Q => \^h_fetched_data_r_reg[1][14]_0\(0)
    );
\h_fetched_data_r_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(10),
      Q => \^h_fetched_data_r_reg[1][14]_0\(10)
    );
\h_fetched_data_r_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(11),
      Q => \^h_fetched_data_r_reg[1][14]_0\(11)
    );
\h_fetched_data_r_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(12),
      Q => \^h_fetched_data_r_reg[1][14]_0\(12)
    );
\h_fetched_data_r_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(13),
      Q => \^h_fetched_data_r_reg[1][14]_0\(13)
    );
\h_fetched_data_r_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(14),
      Q => \^h_fetched_data_r_reg[1][14]_0\(14)
    );
\h_fetched_data_r_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(15),
      Q => \h_fetched_data[1]_21\(15)
    );
\h_fetched_data_r_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(1),
      Q => \^h_fetched_data_r_reg[1][14]_0\(1)
    );
\h_fetched_data_r_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(2),
      Q => \^h_fetched_data_r_reg[1][14]_0\(2)
    );
\h_fetched_data_r_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(3),
      Q => \^h_fetched_data_r_reg[1][14]_0\(3)
    );
\h_fetched_data_r_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(4),
      Q => \^h_fetched_data_r_reg[1][14]_0\(4)
    );
\h_fetched_data_r_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(5),
      Q => \^h_fetched_data_r_reg[1][14]_0\(5)
    );
\h_fetched_data_r_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(6),
      Q => \^h_fetched_data_r_reg[1][14]_0\(6)
    );
\h_fetched_data_r_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(7),
      Q => \^h_fetched_data_r_reg[1][14]_0\(7)
    );
\h_fetched_data_r_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(8),
      Q => \^h_fetched_data_r_reg[1][14]_0\(8)
    );
\h_fetched_data_r_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOBDO(9),
      Q => \^h_fetched_data_r_reg[1][14]_0\(9)
    );
\h_fetched_data_r_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(16),
      Q => \^h_fetched_data_r_reg[2][15]_1\(0)
    );
\h_fetched_data_r_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(26),
      Q => \^h_fetched_data_r_reg[2][15]_1\(10)
    );
\h_fetched_data_r_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(27),
      Q => \^h_fetched_data_r_reg[2][15]_1\(11)
    );
\h_fetched_data_r_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(28),
      Q => \^h_fetched_data_r_reg[2][15]_1\(12)
    );
\h_fetched_data_r_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(29),
      Q => \^h_fetched_data_r_reg[2][15]_1\(13)
    );
\h_fetched_data_r_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(30),
      Q => \^h_fetched_data_r_reg[2][15]_1\(14)
    );
\h_fetched_data_r_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(31),
      Q => \^h_fetched_data_r_reg[2][15]_1\(15)
    );
\h_fetched_data_r_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(17),
      Q => \^h_fetched_data_r_reg[2][15]_1\(1)
    );
\h_fetched_data_r_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(18),
      Q => \^h_fetched_data_r_reg[2][15]_1\(2)
    );
\h_fetched_data_r_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(19),
      Q => \^h_fetched_data_r_reg[2][15]_1\(3)
    );
\h_fetched_data_r_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(20),
      Q => \^h_fetched_data_r_reg[2][15]_1\(4)
    );
\h_fetched_data_r_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(21),
      Q => \^h_fetched_data_r_reg[2][15]_1\(5)
    );
\h_fetched_data_r_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(22),
      Q => \^h_fetched_data_r_reg[2][15]_1\(6)
    );
\h_fetched_data_r_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(23),
      Q => \^h_fetched_data_r_reg[2][15]_1\(7)
    );
\h_fetched_data_r_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(24),
      Q => \^h_fetched_data_r_reg[2][15]_1\(8)
    );
\h_fetched_data_r_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(25),
      Q => \^h_fetched_data_r_reg[2][15]_1\(9)
    );
\h_fetched_data_r_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(0),
      Q => \^h_fetched_data_r_reg[3][15]_1\(0)
    );
\h_fetched_data_r_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(10),
      Q => \^h_fetched_data_r_reg[3][15]_1\(10)
    );
\h_fetched_data_r_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(11),
      Q => \^h_fetched_data_r_reg[3][15]_1\(11)
    );
\h_fetched_data_r_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(12),
      Q => \^h_fetched_data_r_reg[3][15]_1\(12)
    );
\h_fetched_data_r_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(13),
      Q => \^h_fetched_data_r_reg[3][15]_1\(13)
    );
\h_fetched_data_r_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(14),
      Q => \^h_fetched_data_r_reg[3][15]_1\(14)
    );
\h_fetched_data_r_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(15),
      Q => \^h_fetched_data_r_reg[3][15]_1\(15)
    );
\h_fetched_data_r_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(1),
      Q => \^h_fetched_data_r_reg[3][15]_1\(1)
    );
\h_fetched_data_r_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(2),
      Q => \^h_fetched_data_r_reg[3][15]_1\(2)
    );
\h_fetched_data_r_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(3),
      Q => \^h_fetched_data_r_reg[3][15]_1\(3)
    );
\h_fetched_data_r_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(4),
      Q => \^h_fetched_data_r_reg[3][15]_1\(4)
    );
\h_fetched_data_r_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(5),
      Q => \^h_fetched_data_r_reg[3][15]_1\(5)
    );
\h_fetched_data_r_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(6),
      Q => \^h_fetched_data_r_reg[3][15]_1\(6)
    );
\h_fetched_data_r_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(7),
      Q => \^h_fetched_data_r_reg[3][15]_1\(7)
    );
\h_fetched_data_r_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(8),
      Q => \^h_fetched_data_r_reg[3][15]_1\(8)
    );
\h_fetched_data_r_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_fetched_data_en_c,
      CLR => bram_rst_a,
      D => DOADO(9),
      Q => \^h_fetched_data_r_reg[3][15]_1\(9)
    );
h_fetched_last_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => h_buff_last_read_d_r,
      Q => h_fetched_last_r_reg_n_0
    );
h_fetched_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => h_buff_re_d_d_r,
      Q => \^h_fetched_valid_r_reg_0\
    );
h_fetching_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => h_buff_last_read_c,
      I1 => x_fifo_start_outputting_data,
      I2 => h_fetching_r,
      O => h_fetching_r_i_1_n_0
    );
h_fetching_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => h_fetching_r_i_1_n_0,
      Q => h_fetching_r
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(7),
      I1 => \h_adapted_data_r_reg[3][15]\(7),
      O => \h_fetched_data_r_reg[3][7]_0\(3)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(7),
      I1 => \h_adapted_data_r_reg[2][15]\(7),
      O => \h_fetched_data_r_reg[2][7]_0\(3)
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(7),
      I1 => \h_adapted_data_r_reg[1][15]\(7),
      O => \h_fetched_data_r_reg[1][7]_0\(3)
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(7),
      I1 => \h_adapted_data_r_reg[0][15]\(7),
      O => \h_fetched_data_r_reg[0][7]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(6),
      I1 => \h_adapted_data_r_reg[3][15]\(6),
      O => \h_fetched_data_r_reg[3][7]_0\(2)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(6),
      I1 => \h_adapted_data_r_reg[2][15]\(6),
      O => \h_fetched_data_r_reg[2][7]_0\(2)
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(6),
      I1 => \h_adapted_data_r_reg[1][15]\(6),
      O => \h_fetched_data_r_reg[1][7]_0\(2)
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(6),
      I1 => \h_adapted_data_r_reg[0][15]\(6),
      O => \h_fetched_data_r_reg[0][7]_0\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(5),
      I1 => \h_adapted_data_r_reg[3][15]\(5),
      O => \h_fetched_data_r_reg[3][7]_0\(1)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(5),
      I1 => \h_adapted_data_r_reg[2][15]\(5),
      O => \h_fetched_data_r_reg[2][7]_0\(1)
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(5),
      I1 => \h_adapted_data_r_reg[1][15]\(5),
      O => \h_fetched_data_r_reg[1][7]_0\(1)
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(5),
      I1 => \h_adapted_data_r_reg[0][15]\(5),
      O => \h_fetched_data_r_reg[0][7]_0\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(4),
      I1 => \h_adapted_data_r_reg[3][15]\(4),
      O => \h_fetched_data_r_reg[3][7]_0\(0)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(4),
      I1 => \h_adapted_data_r_reg[2][15]\(4),
      O => \h_fetched_data_r_reg[2][7]_0\(0)
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(4),
      I1 => \h_adapted_data_r_reg[1][15]\(4),
      O => \h_fetched_data_r_reg[1][7]_0\(0)
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(4),
      I1 => \h_adapted_data_r_reg[0][15]\(4),
      O => \h_fetched_data_r_reg[0][7]_0\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(11),
      I1 => \h_adapted_data_r_reg[3][15]\(11),
      O => \h_fetched_data_r_reg[3][11]_0\(3)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(11),
      I1 => \h_adapted_data_r_reg[2][15]\(11),
      O => \h_fetched_data_r_reg[2][11]_0\(3)
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(11),
      I1 => \h_adapted_data_r_reg[1][15]\(11),
      O => \h_fetched_data_r_reg[1][11]_0\(3)
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(11),
      I1 => \h_adapted_data_r_reg[0][15]\(11),
      O => \h_fetched_data_r_reg[0][11]_0\(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(10),
      I1 => \h_adapted_data_r_reg[3][15]\(10),
      O => \h_fetched_data_r_reg[3][11]_0\(2)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(10),
      I1 => \h_adapted_data_r_reg[2][15]\(10),
      O => \h_fetched_data_r_reg[2][11]_0\(2)
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(10),
      I1 => \h_adapted_data_r_reg[1][15]\(10),
      O => \h_fetched_data_r_reg[1][11]_0\(2)
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(10),
      I1 => \h_adapted_data_r_reg[0][15]\(10),
      O => \h_fetched_data_r_reg[0][11]_0\(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(9),
      I1 => \h_adapted_data_r_reg[3][15]\(9),
      O => \h_fetched_data_r_reg[3][11]_0\(1)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(9),
      I1 => \h_adapted_data_r_reg[2][15]\(9),
      O => \h_fetched_data_r_reg[2][11]_0\(1)
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(9),
      I1 => \h_adapted_data_r_reg[1][15]\(9),
      O => \h_fetched_data_r_reg[1][11]_0\(1)
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(9),
      I1 => \h_adapted_data_r_reg[0][15]\(9),
      O => \h_fetched_data_r_reg[0][11]_0\(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(8),
      I1 => \h_adapted_data_r_reg[3][15]\(8),
      O => \h_fetched_data_r_reg[3][11]_0\(0)
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(8),
      I1 => \h_adapted_data_r_reg[2][15]\(8),
      O => \h_fetched_data_r_reg[2][11]_0\(0)
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(8),
      I1 => \h_adapted_data_r_reg[1][15]\(8),
      O => \h_fetched_data_r_reg[1][11]_0\(0)
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(8),
      I1 => \h_adapted_data_r_reg[0][15]\(8),
      O => \h_fetched_data_r_reg[0][11]_0\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(15),
      I1 => \h_adapted_data_r_reg[3][15]\(15),
      O => \h_fetched_data_r_reg[3][15]_0\(3)
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(15),
      I1 => \h_adapted_data_r_reg[2][15]\(15),
      O => \h_fetched_data_r_reg[2][15]_0\(3)
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \h_fetched_data[1]_21\(15),
      I1 => \h_adapted_data_r_reg[1][15]\(15),
      O => \h_fetched_data_r_reg[1][15]_0\(3)
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(15),
      I1 => \h_adapted_data_r_reg[0][15]\(15),
      O => \h_fetched_data_r_reg[0][15]_0\(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(14),
      I1 => \h_adapted_data_r_reg[3][15]\(14),
      O => \h_fetched_data_r_reg[3][15]_0\(2)
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(14),
      I1 => \h_adapted_data_r_reg[2][15]\(14),
      O => \h_fetched_data_r_reg[2][15]_0\(2)
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(14),
      I1 => \h_adapted_data_r_reg[1][15]\(14),
      O => \h_fetched_data_r_reg[1][15]_0\(2)
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(14),
      I1 => \h_adapted_data_r_reg[0][15]\(14),
      O => \h_fetched_data_r_reg[0][15]_0\(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(13),
      I1 => \h_adapted_data_r_reg[3][15]\(13),
      O => \h_fetched_data_r_reg[3][15]_0\(1)
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(13),
      I1 => \h_adapted_data_r_reg[2][15]\(13),
      O => \h_fetched_data_r_reg[2][15]_0\(1)
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(13),
      I1 => \h_adapted_data_r_reg[1][15]\(13),
      O => \h_fetched_data_r_reg[1][15]_0\(1)
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(13),
      I1 => \h_adapted_data_r_reg[0][15]\(13),
      O => \h_fetched_data_r_reg[0][15]_0\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(12),
      I1 => \h_adapted_data_r_reg[3][15]\(12),
      O => \h_fetched_data_r_reg[3][15]_0\(0)
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(12),
      I1 => \h_adapted_data_r_reg[2][15]\(12),
      O => \h_fetched_data_r_reg[2][15]_0\(0)
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(12),
      I1 => \h_adapted_data_r_reg[1][15]\(12),
      O => \h_fetched_data_r_reg[1][15]_0\(0)
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(12),
      I1 => \h_adapted_data_r_reg[0][15]\(12),
      O => \h_fetched_data_r_reg[0][15]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(3),
      I1 => \h_adapted_data_r_reg[3][15]\(3),
      O => \h_fetched_data_r_reg[3][3]_0\(3)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(3),
      I1 => \h_adapted_data_r_reg[2][15]\(3),
      O => \h_fetched_data_r_reg[2][3]_0\(3)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(3),
      I1 => \h_adapted_data_r_reg[1][15]\(3),
      O => \h_fetched_data_r_reg[1][3]_0\(3)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(3),
      I1 => \h_adapted_data_r_reg[0][15]\(3),
      O => \h_fetched_data_r_reg[0][3]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(2),
      I1 => \h_adapted_data_r_reg[3][15]\(2),
      O => \h_fetched_data_r_reg[3][3]_0\(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(2),
      I1 => \h_adapted_data_r_reg[2][15]\(2),
      O => \h_fetched_data_r_reg[2][3]_0\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(2),
      I1 => \h_adapted_data_r_reg[1][15]\(2),
      O => \h_fetched_data_r_reg[1][3]_0\(2)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(2),
      I1 => \h_adapted_data_r_reg[0][15]\(2),
      O => \h_fetched_data_r_reg[0][3]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(1),
      I1 => \h_adapted_data_r_reg[3][15]\(1),
      O => \h_fetched_data_r_reg[3][3]_0\(1)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(1),
      I1 => \h_adapted_data_r_reg[2][15]\(1),
      O => \h_fetched_data_r_reg[2][3]_0\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(1),
      I1 => \h_adapted_data_r_reg[1][15]\(1),
      O => \h_fetched_data_r_reg[1][3]_0\(1)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(1),
      I1 => \h_adapted_data_r_reg[0][15]\(1),
      O => \h_fetched_data_r_reg[0][3]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[3][15]_1\(0),
      I1 => \h_adapted_data_r_reg[3][15]\(0),
      O => \h_fetched_data_r_reg[3][3]_0\(0)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[2][15]_1\(0),
      I1 => \h_adapted_data_r_reg[2][15]\(0),
      O => \h_fetched_data_r_reg[2][3]_0\(0)
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(0),
      I1 => \h_adapted_data_r_reg[1][15]\(0),
      O => \h_fetched_data_r_reg[1][3]_0\(0)
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[0][15]_1\(0),
      I1 => \h_adapted_data_r_reg[0][15]\(0),
      O => \h_fetched_data_r_reg[0][3]_0\(0)
    );
\mem_content_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222AAAAAAAA"
    )
        port map (
      I0 => h_buff_re_d_r_reg_n_0,
      I1 => \^filter_adaptation_r_reg_0\,
      I2 => mul_n_new_product_c(0),
      I3 => mul_1_new_product_c,
      I4 => adaptation_coef_valid_nxt_c,
      I5 => \^h_fetched_valid_r_reg_0\,
      O => h_buff_re
    );
\mul_1_b_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(0),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(0),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(0),
      O => mul_1_b_nxt_c(0)
    );
\mul_1_b_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(10),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(10),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(10),
      O => mul_1_b_nxt_c(10)
    );
\mul_1_b_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(11),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(11),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(11),
      O => mul_1_b_nxt_c(11)
    );
\mul_1_b_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(12),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(12),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(12),
      O => mul_1_b_nxt_c(12)
    );
\mul_1_b_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(13),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(13),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(13),
      O => mul_1_b_nxt_c(13)
    );
\mul_1_b_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(14),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(14),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(14),
      O => mul_1_b_nxt_c(14)
    );
\mul_1_b_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \h_fetched_data[1]_21\(15),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(15),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(15),
      O => mul_1_b_nxt_c(15)
    );
\mul_1_b_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(1),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(1),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(1),
      O => mul_1_b_nxt_c(1)
    );
\mul_1_b_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(2),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(2),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(2),
      O => mul_1_b_nxt_c(2)
    );
\mul_1_b_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(3),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(3),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(3),
      O => mul_1_b_nxt_c(3)
    );
\mul_1_b_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(4),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(4),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(4),
      O => mul_1_b_nxt_c(4)
    );
\mul_1_b_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(5),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(5),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(5),
      O => mul_1_b_nxt_c(5)
    );
\mul_1_b_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(6),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(6),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(6),
      O => mul_1_b_nxt_c(6)
    );
\mul_1_b_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(7),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(7),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(7),
      O => mul_1_b_nxt_c(7)
    );
\mul_1_b_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(8),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(8),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(8),
      O => mul_1_b_nxt_c(8)
    );
\mul_1_b_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \^h_fetched_data_r_reg[1][14]_0\(9),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_1_b_r_reg[15]\(9),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(2),
      I5 => \mul_1_b_r_reg[15]_0\(9),
      O => mul_1_b_nxt_c(9)
    );
mul_n_input_data_valid_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000800"
    )
        port map (
      I0 => \^h_fetched_valid_r_reg_0\,
      I1 => muls_fsm_state_nxt_c(0),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => x_fifo_valid,
      I4 => muls_fsm_state_nxt_c(2),
      O => mul_n_input_data_valid_nxt_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_h_write_manager is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    adaptation_finished : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \written_blocks_cnt_r_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    busy : in STD_LOGIC;
    mem_content_reg : in STD_LOGIC;
    start_filter_adaptation_r_reg : in STD_LOGIC;
    start_filter_adaptation_r_reg_0 : in STD_LOGIC;
    h_coef_blocks_count : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_filter_adaptation : in STD_LOGIC;
    \h_buff_wdata_r_reg[3][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata_r_reg[2][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata_r_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata_r_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \written_blocks_cnt_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_content_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \h_buff_wdata[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_h_write_manager;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_h_write_manager is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal h_buff_waddr : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \h_buff_wdata[0]_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_wdata[1]_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_wdata[2]_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_wdata[3]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal h_buff_we : STD_LOGIC;
  signal start_filter_adaptation_r_i_3_n_0 : STD_LOGIC;
  signal written_blocks_cnt_en_c : STD_LOGIC;
  signal written_blocks_cnt_nxt_c : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \written_blocks_cnt_r[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \written_blocks_cnt_r[3]_i_1\ : label is "soft_lutpair138";
begin
  Q(0) <= \^q\(0);
\h_buff_wdata_r_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(0),
      Q => \h_buff_wdata[0]_26\(0)
    );
\h_buff_wdata_r_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(10),
      Q => \h_buff_wdata[0]_26\(10)
    );
\h_buff_wdata_r_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(11),
      Q => \h_buff_wdata[0]_26\(11)
    );
\h_buff_wdata_r_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(12),
      Q => \h_buff_wdata[0]_26\(12)
    );
\h_buff_wdata_r_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(13),
      Q => \h_buff_wdata[0]_26\(13)
    );
\h_buff_wdata_r_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(14),
      Q => \h_buff_wdata[0]_26\(14)
    );
\h_buff_wdata_r_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(15),
      Q => \h_buff_wdata[0]_26\(15)
    );
\h_buff_wdata_r_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(1),
      Q => \h_buff_wdata[0]_26\(1)
    );
\h_buff_wdata_r_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(2),
      Q => \h_buff_wdata[0]_26\(2)
    );
\h_buff_wdata_r_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(3),
      Q => \h_buff_wdata[0]_26\(3)
    );
\h_buff_wdata_r_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(4),
      Q => \h_buff_wdata[0]_26\(4)
    );
\h_buff_wdata_r_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(5),
      Q => \h_buff_wdata[0]_26\(5)
    );
\h_buff_wdata_r_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(6),
      Q => \h_buff_wdata[0]_26\(6)
    );
\h_buff_wdata_r_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(7),
      Q => \h_buff_wdata[0]_26\(7)
    );
\h_buff_wdata_r_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(8),
      Q => \h_buff_wdata[0]_26\(8)
    );
\h_buff_wdata_r_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[0][15]_0\(9),
      Q => \h_buff_wdata[0]_26\(9)
    );
\h_buff_wdata_r_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(0),
      Q => \h_buff_wdata[1]_25\(0)
    );
\h_buff_wdata_r_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(10),
      Q => \h_buff_wdata[1]_25\(10)
    );
\h_buff_wdata_r_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(11),
      Q => \h_buff_wdata[1]_25\(11)
    );
\h_buff_wdata_r_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(12),
      Q => \h_buff_wdata[1]_25\(12)
    );
\h_buff_wdata_r_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(13),
      Q => \h_buff_wdata[1]_25\(13)
    );
\h_buff_wdata_r_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(14),
      Q => \h_buff_wdata[1]_25\(14)
    );
\h_buff_wdata_r_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(15),
      Q => \h_buff_wdata[1]_25\(15)
    );
\h_buff_wdata_r_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(1),
      Q => \h_buff_wdata[1]_25\(1)
    );
\h_buff_wdata_r_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(2),
      Q => \h_buff_wdata[1]_25\(2)
    );
\h_buff_wdata_r_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(3),
      Q => \h_buff_wdata[1]_25\(3)
    );
\h_buff_wdata_r_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(4),
      Q => \h_buff_wdata[1]_25\(4)
    );
\h_buff_wdata_r_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(5),
      Q => \h_buff_wdata[1]_25\(5)
    );
\h_buff_wdata_r_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(6),
      Q => \h_buff_wdata[1]_25\(6)
    );
\h_buff_wdata_r_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(7),
      Q => \h_buff_wdata[1]_25\(7)
    );
\h_buff_wdata_r_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(8),
      Q => \h_buff_wdata[1]_25\(8)
    );
\h_buff_wdata_r_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[1][15]_0\(9),
      Q => \h_buff_wdata[1]_25\(9)
    );
\h_buff_wdata_r_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(0),
      Q => \h_buff_wdata[2]_24\(0)
    );
\h_buff_wdata_r_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(10),
      Q => \h_buff_wdata[2]_24\(10)
    );
\h_buff_wdata_r_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(11),
      Q => \h_buff_wdata[2]_24\(11)
    );
\h_buff_wdata_r_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(12),
      Q => \h_buff_wdata[2]_24\(12)
    );
\h_buff_wdata_r_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(13),
      Q => \h_buff_wdata[2]_24\(13)
    );
\h_buff_wdata_r_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(14),
      Q => \h_buff_wdata[2]_24\(14)
    );
\h_buff_wdata_r_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(15),
      Q => \h_buff_wdata[2]_24\(15)
    );
\h_buff_wdata_r_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(1),
      Q => \h_buff_wdata[2]_24\(1)
    );
\h_buff_wdata_r_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(2),
      Q => \h_buff_wdata[2]_24\(2)
    );
\h_buff_wdata_r_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(3),
      Q => \h_buff_wdata[2]_24\(3)
    );
\h_buff_wdata_r_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(4),
      Q => \h_buff_wdata[2]_24\(4)
    );
\h_buff_wdata_r_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(5),
      Q => \h_buff_wdata[2]_24\(5)
    );
\h_buff_wdata_r_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(6),
      Q => \h_buff_wdata[2]_24\(6)
    );
\h_buff_wdata_r_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(7),
      Q => \h_buff_wdata[2]_24\(7)
    );
\h_buff_wdata_r_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(8),
      Q => \h_buff_wdata[2]_24\(8)
    );
\h_buff_wdata_r_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[2][15]_0\(9),
      Q => \h_buff_wdata[2]_24\(9)
    );
\h_buff_wdata_r_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(0),
      Q => \h_buff_wdata[3]_23\(0)
    );
\h_buff_wdata_r_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(10),
      Q => \h_buff_wdata[3]_23\(10)
    );
\h_buff_wdata_r_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(11),
      Q => \h_buff_wdata[3]_23\(11)
    );
\h_buff_wdata_r_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(12),
      Q => \h_buff_wdata[3]_23\(12)
    );
\h_buff_wdata_r_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(13),
      Q => \h_buff_wdata[3]_23\(13)
    );
\h_buff_wdata_r_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(14),
      Q => \h_buff_wdata[3]_23\(14)
    );
\h_buff_wdata_r_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(15),
      Q => \h_buff_wdata[3]_23\(15)
    );
\h_buff_wdata_r_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(1),
      Q => \h_buff_wdata[3]_23\(1)
    );
\h_buff_wdata_r_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(2),
      Q => \h_buff_wdata[3]_23\(2)
    );
\h_buff_wdata_r_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(3),
      Q => \h_buff_wdata[3]_23\(3)
    );
\h_buff_wdata_r_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(4),
      Q => \h_buff_wdata[3]_23\(4)
    );
\h_buff_wdata_r_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(5),
      Q => \h_buff_wdata[3]_23\(5)
    );
\h_buff_wdata_r_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(6),
      Q => \h_buff_wdata[3]_23\(6)
    );
\h_buff_wdata_r_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(7),
      Q => \h_buff_wdata[3]_23\(7)
    );
\h_buff_wdata_r_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(8),
      Q => \h_buff_wdata[3]_23\(8)
    );
\h_buff_wdata_r_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \h_buff_wdata_r_reg[3][15]_0\(9),
      Q => \h_buff_wdata[3]_23\(9)
    );
h_buff_we_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => E(0),
      Q => h_buff_we
    );
mem_content_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(12),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(12),
      O => p_0_out(28)
    );
mem_content_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(11),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(11),
      O => p_0_out(27)
    );
mem_content_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(10),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(10),
      O => p_0_out(26)
    );
mem_content_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(9),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(9),
      O => p_0_out(25)
    );
mem_content_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(8),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(8),
      O => p_0_out(24)
    );
mem_content_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(7),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(7),
      O => p_0_out(23)
    );
mem_content_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(6),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(6),
      O => p_0_out(22)
    );
mem_content_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(5),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(5),
      O => p_0_out(21)
    );
mem_content_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(4),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(4),
      O => p_0_out(20)
    );
mem_content_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(3),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(3),
      O => p_0_out(19)
    );
mem_content_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => h_buff_waddr(4),
      I1 => busy,
      I2 => mem_content_reg_0(4),
      O => \written_blocks_cnt_r_reg[4]_0\(4)
    );
mem_content_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(2),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(2),
      O => p_0_out(18)
    );
mem_content_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(1),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(1),
      O => p_0_out(17)
    );
mem_content_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(0),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(0),
      O => p_0_out(16)
    );
mem_content_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(15),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(15),
      O => p_0_out(15)
    );
mem_content_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(14),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(14),
      O => p_0_out(14)
    );
mem_content_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(13),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(13),
      O => p_0_out(13)
    );
mem_content_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(12),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(12),
      O => p_0_out(12)
    );
mem_content_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(11),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(11),
      O => p_0_out(11)
    );
mem_content_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(10),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(10),
      O => p_0_out(10)
    );
mem_content_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(9),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(9),
      O => p_0_out(9)
    );
mem_content_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => h_buff_waddr(3),
      I1 => busy,
      I2 => mem_content_reg_0(3),
      O => \written_blocks_cnt_r_reg[4]_0\(3)
    );
mem_content_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(8),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(8),
      O => p_0_out(8)
    );
mem_content_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(7),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(7),
      O => p_0_out(7)
    );
mem_content_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(6),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(6),
      O => p_0_out(6)
    );
mem_content_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(5),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(5),
      O => p_0_out(5)
    );
mem_content_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(4),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(4),
      O => p_0_out(4)
    );
mem_content_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(3),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(3),
      O => p_0_out(3)
    );
mem_content_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(2),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(2),
      O => p_0_out(2)
    );
mem_content_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(1),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(1),
      O => p_0_out(1)
    );
mem_content_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[0]_26\(0),
      I1 => busy,
      I2 => \h_buff_wdata[0]\(0),
      O => p_0_out(0)
    );
mem_content_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(15),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(15),
      O => p_0_out(63)
    );
mem_content_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => h_buff_waddr(2),
      I1 => busy,
      I2 => mem_content_reg_0(2),
      O => \written_blocks_cnt_r_reg[4]_0\(2)
    );
mem_content_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(14),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(14),
      O => p_0_out(62)
    );
mem_content_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(13),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(13),
      O => p_0_out(61)
    );
mem_content_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(12),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(12),
      O => p_0_out(60)
    );
mem_content_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(11),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(11),
      O => p_0_out(59)
    );
mem_content_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(10),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(10),
      O => p_0_out(58)
    );
mem_content_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(9),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(9),
      O => p_0_out(57)
    );
mem_content_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(8),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(8),
      O => p_0_out(56)
    );
mem_content_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(7),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(7),
      O => p_0_out(55)
    );
mem_content_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(6),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(6),
      O => p_0_out(54)
    );
mem_content_reg_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(5),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(5),
      O => p_0_out(53)
    );
mem_content_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => h_buff_waddr(1),
      I1 => busy,
      I2 => mem_content_reg_0(1),
      O => \written_blocks_cnt_r_reg[4]_0\(1)
    );
mem_content_reg_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(4),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(4),
      O => p_0_out(52)
    );
mem_content_reg_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(3),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(3),
      O => p_0_out(51)
    );
mem_content_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(2),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(2),
      O => p_0_out(50)
    );
mem_content_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(1),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(1),
      O => p_0_out(49)
    );
mem_content_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[3]_23\(0),
      I1 => busy,
      I2 => \h_buff_wdata[3]\(0),
      O => p_0_out(48)
    );
mem_content_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(15),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(15),
      O => p_0_out(47)
    );
mem_content_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(14),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(14),
      O => p_0_out(46)
    );
mem_content_reg_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(13),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(13),
      O => p_0_out(45)
    );
mem_content_reg_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(12),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(12),
      O => p_0_out(44)
    );
mem_content_reg_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(11),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(11),
      O => p_0_out(43)
    );
mem_content_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => busy,
      I2 => mem_content_reg_0(0),
      O => \written_blocks_cnt_r_reg[4]_0\(0)
    );
mem_content_reg_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(10),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(10),
      O => p_0_out(42)
    );
mem_content_reg_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(9),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(9),
      O => p_0_out(41)
    );
mem_content_reg_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(8),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(8),
      O => p_0_out(40)
    );
mem_content_reg_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(7),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(7),
      O => p_0_out(39)
    );
mem_content_reg_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(6),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(6),
      O => p_0_out(38)
    );
mem_content_reg_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(5),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(5),
      O => p_0_out(37)
    );
mem_content_reg_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(4),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(4),
      O => p_0_out(36)
    );
mem_content_reg_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(3),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(3),
      O => p_0_out(35)
    );
mem_content_reg_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(2),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(2),
      O => p_0_out(34)
    );
mem_content_reg_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(1),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(1),
      O => p_0_out(33)
    );
mem_content_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(15),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(15),
      O => p_0_out(31)
    );
mem_content_reg_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[2]_24\(0),
      I1 => busy,
      I2 => \h_buff_wdata[2]\(0),
      O => p_0_out(32)
    );
mem_content_reg_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => h_buff_we,
      I1 => busy,
      I2 => mem_content_reg,
      O => WEBWE(0)
    );
mem_content_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(14),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(14),
      O => p_0_out(30)
    );
mem_content_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \h_buff_wdata[1]_25\(13),
      I1 => busy,
      I2 => \h_buff_wdata[1]\(13),
      O => p_0_out(29)
    );
start_filter_adaptation_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606000"
    )
        port map (
      I0 => h_buff_waddr(3),
      I1 => start_filter_adaptation_r_reg,
      I2 => start_filter_adaptation_r_i_3_n_0,
      I3 => start_filter_adaptation_r_reg_0,
      I4 => h_buff_waddr(4),
      O => adaptation_finished
    );
start_filter_adaptation_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4120000800084120"
    )
        port map (
      I0 => \^q\(0),
      I1 => h_buff_waddr(1),
      I2 => h_coef_blocks_count(1),
      I3 => h_coef_blocks_count(0),
      I4 => h_coef_blocks_count(2),
      I5 => h_buff_waddr(2),
      O => start_filter_adaptation_r_i_3_n_0
    );
\written_blocks_cnt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(0),
      I1 => h_buff_waddr(1),
      I2 => start_filter_adaptation,
      O => written_blocks_cnt_nxt_c(1)
    );
\written_blocks_cnt_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => h_buff_waddr(1),
      I1 => \^q\(0),
      I2 => h_buff_waddr(2),
      I3 => start_filter_adaptation,
      O => written_blocks_cnt_nxt_c(2)
    );
\written_blocks_cnt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => h_buff_waddr(2),
      I1 => \^q\(0),
      I2 => h_buff_waddr(1),
      I3 => h_buff_waddr(3),
      I4 => start_filter_adaptation,
      O => written_blocks_cnt_nxt_c(3)
    );
\written_blocks_cnt_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => h_buff_we,
      I1 => start_filter_adaptation,
      O => written_blocks_cnt_en_c
    );
\written_blocks_cnt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => h_buff_waddr(3),
      I1 => h_buff_waddr(1),
      I2 => \^q\(0),
      I3 => h_buff_waddr(2),
      I4 => h_buff_waddr(4),
      I5 => start_filter_adaptation,
      O => written_blocks_cnt_nxt_c(4)
    );
\written_blocks_cnt_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => written_blocks_cnt_en_c,
      CLR => bram_rst_a,
      D => \written_blocks_cnt_r_reg[0]_0\(0),
      Q => \^q\(0)
    );
\written_blocks_cnt_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => written_blocks_cnt_en_c,
      CLR => bram_rst_a,
      D => written_blocks_cnt_nxt_c(1),
      Q => h_buff_waddr(1)
    );
\written_blocks_cnt_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => written_blocks_cnt_en_c,
      CLR => bram_rst_a,
      D => written_blocks_cnt_nxt_c(2),
      Q => h_buff_waddr(2)
    );
\written_blocks_cnt_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => written_blocks_cnt_en_c,
      CLR => bram_rst_a,
      D => written_blocks_cnt_nxt_c(3),
      Q => h_buff_waddr(3)
    );
\written_blocks_cnt_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => written_blocks_cnt_en_c,
      CLR => bram_rst_a,
      D => written_blocks_cnt_nxt_c(4),
      Q => h_buff_waddr(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul is
  port (
    a_fract_d_d_r : out STD_LOGIC;
    b_fract_d_d_r : out STD_LOGIC;
    \mul_n_a_r_reg[0][11]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][13]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][11]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][13]\ : out STD_LOGIC;
    \product_r_reg[15]_0\ : out STD_LOGIC;
    \product_r_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \product_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    product_nxt_c1 : out STD_LOGIC;
    prod_raw_sign_nxt_c_0 : in STD_LOGIC;
    bram_clk_a : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_n_a_fract_r : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    b_fract_d_r_reg_0 : in STD_LOGIC;
    \product_r_reg[15]_2\ : in STD_LOGIC;
    \a_sign_r_reg[15]_0\ : in STD_LOGIC;
    \a_sign_r_reg[15]_1\ : in STD_LOGIC;
    act_input_bits : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_sign_r_reg[14]_0\ : in STD_LOGIC;
    \a_sign_r_reg[13]_0\ : in STD_LOGIC;
    \a_sign_r_reg[12]_0\ : in STD_LOGIC;
    \a_sign_r_reg[14]_1\ : in STD_LOGIC;
    \a_sign_r_reg[13]_1\ : in STD_LOGIC;
    \a_sign_r_reg[12]_1\ : in STD_LOGIC;
    \a_sign_r_reg[11]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_0\ : in STD_LOGIC;
    \a_sign_r_reg[9]_0\ : in STD_LOGIC;
    \a_sign_r_reg[8]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_1\ : in STD_LOGIC;
    \a_sign_r_reg[9]_1\ : in STD_LOGIC;
    \a_sign_r_reg[8]_1\ : in STD_LOGIC;
    \a_sign_r_reg[7]_0\ : in STD_LOGIC;
    \a_sign_r_reg[6]_0\ : in STD_LOGIC;
    \a_sign_r_reg[5]_0\ : in STD_LOGIC;
    \a_sign_r_reg[4]_0\ : in STD_LOGIC;
    \a_sign_r_reg[5]_1\ : in STD_LOGIC;
    \a_sign_r_reg[4]_1\ : in STD_LOGIC;
    \a_sign_r_reg[3]_0\ : in STD_LOGIC;
    \a_sign_r_reg[2]_0\ : in STD_LOGIC;
    \a_sign_r_reg[1]_0\ : in STD_LOGIC;
    \a_sign_r_reg[3]_1\ : in STD_LOGIC;
    \a_sign_r_reg[2]_1\ : in STD_LOGIC;
    \b_sign_r_reg[15]_0\ : in STD_LOGIC;
    \b_sign_r_reg[14]_0\ : in STD_LOGIC;
    \b_sign_r_reg[13]_0\ : in STD_LOGIC;
    \b_sign_r_reg[12]_0\ : in STD_LOGIC;
    \b_sign_r_reg[14]_1\ : in STD_LOGIC;
    \b_sign_r_reg[13]_1\ : in STD_LOGIC;
    \b_sign_r_reg[12]_1\ : in STD_LOGIC;
    \b_sign_r_reg[11]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_0\ : in STD_LOGIC;
    \b_sign_r_reg[9]_0\ : in STD_LOGIC;
    \b_sign_r_reg[8]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_1\ : in STD_LOGIC;
    \b_sign_r_reg[9]_1\ : in STD_LOGIC;
    \b_sign_r_reg[8]_1\ : in STD_LOGIC;
    \b_sign_r_reg[7]_0\ : in STD_LOGIC;
    \b_sign_r_reg[6]_0\ : in STD_LOGIC;
    \b_sign_r_reg[5]_0\ : in STD_LOGIC;
    \b_sign_r_reg[4]_0\ : in STD_LOGIC;
    \b_sign_r_reg[5]_1\ : in STD_LOGIC;
    \b_sign_r_reg[4]_1\ : in STD_LOGIC;
    \b_sign_r_reg[3]_0\ : in STD_LOGIC;
    \b_sign_r_reg[2]_0\ : in STD_LOGIC;
    \b_sign_r_reg[1]_0\ : in STD_LOGIC;
    \b_sign_r_reg[3]_1\ : in STD_LOGIC;
    \b_sign_r_reg[2]_1\ : in STD_LOGIC;
    \fir_y_nxt_c1__2_carry__2_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fir_y_nxt_c1__2_carry__2_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \product_r_reg[15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^a_fract_d_d_r\ : STD_LOGIC;
  signal a_fract_d_r : STD_LOGIC;
  signal a_sign_nxt_c : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal a_sign_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \a_sign_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \a_sign_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \a_sign_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \a_sign_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \^b_fract_d_d_r\ : STD_LOGIC;
  signal b_fract_d_r : STD_LOGIC;
  signal b_sign_nxt_c : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal b_sign_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \b_sign_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \b_sign_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \b_sign_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \b_sign_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][11]\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][11]\ : STD_LOGIC;
  signal \prod_raw_sign_nxt_c__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal product_nxt_c : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^product_nxt_c1\ : STD_LOGIC;
  signal \product_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_5_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_10_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_11_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_12_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_13_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_14_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_16_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_17_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_18_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_9_n_0\ : STD_LOGIC;
  signal \product_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \product_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \^product_r_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal raw_prod_sign_bit_c : STD_LOGIC;
  signal \saturation_fix_neg_c__0\ : STD_LOGIC;
  signal \saturation_fix_pos_c__0\ : STD_LOGIC;
  signal \saturation_int_pos_c__0\ : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_prod_raw_sign_nxt_c_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_sign_r[14]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \a_sign_r[15]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \a_sign_r[15]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \a_sign_r[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \b_sign_r[14]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \b_sign_r[15]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \b_sign_r[15]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \b_sign_r[1]_i_2\ : label is "soft_lutpair8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of prod_raw_sign_nxt_c : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \product_r[0]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \product_r[10]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \product_r[10]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \product_r[11]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \product_r[11]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \product_r[12]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \product_r[12]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \product_r[13]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \product_r[13]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \product_r[14]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \product_r[14]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \product_r[15]_i_10\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \product_r[15]_i_11\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \product_r[15]_i_12\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \product_r[15]_i_13\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \product_r[15]_i_14\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \product_r[15]_i_15__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \product_r[15]_i_16\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \product_r[15]_i_17\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \product_r[15]_i_18\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \product_r[15]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \product_r[15]_i_9\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \product_r[1]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \product_r[2]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \product_r[3]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \product_r[4]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \product_r[5]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \product_r[6]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \product_r[7]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \product_r[7]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \product_r[8]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \product_r[8]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \product_r[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \product_r[9]_i_3\ : label is "soft_lutpair14";
begin
  DI(0) <= \^di\(0);
  a_fract_d_d_r <= \^a_fract_d_d_r\;
  b_fract_d_d_r <= \^b_fract_d_d_r\;
  \mul_n_a_r_reg[0][11]\ <= \^mul_n_a_r_reg[0][11]\;
  \mul_n_b_r_reg[0][11]\ <= \^mul_n_b_r_reg[0][11]\;
  product_nxt_c1 <= \^product_nxt_c1\;
  \product_r_reg[15]_1\(15 downto 0) <= \^product_r_reg[15]_1\(15 downto 0);
a_fract_d_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => prod_raw_sign_nxt_c_0,
      CLR => bram_rst_a,
      D => a_fract_d_r,
      Q => \^a_fract_d_d_r\
    );
a_fract_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => mul_n_a_fract_r,
      Q => a_fract_d_r
    );
\a_sign_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[10]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[10]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(10)
    );
\a_sign_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[11]_0\,
      I2 => act_input_bits(2),
      I3 => \^mul_n_a_r_reg[0][11]\,
      I4 => act_input_bits(3),
      I5 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(11)
    );
\a_sign_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \a_sign_r_reg[11]_0\,
      I1 => \a_sign_r_reg[10]_0\,
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[9]_0\,
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[8]_0\,
      O => \^mul_n_a_r_reg[0][11]\
    );
\a_sign_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[12]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[12]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(12)
    );
\a_sign_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[13]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[13]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(13)
    );
\a_sign_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[14]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(14)
    );
\a_sign_r[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \a_sign_r_reg[13]_0\,
      I1 => act_input_bits(0),
      I2 => \a_sign_r_reg[12]_0\,
      O => \mul_n_a_r_reg[0][13]\
    );
\a_sign_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r[15]_i_2_n_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(15)
    );
\a_sign_r[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a_sign_r[15]_i_4_n_0\,
      I1 => act_input_bits(2),
      I2 => \^mul_n_a_r_reg[0][11]\,
      O => \a_sign_r[15]_i_2_n_0\
    );
\a_sign_r[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a_sign_r[15]_i_5_n_0\,
      I1 => act_input_bits(2),
      I2 => \a_sign_r[6]_i_3_n_0\,
      O => \a_sign_r[15]_i_3_n_0\
    );
\a_sign_r[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[14]_0\,
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[13]_0\,
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[12]_0\,
      O => \a_sign_r[15]_i_4_n_0\
    );
\a_sign_r[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \a_sign_r_reg[7]_0\,
      I1 => \a_sign_r_reg[6]_0\,
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[5]_0\,
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[4]_0\,
      O => \a_sign_r[15]_i_5_n_0\
    );
\a_sign_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => act_input_bits(3),
      I2 => act_input_bits(2),
      I3 => \a_sign_r_reg[1]_0\,
      I4 => act_input_bits(1),
      I5 => \a_sign_r[1]_i_2_n_0\,
      O => a_sign_nxt_c(1)
    );
\a_sign_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \a_sign_r_reg[1]_0\,
      I1 => act_input_bits(0),
      I2 => \a_sign_r_reg[3]_1\,
      O => \a_sign_r[1]_i_2_n_0\
    );
\a_sign_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[2]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[2]_1\,
      O => a_sign_nxt_c(2)
    );
\a_sign_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => act_input_bits(3),
      I2 => \a_sign_r_reg[3]_0\,
      I3 => act_input_bits(2),
      I4 => \a_sign_r[6]_i_3_n_0\,
      O => a_sign_nxt_c(3)
    );
\a_sign_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[4]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[4]_1\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3_n_0\,
      O => a_sign_nxt_c(4)
    );
\a_sign_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[5]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[5]_1\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3_n_0\,
      O => a_sign_nxt_c(5)
    );
\a_sign_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[6]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r[6]_i_2_n_0\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3_n_0\,
      O => a_sign_nxt_c(6)
    );
\a_sign_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B448B77"
    )
        port map (
      I0 => \a_sign_r_reg[6]_0\,
      I1 => act_input_bits(1),
      I2 => \a_sign_r_reg[5]_0\,
      I3 => act_input_bits(0),
      I4 => \a_sign_r_reg[4]_0\,
      O => \a_sign_r[6]_i_2_n_0\
    );
\a_sign_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \a_sign_r_reg[3]_0\,
      I1 => \a_sign_r_reg[2]_0\,
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[1]_0\,
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[3]_1\,
      O => \a_sign_r[6]_i_3_n_0\
    );
\a_sign_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[7]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(7)
    );
\a_sign_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[8]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[8]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(8)
    );
\a_sign_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[9]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[9]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3_n_0\,
      O => a_sign_nxt_c(9)
    );
\a_sign_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \a_sign_r_reg[0]_0\(0),
      Q => a_sign_r(0)
    );
\a_sign_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(10),
      Q => a_sign_r(10)
    );
\a_sign_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(11),
      Q => a_sign_r(11)
    );
\a_sign_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(12),
      Q => a_sign_r(12)
    );
\a_sign_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(13),
      Q => a_sign_r(13)
    );
\a_sign_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(14),
      Q => a_sign_r(14)
    );
\a_sign_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(15),
      Q => a_sign_r(15)
    );
\a_sign_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(1),
      Q => a_sign_r(1)
    );
\a_sign_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(2),
      Q => a_sign_r(2)
    );
\a_sign_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(3),
      Q => a_sign_r(3)
    );
\a_sign_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(4),
      Q => a_sign_r(4)
    );
\a_sign_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(5),
      Q => a_sign_r(5)
    );
\a_sign_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(6),
      Q => a_sign_r(6)
    );
\a_sign_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(7),
      Q => a_sign_r(7)
    );
\a_sign_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(8),
      Q => a_sign_r(8)
    );
\a_sign_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(9),
      Q => a_sign_r(9)
    );
b_fract_d_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => prod_raw_sign_nxt_c_0,
      CLR => bram_rst_a,
      D => b_fract_d_r,
      Q => \^b_fract_d_d_r\
    );
b_fract_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_fract_d_r_reg_0,
      Q => b_fract_d_r
    );
\b_sign_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[10]_0\,
      I1 => b_fract_d_r_reg_0,
      I2 => \b_sign_r_reg[10]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(10)
    );
\b_sign_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => b_fract_d_r_reg_0,
      I1 => \b_sign_r_reg[11]_0\,
      I2 => act_input_bits(2),
      I3 => \^mul_n_b_r_reg[0][11]\,
      I4 => act_input_bits(3),
      I5 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(11)
    );
\b_sign_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \b_sign_r_reg[11]_0\,
      I1 => \b_sign_r_reg[10]_0\,
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[9]_0\,
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[8]_0\,
      O => \^mul_n_b_r_reg[0][11]\
    );
\b_sign_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[12]_0\,
      I1 => b_fract_d_r_reg_0,
      I2 => \b_sign_r_reg[12]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(12)
    );
\b_sign_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[13]_0\,
      I1 => b_fract_d_r_reg_0,
      I2 => \b_sign_r_reg[13]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(13)
    );
\b_sign_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\,
      I1 => b_fract_d_r_reg_0,
      I2 => \b_sign_r_reg[14]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(14)
    );
\b_sign_r[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \b_sign_r_reg[13]_0\,
      I1 => act_input_bits(0),
      I2 => \b_sign_r_reg[12]_0\,
      O => \mul_n_b_r_reg[0][13]\
    );
\b_sign_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => b_fract_d_r_reg_0,
      I2 => \b_sign_r[15]_i_2_n_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(15)
    );
\b_sign_r[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b_sign_r[15]_i_4_n_0\,
      I1 => act_input_bits(2),
      I2 => \^mul_n_b_r_reg[0][11]\,
      O => \b_sign_r[15]_i_2_n_0\
    );
\b_sign_r[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b_sign_r[15]_i_5_n_0\,
      I1 => act_input_bits(2),
      I2 => \b_sign_r[6]_i_3_n_0\,
      O => \b_sign_r[15]_i_3_n_0\
    );
\b_sign_r[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[14]_0\,
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[13]_0\,
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[12]_0\,
      O => \b_sign_r[15]_i_4_n_0\
    );
\b_sign_r[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \b_sign_r_reg[7]_0\,
      I1 => \b_sign_r_reg[6]_0\,
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[5]_0\,
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[4]_0\,
      O => \b_sign_r[15]_i_5_n_0\
    );
\b_sign_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => b_fract_d_r_reg_0,
      I1 => act_input_bits(3),
      I2 => act_input_bits(2),
      I3 => \b_sign_r_reg[1]_0\,
      I4 => act_input_bits(1),
      I5 => \b_sign_r[1]_i_2_n_0\,
      O => b_sign_nxt_c(1)
    );
\b_sign_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \b_sign_r_reg[1]_0\,
      I1 => act_input_bits(0),
      I2 => \b_sign_r_reg[3]_1\,
      O => \b_sign_r[1]_i_2_n_0\
    );
\b_sign_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => b_fract_d_r_reg_0,
      I1 => \b_sign_r_reg[2]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[2]_1\,
      O => b_sign_nxt_c(2)
    );
\b_sign_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => b_fract_d_r_reg_0,
      I1 => act_input_bits(3),
      I2 => \b_sign_r_reg[3]_0\,
      I3 => act_input_bits(2),
      I4 => \b_sign_r[6]_i_3_n_0\,
      O => b_sign_nxt_c(3)
    );
\b_sign_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => b_fract_d_r_reg_0,
      I1 => \b_sign_r_reg[4]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[4]_1\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3_n_0\,
      O => b_sign_nxt_c(4)
    );
\b_sign_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => b_fract_d_r_reg_0,
      I1 => \b_sign_r_reg[5]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[5]_1\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3_n_0\,
      O => b_sign_nxt_c(5)
    );
\b_sign_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => b_fract_d_r_reg_0,
      I1 => \b_sign_r_reg[6]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r[6]_i_2_n_0\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3_n_0\,
      O => b_sign_nxt_c(6)
    );
\b_sign_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B448B77"
    )
        port map (
      I0 => \b_sign_r_reg[6]_0\,
      I1 => act_input_bits(1),
      I2 => \b_sign_r_reg[5]_0\,
      I3 => act_input_bits(0),
      I4 => \b_sign_r_reg[4]_0\,
      O => \b_sign_r[6]_i_2_n_0\
    );
\b_sign_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \b_sign_r_reg[3]_0\,
      I1 => \b_sign_r_reg[2]_0\,
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[1]_0\,
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[3]_1\,
      O => \b_sign_r[6]_i_3_n_0\
    );
\b_sign_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => b_fract_d_r_reg_0,
      I1 => \b_sign_r_reg[7]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(7)
    );
\b_sign_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[8]_0\,
      I1 => b_fract_d_r_reg_0,
      I2 => \b_sign_r_reg[8]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(8)
    );
\b_sign_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[9]_0\,
      I1 => b_fract_d_r_reg_0,
      I2 => \b_sign_r_reg[9]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3_n_0\,
      O => b_sign_nxt_c(9)
    );
\b_sign_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \b_sign_r_reg[0]_0\(0),
      Q => b_sign_r(0)
    );
\b_sign_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(10),
      Q => b_sign_r(10)
    );
\b_sign_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(11),
      Q => b_sign_r(11)
    );
\b_sign_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(12),
      Q => b_sign_r(12)
    );
\b_sign_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(13),
      Q => b_sign_r(13)
    );
\b_sign_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(14),
      Q => b_sign_r(14)
    );
\b_sign_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(15),
      Q => b_sign_r(15)
    );
\b_sign_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(1),
      Q => b_sign_r(1)
    );
\b_sign_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(2),
      Q => b_sign_r(2)
    );
\b_sign_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(3),
      Q => b_sign_r(3)
    );
\b_sign_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(4),
      Q => b_sign_r(4)
    );
\b_sign_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(5),
      Q => b_sign_r(5)
    );
\b_sign_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(6),
      Q => b_sign_r(6)
    );
\b_sign_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(7),
      Q => b_sign_r(7)
    );
\b_sign_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(8),
      Q => b_sign_r(8)
    );
\b_sign_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(9),
      Q => b_sign_r(9)
    );
\fir_y_nxt_c1__2_carry__2_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^product_r_reg[15]_1\(15),
      I1 => \fir_y_nxt_c1__2_carry__2_i_4\(2),
      I2 => \fir_y_nxt_c1__2_carry__2_i_4_0\(2),
      I3 => Q(2),
      O => \product_r_reg[15]_0\
    );
\fir_y_nxt_c1__2_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^product_r_reg[15]_1\(1),
      I1 => \fir_y_nxt_c1__2_carry__2_i_4\(1),
      I2 => \fir_y_nxt_c1__2_carry__2_i_4_0\(1),
      I3 => Q(1),
      O => \^di\(0)
    );
\fir_y_nxt_c1__2_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \fir_y_nxt_c1__2_carry__2_i_4_0\(0),
      I2 => \^product_r_reg[15]_1\(0),
      I3 => \fir_y_nxt_c1__2_carry__2_i_4\(0),
      O => \product_r_reg[0]_0\(1)
    );
\fir_y_nxt_c1__2_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^product_r_reg[15]_1\(0),
      I1 => \fir_y_nxt_c1__2_carry__2_i_4\(0),
      I2 => \fir_y_nxt_c1__2_carry__2_i_4_0\(0),
      I3 => Q(0),
      O => \product_r_reg[0]_0\(0)
    );
prod_raw_sign_nxt_c: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a_sign_r(15),
      A(28) => a_sign_r(15),
      A(27) => a_sign_r(15),
      A(26) => a_sign_r(15),
      A(25) => a_sign_r(15),
      A(24) => a_sign_r(15),
      A(23) => a_sign_r(15),
      A(22) => a_sign_r(15),
      A(21) => a_sign_r(15),
      A(20) => a_sign_r(15),
      A(19) => a_sign_r(15),
      A(18) => a_sign_r(15),
      A(17) => a_sign_r(15),
      A(16) => a_sign_r(15),
      A(15 downto 0) => a_sign_r(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_prod_raw_sign_nxt_c_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b_sign_r(15),
      B(16) => b_sign_r(15),
      B(15 downto 0) => b_sign_r(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_prod_raw_sign_nxt_c_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_prod_raw_sign_nxt_c_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_prod_raw_sign_nxt_c_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => prod_raw_sign_nxt_c_0,
      CLK => bram_clk_a,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_prod_raw_sign_nxt_c_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_prod_raw_sign_nxt_c_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_prod_raw_sign_nxt_c_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \prod_raw_sign_nxt_c__0\(31 downto 0),
      PATTERNBDETECT => NLW_prod_raw_sign_nxt_c_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_prod_raw_sign_nxt_c_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_prod_raw_sign_nxt_c_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_prod_raw_sign_nxt_c_UNDERFLOW_UNCONNECTED
    );
\product_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFEAEAEA"
    )
        port map (
      I0 => \product_r[0]_i_2_n_0\,
      I1 => \product_r[14]_i_5_n_0\,
      I2 => \product_r[0]_i_3_n_0\,
      I3 => \^product_nxt_c1\,
      I4 => \saturation_int_pos_c__0\,
      I5 => \saturation_fix_pos_c__0\,
      O => product_nxt_c(0)
    );
\product_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004004400"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \prod_raw_sign_nxt_c__0\(8),
      I2 => \prod_raw_sign_nxt_c__0\(31),
      I3 => \product_r_reg[15]_2\,
      I4 => \product_r[15]_i_11_n_0\,
      I5 => \product_r[15]_i_14_n_0\,
      O => \product_r[0]_i_2_n_0\
    );
\product_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(0),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[0]_i_3_n_0\
    );
\product_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FFFEFF00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \prod_raw_sign_nxt_c__0\(25),
      I3 => \product_r[15]_i_9_n_0\,
      I4 => \product_r_reg[15]_2\,
      I5 => \prod_raw_sign_nxt_c__0\(31),
      O => \saturation_fix_pos_c__0\
    );
\product_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[10]_i_2_n_0\,
      I4 => \product_r[10]_i_3_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(10)
    );
\product_r[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(18),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[10]_i_2_n_0\
    );
\product_r[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(10),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[10]_i_3_n_0\
    );
\product_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[11]_i_2_n_0\,
      I4 => \product_r[11]_i_3_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(11)
    );
\product_r[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(19),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[11]_i_2_n_0\
    );
\product_r[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(11),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[11]_i_3_n_0\
    );
\product_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[12]_i_2_n_0\,
      I4 => \product_r[12]_i_3_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(12)
    );
\product_r[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(20),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[12]_i_2_n_0\
    );
\product_r[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(12),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[12]_i_3_n_0\
    );
\product_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[13]_i_2_n_0\,
      I4 => \product_r[13]_i_3_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(13)
    );
\product_r[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(21),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[13]_i_2_n_0\
    );
\product_r[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(13),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[13]_i_3_n_0\
    );
\product_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[14]_i_3_n_0\,
      I4 => \product_r[14]_i_4_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(14)
    );
\product_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010F01"
    )
        port map (
      I0 => \product_r[15]_i_10_n_0\,
      I1 => \product_r[15]_i_9_n_0\,
      I2 => \^product_nxt_c1\,
      I3 => raw_prod_sign_bit_c,
      I4 => \product_r[15]_i_11_n_0\,
      I5 => \product_r[15]_i_14_n_0\,
      O => \product_r[14]_i_2_n_0\
    );
\product_r[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(22),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[14]_i_3_n_0\
    );
\product_r[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(14),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[14]_i_4_n_0\
    );
\product_r[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAAAAAA"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \product_r[15]_i_12_n_0\,
      I2 => \product_r[15]_i_13_n_0\,
      I3 => \product_r[15]_i_14_n_0\,
      I4 => \product_r[15]_i_11_n_0\,
      I5 => raw_prod_sign_bit_c,
      O => \product_r[14]_i_5_n_0\
    );
\product_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8FFA8A8A8"
    )
        port map (
      I0 => \product_r[15]_i_2__0_n_0\,
      I1 => \product_r[15]_i_3_n_0\,
      I2 => \saturation_fix_neg_c__0\,
      I3 => \product_r[15]_i_5_n_0\,
      I4 => \^product_nxt_c1\,
      I5 => \saturation_int_pos_c__0\,
      O => product_nxt_c(15)
    );
\product_r[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \product_r_reg[15]_2\,
      I3 => \prod_raw_sign_nxt_c__0\(25),
      O => \product_r[15]_i_10_n_0\
    );
\product_r[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(24),
      I1 => \prod_raw_sign_nxt_c__0\(26),
      I2 => \prod_raw_sign_nxt_c__0\(30),
      I3 => \product_r_reg[15]_2\,
      I4 => \prod_raw_sign_nxt_c__0\(29),
      O => \product_r[15]_i_11_n_0\
    );
\product_r[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \prod_raw_sign_nxt_c__0\(16),
      I2 => \prod_raw_sign_nxt_c__0\(19),
      I3 => \product_r_reg[15]_2\,
      I4 => \prod_raw_sign_nxt_c__0\(18),
      O => \product_r[15]_i_12_n_0\
    );
\product_r[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \prod_raw_sign_nxt_c__0\(22),
      I2 => \prod_raw_sign_nxt_c__0\(21),
      I3 => \product_r_reg[15]_2\,
      I4 => \prod_raw_sign_nxt_c__0\(20),
      O => \product_r[15]_i_13_n_0\
    );
\product_r[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \product_r_reg[15]_2\,
      I3 => \prod_raw_sign_nxt_c__0\(25),
      O => \product_r[15]_i_14_n_0\
    );
\product_r[15]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(31),
      I1 => \product_r_reg[15]_2\,
      O => raw_prod_sign_bit_c
    );
\product_r[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \product_r_reg[15]_2\,
      I2 => \prod_raw_sign_nxt_c__0\(18),
      O => \product_r[15]_i_16_n_0\
    );
\product_r[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(19),
      I1 => \prod_raw_sign_nxt_c__0\(22),
      I2 => \prod_raw_sign_nxt_c__0\(16),
      I3 => \product_r_reg[15]_2\,
      I4 => \prod_raw_sign_nxt_c__0\(20),
      O => \product_r[15]_i_17_n_0\
    );
\product_r[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \product_r_reg[15]_2\,
      I2 => \prod_raw_sign_nxt_c__0\(21),
      O => \product_r[15]_i_18_n_0\
    );
\product_r[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080008888"
    )
        port map (
      I0 => \^b_fract_d_d_r\,
      I1 => \^a_fract_d_d_r\,
      I2 => \prod_raw_sign_nxt_c__0\(31),
      I3 => \product_r_reg[15]_2\,
      I4 => \product_r[15]_i_9_n_0\,
      I5 => \product_r[15]_i_10_n_0\,
      O => \product_r[15]_i_2__0_n_0\
    );
\product_r[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[15]_i_3_n_0\
    );
\product_r[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \prod_raw_sign_nxt_c__0\(25),
      I3 => \product_r[15]_i_11_n_0\,
      I4 => \product_r_reg[15]_2\,
      I5 => \prod_raw_sign_nxt_c__0\(31),
      O => \saturation_fix_neg_c__0\
    );
\product_r[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF70000"
    )
        port map (
      I0 => \product_r[15]_i_12_n_0\,
      I1 => \product_r[15]_i_13_n_0\,
      I2 => \product_r[15]_i_14_n_0\,
      I3 => \product_r[15]_i_11_n_0\,
      I4 => raw_prod_sign_bit_c,
      I5 => \product_r[7]_i_2_n_0\,
      O => \product_r[15]_i_5_n_0\
    );
\product_r[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^a_fract_d_d_r\,
      I1 => \^b_fract_d_d_r\,
      O => \^product_nxt_c1\
    );
\product_r[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \product_r[15]_i_16_n_0\,
      I1 => \product_r[15]_i_10_n_0\,
      I2 => \product_r[15]_i_9_n_0\,
      I3 => \product_r[15]_i_17_n_0\,
      I4 => \product_r[15]_i_18_n_0\,
      I5 => raw_prod_sign_bit_c,
      O => \saturation_int_pos_c__0\
    );
\product_r[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(24),
      I1 => \prod_raw_sign_nxt_c__0\(26),
      I2 => \prod_raw_sign_nxt_c__0\(30),
      I3 => \product_r_reg[15]_2\,
      I4 => \prod_raw_sign_nxt_c__0\(29),
      O => \product_r[15]_i_9_n_0\
    );
\product_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[9]_i_3_n_0\,
      I4 => \product_r[1]_i_2_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(1)
    );
\product_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(1),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[1]_i_2_n_0\
    );
\product_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[10]_i_3_n_0\,
      I4 => \product_r[2]_i_2_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(2)
    );
\product_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(2),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[2]_i_2_n_0\
    );
\product_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[11]_i_3_n_0\,
      I4 => \product_r[3]_i_2_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(3)
    );
\product_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(3),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[3]_i_2_n_0\
    );
\product_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[12]_i_3_n_0\,
      I4 => \product_r[4]_i_2_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(4)
    );
\product_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(4),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[4]_i_2_n_0\
    );
\product_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[13]_i_3_n_0\,
      I4 => \product_r[5]_i_2_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(5)
    );
\product_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(5),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[5]_i_2_n_0\
    );
\product_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[14]_i_4_n_0\,
      I4 => \product_r[6]_i_2_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(6)
    );
\product_r[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(6),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[6]_i_2_n_0\
    );
\product_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[7]_i_2_n_0\,
      I4 => \product_r[7]_i_3_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(7)
    );
\product_r[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(15),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[7]_i_2_n_0\
    );
\product_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(7),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[7]_i_3_n_0\
    );
\product_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[8]_i_2_n_0\,
      I4 => \product_r[8]_i_3_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(8)
    );
\product_r[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(16),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[8]_i_2_n_0\
    );
\product_r[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(8),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[8]_i_3_n_0\
    );
\product_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^product_nxt_c1\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2_n_0\,
      I3 => \product_r[9]_i_2_n_0\,
      I4 => \product_r[9]_i_3_n_0\,
      I5 => \product_r[14]_i_5_n_0\,
      O => product_nxt_c(9)
    );
\product_r[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[9]_i_2_n_0\
    );
\product_r[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(9),
      I1 => \product_r_reg[15]_2\,
      O => \product_r[9]_i_3_n_0\
    );
\product_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(0),
      Q => \^product_r_reg[15]_1\(0)
    );
\product_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(10),
      Q => \^product_r_reg[15]_1\(10)
    );
\product_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(11),
      Q => \^product_r_reg[15]_1\(11)
    );
\product_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(12),
      Q => \^product_r_reg[15]_1\(12)
    );
\product_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(13),
      Q => \^product_r_reg[15]_1\(13)
    );
\product_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(14),
      Q => \^product_r_reg[15]_1\(14)
    );
\product_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(15),
      Q => \^product_r_reg[15]_1\(15)
    );
\product_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(1),
      Q => \^product_r_reg[15]_1\(1)
    );
\product_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(2),
      Q => \^product_r_reg[15]_1\(2)
    );
\product_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(3),
      Q => \^product_r_reg[15]_1\(3)
    );
\product_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(4),
      Q => \^product_r_reg[15]_1\(4)
    );
\product_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(5),
      Q => \^product_r_reg[15]_1\(5)
    );
\product_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(6),
      Q => \^product_r_reg[15]_1\(6)
    );
\product_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(7),
      Q => \^product_r_reg[15]_1\(7)
    );
\product_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(8),
      Q => \^product_r_reg[15]_1\(8)
    );
\product_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \product_r_reg[15]_3\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(9),
      Q => \^product_r_reg[15]_1\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_2 is
  port (
    in_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    mul_stage_out_valid_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    \mul_n_a_r_reg[1][11]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][13]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][11]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][13]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fir_y_en_c : out STD_LOGIC;
    adaptation_processing_nxt_c3_in : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \product_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \product_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \product_r_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \product_r_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    adaptation_processing_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \product_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \product_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \product_r_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bram_clk_a : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rst_a : in STD_LOGIC;
    \product_r_reg[15]_1\ : in STD_LOGIC;
    \a_sign_r_reg[15]_0\ : in STD_LOGIC;
    \a_sign_r_reg[15]_1\ : in STD_LOGIC;
    act_input_bits : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_sign_r_reg[14]_0\ : in STD_LOGIC;
    \a_sign_r_reg[13]_0\ : in STD_LOGIC;
    \a_sign_r_reg[12]_0\ : in STD_LOGIC;
    \a_sign_r_reg[14]_1\ : in STD_LOGIC;
    \a_sign_r_reg[13]_1\ : in STD_LOGIC;
    \a_sign_r_reg[12]_1\ : in STD_LOGIC;
    \a_sign_r_reg[11]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_0\ : in STD_LOGIC;
    \a_sign_r_reg[9]_0\ : in STD_LOGIC;
    \a_sign_r_reg[8]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_1\ : in STD_LOGIC;
    \a_sign_r_reg[9]_1\ : in STD_LOGIC;
    \a_sign_r_reg[8]_1\ : in STD_LOGIC;
    \a_sign_r_reg[7]_0\ : in STD_LOGIC;
    \a_sign_r_reg[6]_0\ : in STD_LOGIC;
    \a_sign_r_reg[5]_0\ : in STD_LOGIC;
    \a_sign_r_reg[4]_0\ : in STD_LOGIC;
    \a_sign_r_reg[5]_1\ : in STD_LOGIC;
    \a_sign_r_reg[4]_1\ : in STD_LOGIC;
    \a_sign_r_reg[3]_0\ : in STD_LOGIC;
    \a_sign_r_reg[2]_0\ : in STD_LOGIC;
    \a_sign_r_reg[1]_0\ : in STD_LOGIC;
    \a_sign_r_reg[3]_1\ : in STD_LOGIC;
    \a_sign_r_reg[2]_1\ : in STD_LOGIC;
    \b_sign_r_reg[15]_0\ : in STD_LOGIC;
    \b_sign_r_reg[15]_1\ : in STD_LOGIC;
    \b_sign_r_reg[14]_0\ : in STD_LOGIC;
    \b_sign_r_reg[13]_0\ : in STD_LOGIC;
    \b_sign_r_reg[12]_0\ : in STD_LOGIC;
    \b_sign_r_reg[14]_1\ : in STD_LOGIC;
    \b_sign_r_reg[13]_1\ : in STD_LOGIC;
    \b_sign_r_reg[12]_1\ : in STD_LOGIC;
    \b_sign_r_reg[11]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_0\ : in STD_LOGIC;
    \b_sign_r_reg[9]_0\ : in STD_LOGIC;
    \b_sign_r_reg[8]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_1\ : in STD_LOGIC;
    \b_sign_r_reg[9]_1\ : in STD_LOGIC;
    \b_sign_r_reg[8]_1\ : in STD_LOGIC;
    \b_sign_r_reg[7]_0\ : in STD_LOGIC;
    \b_sign_r_reg[6]_0\ : in STD_LOGIC;
    \b_sign_r_reg[5]_0\ : in STD_LOGIC;
    \b_sign_r_reg[4]_0\ : in STD_LOGIC;
    \b_sign_r_reg[5]_1\ : in STD_LOGIC;
    \b_sign_r_reg[4]_1\ : in STD_LOGIC;
    \b_sign_r_reg[3]_0\ : in STD_LOGIC;
    \b_sign_r_reg[2]_0\ : in STD_LOGIC;
    \b_sign_r_reg[1]_0\ : in STD_LOGIC;
    \b_sign_r_reg[3]_1\ : in STD_LOGIC;
    \b_sign_r_reg[2]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_fir_filtration : in STD_LOGIC;
    \err_r_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_products_new_r : in STD_LOGIC;
    fir_processing_r_reg : in STD_LOGIC;
    fir_processing_r_reg_0 : in STD_LOGIC;
    fir_processing_r : in STD_LOGIC;
    start_filter_adaptation : in STD_LOGIC;
    adaptation_processing_r : in STD_LOGIC;
    \fir_y_nxt_c1__2_carry__2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \fir_y_nxt_c1__2_carry__2_i_5_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \fir_y_nxt_c1__2_carry__2_i_5_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    product_nxt_c1 : in STD_LOGIC;
    b_fract_d_d_r : in STD_LOGIC;
    a_fract_d_d_r : in STD_LOGIC;
    \a_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_2 : entity is "nlms_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_2 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal a_sign_nxt_c : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal a_sign_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \a_sign_r[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_sign_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_sign_r[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_sign_r[6]_i_3__0_n_0\ : STD_LOGIC;
  signal b_sign_nxt_c : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal b_sign_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \b_sign_r[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_sign_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_sign_r[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_sign_r[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \err_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \err_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \err_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \err_r[15]_i_6_n_0\ : STD_LOGIC;
  signal \err_r[15]_i_7_n_0\ : STD_LOGIC;
  signal \err_r[15]_i_8_n_0\ : STD_LOGIC;
  signal \err_r[15]_i_9_n_0\ : STD_LOGIC;
  signal \err_r_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \err_r_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \err_r_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_i_8_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_i_9_n_0\ : STD_LOGIC;
  signal \^in_type_res_stage_out_valid_r_reg_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][11]\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][11]\ : STD_LOGIC;
  signal \^mul_stage_out_valid_r_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out_type_res_stage_out_valid_r_reg_0\ : STD_LOGIC;
  signal \prod_raw_sign_nxt_c__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal product_nxt_c : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \product_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_15_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_8_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \product_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \product_r[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \product_r[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \^product_r_reg[10]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^product_r_reg[13]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^product_r_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^product_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal raw_prod_sign_bit_c : STD_LOGIC;
  signal \saturation_fix_neg_c__0\ : STD_LOGIC;
  signal \saturation_fix_pos_c__0\ : STD_LOGIC;
  signal \saturation_int_pos_c__0\ : STD_LOGIC;
  signal \NLW_err_r_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_prod_raw_sign_nxt_c_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_prod_raw_sign_nxt_c_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_sign_r[14]_i_3__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \a_sign_r[15]_i_2__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \a_sign_r[15]_i_3__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \a_sign_r[1]_i_2__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_sign_r[14]_i_3__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_sign_r[15]_i_2__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_sign_r[15]_i_3__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_sign_r[1]_i_2__0\ : label is "soft_lutpair29";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of prod_raw_sign_nxt_c : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \product_r[0]_i_3__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \product_r[10]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \product_r[10]_i_3__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \product_r[11]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \product_r[11]_i_3__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \product_r[12]_i_2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \product_r[12]_i_3__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \product_r[13]_i_2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \product_r[13]_i_3__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \product_r[14]_i_3__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \product_r[14]_i_4__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \product_r[15]_i_10__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \product_r[15]_i_11__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \product_r[15]_i_12__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \product_r[15]_i_13__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \product_r[15]_i_14__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \product_r[15]_i_15\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \product_r[15]_i_16__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \product_r[15]_i_3__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \product_r[15]_i_7__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \product_r[15]_i_8\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \product_r[15]_i_9__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \product_r[1]_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \product_r[2]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \product_r[3]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \product_r[4]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \product_r[5]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \product_r[6]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \product_r[7]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \product_r[7]_i_3__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \product_r[8]_i_2__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \product_r[8]_i_3__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \product_r[9]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \product_r[9]_i_3__0\ : label is "soft_lutpair35";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  in_type_res_stage_out_valid_r_reg_0 <= \^in_type_res_stage_out_valid_r_reg_0\;
  \mul_n_a_r_reg[1][11]\ <= \^mul_n_a_r_reg[1][11]\;
  \mul_n_b_r_reg[1][11]\ <= \^mul_n_b_r_reg[1][11]\;
  mul_stage_out_valid_r_reg_0(0) <= \^mul_stage_out_valid_r_reg_0\(0);
  out_type_res_stage_out_valid_r_reg_0 <= \^out_type_res_stage_out_valid_r_reg_0\;
  \product_r_reg[10]_0\(3 downto 0) <= \^product_r_reg[10]_0\(3 downto 0);
  \product_r_reg[13]_0\(2 downto 0) <= \^product_r_reg[13]_0\(2 downto 0);
  \product_r_reg[15]_0\(15 downto 0) <= \^product_r_reg[15]_0\(15 downto 0);
  \product_r_reg[6]_0\(3 downto 0) <= \^product_r_reg[6]_0\(3 downto 0);
\a_sign_r[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[10]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[10]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(10)
    );
\a_sign_r[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[11]_0\,
      I2 => act_input_bits(2),
      I3 => \^mul_n_a_r_reg[1][11]\,
      I4 => act_input_bits(3),
      I5 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(11)
    );
\a_sign_r[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \a_sign_r_reg[11]_0\,
      I1 => \a_sign_r_reg[10]_0\,
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[9]_0\,
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[8]_0\,
      O => \^mul_n_a_r_reg[1][11]\
    );
\a_sign_r[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[12]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[12]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(12)
    );
\a_sign_r[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[13]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[13]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(13)
    );
\a_sign_r[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[14]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(14)
    );
\a_sign_r[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \a_sign_r_reg[13]_0\,
      I1 => act_input_bits(0),
      I2 => \a_sign_r_reg[12]_0\,
      O => \mul_n_a_r_reg[1][13]\
    );
\a_sign_r[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r[15]_i_2__0_n_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(15)
    );
\a_sign_r[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a_sign_r[15]_i_4__0_n_0\,
      I1 => act_input_bits(2),
      I2 => \^mul_n_a_r_reg[1][11]\,
      O => \a_sign_r[15]_i_2__0_n_0\
    );
\a_sign_r[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a_sign_r[15]_i_5__0_n_0\,
      I1 => act_input_bits(2),
      I2 => \a_sign_r[6]_i_3__0_n_0\,
      O => \a_sign_r[15]_i_3__0_n_0\
    );
\a_sign_r[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[14]_0\,
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[13]_0\,
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[12]_0\,
      O => \a_sign_r[15]_i_4__0_n_0\
    );
\a_sign_r[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \a_sign_r_reg[7]_0\,
      I1 => \a_sign_r_reg[6]_0\,
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[5]_0\,
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[4]_0\,
      O => \a_sign_r[15]_i_5__0_n_0\
    );
\a_sign_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => act_input_bits(3),
      I2 => act_input_bits(2),
      I3 => \a_sign_r_reg[1]_0\,
      I4 => act_input_bits(1),
      I5 => \a_sign_r[1]_i_2__0_n_0\,
      O => a_sign_nxt_c(1)
    );
\a_sign_r[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \a_sign_r_reg[1]_0\,
      I1 => act_input_bits(0),
      I2 => \a_sign_r_reg[3]_1\,
      O => \a_sign_r[1]_i_2__0_n_0\
    );
\a_sign_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[2]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[2]_1\,
      O => a_sign_nxt_c(2)
    );
\a_sign_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => act_input_bits(3),
      I2 => \a_sign_r_reg[3]_0\,
      I3 => act_input_bits(2),
      I4 => \a_sign_r[6]_i_3__0_n_0\,
      O => a_sign_nxt_c(3)
    );
\a_sign_r[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[4]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[4]_1\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__0_n_0\,
      O => a_sign_nxt_c(4)
    );
\a_sign_r[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[5]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[5]_1\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__0_n_0\,
      O => a_sign_nxt_c(5)
    );
\a_sign_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[6]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r[6]_i_2__0_n_0\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__0_n_0\,
      O => a_sign_nxt_c(6)
    );
\a_sign_r[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B448B77"
    )
        port map (
      I0 => \a_sign_r_reg[6]_0\,
      I1 => act_input_bits(1),
      I2 => \a_sign_r_reg[5]_0\,
      I3 => act_input_bits(0),
      I4 => \a_sign_r_reg[4]_0\,
      O => \a_sign_r[6]_i_2__0_n_0\
    );
\a_sign_r[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \a_sign_r_reg[3]_0\,
      I1 => \a_sign_r_reg[2]_0\,
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[1]_0\,
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[3]_1\,
      O => \a_sign_r[6]_i_3__0_n_0\
    );
\a_sign_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_1\,
      I1 => \a_sign_r_reg[7]_0\,
      I2 => act_input_bits(3),
      I3 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(7)
    );
\a_sign_r[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[8]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[8]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(8)
    );
\a_sign_r[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[9]_0\,
      I1 => \a_sign_r_reg[15]_1\,
      I2 => \a_sign_r_reg[9]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__0_n_0\,
      O => a_sign_nxt_c(9)
    );
\a_sign_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \a_sign_r_reg[0]_0\(0),
      Q => a_sign_r(0)
    );
\a_sign_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(10),
      Q => a_sign_r(10)
    );
\a_sign_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(11),
      Q => a_sign_r(11)
    );
\a_sign_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(12),
      Q => a_sign_r(12)
    );
\a_sign_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(13),
      Q => a_sign_r(13)
    );
\a_sign_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(14),
      Q => a_sign_r(14)
    );
\a_sign_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(15),
      Q => a_sign_r(15)
    );
\a_sign_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(1),
      Q => a_sign_r(1)
    );
\a_sign_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(2),
      Q => a_sign_r(2)
    );
\a_sign_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(3),
      Q => a_sign_r(3)
    );
\a_sign_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(4),
      Q => a_sign_r(4)
    );
\a_sign_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(5),
      Q => a_sign_r(5)
    );
\a_sign_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(6),
      Q => a_sign_r(6)
    );
\a_sign_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(7),
      Q => a_sign_r(7)
    );
\a_sign_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(8),
      Q => a_sign_r(8)
    );
\a_sign_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(9),
      Q => a_sign_r(9)
    );
adaptation_processing_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBAAAAAAAA"
    )
        port map (
      I0 => start_filter_adaptation,
      I1 => prev_products_new_r,
      I2 => \^out_type_res_stage_out_valid_r_reg_0\,
      I3 => fir_processing_r_reg,
      I4 => fir_processing_r_reg_0,
      I5 => adaptation_processing_r,
      O => adaptation_processing_nxt_c3_in
    );
\b_sign_r[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[10]_0\,
      I1 => \b_sign_r_reg[15]_1\,
      I2 => \b_sign_r_reg[10]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(10)
    );
\b_sign_r[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \b_sign_r_reg[15]_1\,
      I1 => \b_sign_r_reg[11]_0\,
      I2 => act_input_bits(2),
      I3 => \^mul_n_b_r_reg[1][11]\,
      I4 => act_input_bits(3),
      I5 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(11)
    );
\b_sign_r[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \b_sign_r_reg[11]_0\,
      I1 => \b_sign_r_reg[10]_0\,
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[9]_0\,
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[8]_0\,
      O => \^mul_n_b_r_reg[1][11]\
    );
\b_sign_r[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[12]_0\,
      I1 => \b_sign_r_reg[15]_1\,
      I2 => \b_sign_r_reg[12]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(12)
    );
\b_sign_r[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[13]_0\,
      I1 => \b_sign_r_reg[15]_1\,
      I2 => \b_sign_r_reg[13]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(13)
    );
\b_sign_r[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\,
      I1 => \b_sign_r_reg[15]_1\,
      I2 => \b_sign_r_reg[14]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(14)
    );
\b_sign_r[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \b_sign_r_reg[13]_0\,
      I1 => act_input_bits(0),
      I2 => \b_sign_r_reg[12]_0\,
      O => \mul_n_b_r_reg[1][13]\
    );
\b_sign_r[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[15]_1\,
      I2 => \b_sign_r[15]_i_2__0_n_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(15)
    );
\b_sign_r[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b_sign_r[15]_i_4__0_n_0\,
      I1 => act_input_bits(2),
      I2 => \^mul_n_b_r_reg[1][11]\,
      O => \b_sign_r[15]_i_2__0_n_0\
    );
\b_sign_r[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b_sign_r[15]_i_5__0_n_0\,
      I1 => act_input_bits(2),
      I2 => \b_sign_r[6]_i_3__0_n_0\,
      O => \b_sign_r[15]_i_3__0_n_0\
    );
\b_sign_r[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[14]_0\,
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[13]_0\,
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[12]_0\,
      O => \b_sign_r[15]_i_4__0_n_0\
    );
\b_sign_r[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \b_sign_r_reg[7]_0\,
      I1 => \b_sign_r_reg[6]_0\,
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[5]_0\,
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[4]_0\,
      O => \b_sign_r[15]_i_5__0_n_0\
    );
\b_sign_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \b_sign_r_reg[15]_1\,
      I1 => act_input_bits(3),
      I2 => act_input_bits(2),
      I3 => \b_sign_r_reg[1]_0\,
      I4 => act_input_bits(1),
      I5 => \b_sign_r[1]_i_2__0_n_0\,
      O => b_sign_nxt_c(1)
    );
\b_sign_r[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \b_sign_r_reg[1]_0\,
      I1 => act_input_bits(0),
      I2 => \b_sign_r_reg[3]_1\,
      O => \b_sign_r[1]_i_2__0_n_0\
    );
\b_sign_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_1\,
      I1 => \b_sign_r_reg[2]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[2]_1\,
      O => b_sign_nxt_c(2)
    );
\b_sign_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \b_sign_r_reg[15]_1\,
      I1 => act_input_bits(3),
      I2 => \b_sign_r_reg[3]_0\,
      I3 => act_input_bits(2),
      I4 => \b_sign_r[6]_i_3__0_n_0\,
      O => b_sign_nxt_c(3)
    );
\b_sign_r[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_1\,
      I1 => \b_sign_r_reg[4]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[4]_1\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__0_n_0\,
      O => b_sign_nxt_c(4)
    );
\b_sign_r[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_1\,
      I1 => \b_sign_r_reg[5]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[5]_1\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__0_n_0\,
      O => b_sign_nxt_c(5)
    );
\b_sign_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_1\,
      I1 => \b_sign_r_reg[6]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r[6]_i_2__0_n_0\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__0_n_0\,
      O => b_sign_nxt_c(6)
    );
\b_sign_r[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B448B77"
    )
        port map (
      I0 => \b_sign_r_reg[6]_0\,
      I1 => act_input_bits(1),
      I2 => \b_sign_r_reg[5]_0\,
      I3 => act_input_bits(0),
      I4 => \b_sign_r_reg[4]_0\,
      O => \b_sign_r[6]_i_2__0_n_0\
    );
\b_sign_r[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \b_sign_r_reg[3]_0\,
      I1 => \b_sign_r_reg[2]_0\,
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[1]_0\,
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[3]_1\,
      O => \b_sign_r[6]_i_3__0_n_0\
    );
\b_sign_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_1\,
      I1 => \b_sign_r_reg[7]_0\,
      I2 => act_input_bits(3),
      I3 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(7)
    );
\b_sign_r[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[8]_0\,
      I1 => \b_sign_r_reg[15]_1\,
      I2 => \b_sign_r_reg[8]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(8)
    );
\b_sign_r[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[9]_0\,
      I1 => \b_sign_r_reg[15]_1\,
      I2 => \b_sign_r_reg[9]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__0_n_0\,
      O => b_sign_nxt_c(9)
    );
\b_sign_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \b_sign_r_reg[0]_0\(0),
      Q => b_sign_r(0)
    );
\b_sign_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(10),
      Q => b_sign_r(10)
    );
\b_sign_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(11),
      Q => b_sign_r(11)
    );
\b_sign_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(12),
      Q => b_sign_r(12)
    );
\b_sign_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(13),
      Q => b_sign_r(13)
    );
\b_sign_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(14),
      Q => b_sign_r(14)
    );
\b_sign_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(15),
      Q => b_sign_r(15)
    );
\b_sign_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(1),
      Q => b_sign_r(1)
    );
\b_sign_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(2),
      Q => b_sign_r(2)
    );
\b_sign_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(3),
      Q => b_sign_r(3)
    );
\b_sign_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(4),
      Q => b_sign_r(4)
    );
\b_sign_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(5),
      Q => b_sign_r(5)
    );
\b_sign_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(6),
      Q => b_sign_r(6)
    );
\b_sign_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(7),
      Q => b_sign_r(7)
    );
\b_sign_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(8),
      Q => b_sign_r(8)
    );
\b_sign_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(9),
      Q => b_sign_r(9)
    );
\err_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBAAAAAAAA"
    )
        port map (
      I0 => start_fir_filtration,
      I1 => prev_products_new_r,
      I2 => \^out_type_res_stage_out_valid_r_reg_0\,
      I3 => fir_processing_r_reg,
      I4 => fir_processing_r_reg_0,
      I5 => fir_processing_r,
      O => fir_y_en_c
    );
\err_r[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(2),
      I1 => start_fir_filtration,
      O => \err_r[15]_i_3_n_0\
    );
\err_r[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(1),
      I1 => start_fir_filtration,
      O => \err_r[15]_i_4_n_0\
    );
\err_r[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(0),
      I1 => start_fir_filtration,
      O => \err_r[15]_i_5_n_0\
    );
\err_r[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => O(3),
      I1 => Q(3),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[15]\(3),
      O => \err_r[15]_i_6_n_0\
    );
\err_r[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => O(2),
      I1 => Q(2),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[15]\(2),
      O => \err_r[15]_i_7_n_0\
    );
\err_r[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => O(1),
      I1 => Q(1),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[15]\(1),
      O => \err_r[15]_i_8_n_0\
    );
\err_r[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => O(0),
      I1 => Q(0),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[15]\(0),
      O => \err_r[15]_i_9_n_0\
    );
\err_r_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \NLW_err_r_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \err_r_reg[15]_i_2_n_1\,
      CO(1) => \err_r_reg[15]_i_2_n_2\,
      CO(0) => \err_r_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \err_r[15]_i_3_n_0\,
      DI(1) => \err_r[15]_i_4_n_0\,
      DI(0) => \err_r[15]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \err_r[15]_i_6_n_0\,
      S(2) => \err_r[15]_i_7_n_0\,
      S(1) => \err_r[15]_i_8_n_0\,
      S(0) => \err_r[15]_i_9_n_0\
    );
\fir_y_nxt_c1__2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(5),
      I1 => \fir_y_nxt_c1__2_carry__0_i_9_n_0\,
      I2 => \^product_r_reg[15]_0\(5),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(4),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(4),
      O => \^product_r_reg[6]_0\(3)
    );
\fir_y_nxt_c1__2_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(5),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(4),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(4),
      O => \fir_y_nxt_c1__2_carry__0_i_10_n_0\
    );
\fir_y_nxt_c1__2_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(4),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(3),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(3),
      O => \fir_y_nxt_c1__2_carry__0_i_11_n_0\
    );
\fir_y_nxt_c1__2_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(7),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(6),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(6),
      O => \fir_y_nxt_c1__2_carry__0_i_12_n_0\
    );
\fir_y_nxt_c1__2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(4),
      I1 => \fir_y_nxt_c1__2_carry__0_i_10_n_0\,
      I2 => \^product_r_reg[15]_0\(4),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(3),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(3),
      O => \^product_r_reg[6]_0\(2)
    );
\fir_y_nxt_c1__2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(3),
      I1 => \fir_y_nxt_c1__2_carry__0_i_11_n_0\,
      I2 => \^product_r_reg[15]_0\(3),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(2),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(2),
      O => \^product_r_reg[6]_0\(1)
    );
\fir_y_nxt_c1__2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(2),
      I1 => \fir_y_nxt_c1__2_carry_i_9_n_0\,
      I2 => \^product_r_reg[15]_0\(2),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(1),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(1),
      O => \^product_r_reg[6]_0\(0)
    );
\fir_y_nxt_c1__2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[6]_0\(3),
      I1 => \fir_y_nxt_c1__2_carry__0_i_12_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(6),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(5),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(5),
      I5 => \^product_r_reg[15]_0\(6),
      O => \product_r_reg[7]_0\(3)
    );
\fir_y_nxt_c1__2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[6]_0\(2),
      I1 => \fir_y_nxt_c1__2_carry__0_i_9_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(5),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(4),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(4),
      I5 => \^product_r_reg[15]_0\(5),
      O => \product_r_reg[7]_0\(2)
    );
\fir_y_nxt_c1__2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[6]_0\(1),
      I1 => \fir_y_nxt_c1__2_carry__0_i_10_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(4),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(3),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(3),
      I5 => \^product_r_reg[15]_0\(4),
      O => \product_r_reg[7]_0\(1)
    );
\fir_y_nxt_c1__2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[6]_0\(0),
      I1 => \fir_y_nxt_c1__2_carry__0_i_11_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(3),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(2),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(2),
      I5 => \^product_r_reg[15]_0\(3),
      O => \product_r_reg[7]_0\(0)
    );
\fir_y_nxt_c1__2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(6),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(5),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(5),
      O => \fir_y_nxt_c1__2_carry__0_i_9_n_0\
    );
\fir_y_nxt_c1__2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(9),
      I1 => \fir_y_nxt_c1__2_carry__1_i_9_n_0\,
      I2 => \^product_r_reg[15]_0\(9),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(8),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(8),
      O => \^product_r_reg[10]_0\(3)
    );
\fir_y_nxt_c1__2_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(9),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(8),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(8),
      O => \fir_y_nxt_c1__2_carry__1_i_10_n_0\
    );
\fir_y_nxt_c1__2_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(8),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(7),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(7),
      O => \fir_y_nxt_c1__2_carry__1_i_11_n_0\
    );
\fir_y_nxt_c1__2_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(11),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(10),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(10),
      O => \fir_y_nxt_c1__2_carry__1_i_12_n_0\
    );
\fir_y_nxt_c1__2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(8),
      I1 => \fir_y_nxt_c1__2_carry__1_i_10_n_0\,
      I2 => \^product_r_reg[15]_0\(8),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(7),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(7),
      O => \^product_r_reg[10]_0\(2)
    );
\fir_y_nxt_c1__2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(7),
      I1 => \fir_y_nxt_c1__2_carry__1_i_11_n_0\,
      I2 => \^product_r_reg[15]_0\(7),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(6),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(6),
      O => \^product_r_reg[10]_0\(1)
    );
\fir_y_nxt_c1__2_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(6),
      I1 => \fir_y_nxt_c1__2_carry__0_i_12_n_0\,
      I2 => \^product_r_reg[15]_0\(6),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(5),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(5),
      O => \^product_r_reg[10]_0\(0)
    );
\fir_y_nxt_c1__2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[10]_0\(3),
      I1 => \fir_y_nxt_c1__2_carry__1_i_12_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(10),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(9),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(9),
      I5 => \^product_r_reg[15]_0\(10),
      O => \product_r_reg[11]_0\(3)
    );
\fir_y_nxt_c1__2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[10]_0\(2),
      I1 => \fir_y_nxt_c1__2_carry__1_i_9_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(9),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(8),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(8),
      I5 => \^product_r_reg[15]_0\(9),
      O => \product_r_reg[11]_0\(2)
    );
\fir_y_nxt_c1__2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[10]_0\(1),
      I1 => \fir_y_nxt_c1__2_carry__1_i_10_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(8),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(7),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(7),
      I5 => \^product_r_reg[15]_0\(8),
      O => \product_r_reg[11]_0\(1)
    );
\fir_y_nxt_c1__2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[10]_0\(0),
      I1 => \fir_y_nxt_c1__2_carry__1_i_11_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(7),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(6),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(6),
      I5 => \^product_r_reg[15]_0\(7),
      O => \product_r_reg[11]_0\(0)
    );
\fir_y_nxt_c1__2_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(10),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(9),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(9),
      O => \fir_y_nxt_c1__2_carry__1_i_9_n_0\
    );
\fir_y_nxt_c1__2_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(12),
      I1 => \fir_y_nxt_c1__2_carry__2_i_8_n_0\,
      I2 => \^product_r_reg[15]_0\(12),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(11),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(11),
      O => \^product_r_reg[13]_0\(2)
    );
\fir_y_nxt_c1__2_carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(14),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(13),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(13),
      O => \fir_y_nxt_c1__2_carry__2_i_12_n_0\
    );
\fir_y_nxt_c1__2_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(11),
      I1 => \fir_y_nxt_c1__2_carry__2_i_9_n_0\,
      I2 => \^product_r_reg[15]_0\(11),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(10),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(10),
      O => \^product_r_reg[13]_0\(1)
    );
\fir_y_nxt_c1__2_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(10),
      I1 => \fir_y_nxt_c1__2_carry__1_i_12_n_0\,
      I2 => \^product_r_reg[15]_0\(10),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(9),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(9),
      O => \^product_r_reg[13]_0\(0)
    );
\fir_y_nxt_c1__2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[13]_0\(2),
      I1 => \fir_y_nxt_c1__2_carry__2_i_12_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(13),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(12),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(12),
      I5 => \^product_r_reg[15]_0\(13),
      O => S(2)
    );
\fir_y_nxt_c1__2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[13]_0\(1),
      I1 => \fir_y_nxt_c1__2_carry__2_i_8_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(12),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(11),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(11),
      I5 => \^product_r_reg[15]_0\(12),
      O => S(1)
    );
\fir_y_nxt_c1__2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^product_r_reg[13]_0\(0),
      I1 => \fir_y_nxt_c1__2_carry__2_i_9_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(11),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(10),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(10),
      I5 => \^product_r_reg[15]_0\(11),
      O => S(0)
    );
\fir_y_nxt_c1__2_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(13),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(12),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(12),
      O => \fir_y_nxt_c1__2_carry__2_i_8_n_0\
    );
\fir_y_nxt_c1__2_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(12),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(11),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(11),
      O => \fir_y_nxt_c1__2_carry__2_i_9_n_0\
    );
\fir_y_nxt_c1__2_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2\(1),
      I1 => \fir_y_nxt_c1__2_carry_i_8_n_0\,
      I2 => \^product_r_reg[15]_0\(1),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_0\(0),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_1\(0),
      O => \^di\(1)
    );
\fir_y_nxt_c1__2_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(1),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_0\(0),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_1\(0),
      I3 => \fir_y_nxt_c1__2_carry__2\(1),
      I4 => \fir_y_nxt_c1__2_carry_i_8_n_0\,
      O => \^di\(0)
    );
\fir_y_nxt_c1__2_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^di\(1),
      I1 => \fir_y_nxt_c1__2_carry_i_9_n_0\,
      I2 => \fir_y_nxt_c1__2_carry__2\(2),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(1),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(1),
      I5 => \^product_r_reg[15]_0\(2),
      O => \product_r_reg[3]_0\(1)
    );
\fir_y_nxt_c1__2_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_i_8_n_0\,
      I1 => \fir_y_nxt_c1__2_carry__2\(1),
      I2 => \^product_r_reg[15]_0\(1),
      I3 => \fir_y_nxt_c1__2_carry__2_i_5_1\(0),
      I4 => \fir_y_nxt_c1__2_carry__2_i_5_0\(0),
      I5 => \fir_y_nxt_c1__2_carry__2\(0),
      O => \product_r_reg[3]_0\(0)
    );
\fir_y_nxt_c1__2_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(2),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(1),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(1),
      O => \fir_y_nxt_c1__2_carry_i_8_n_0\
    );
\fir_y_nxt_c1__2_carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(3),
      I1 => \fir_y_nxt_c1__2_carry__2_i_5_1\(2),
      I2 => \fir_y_nxt_c1__2_carry__2_i_5_0\(2),
      O => \fir_y_nxt_c1__2_carry_i_9_n_0\
    );
\h_adapted_data_r[3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => adaptation_processing_r,
      I1 => start_filter_adaptation,
      I2 => \^out_type_res_stage_out_valid_r_reg_0\,
      I3 => fir_processing_r_reg,
      I4 => fir_processing_r_reg_0,
      O => adaptation_processing_r_reg(0)
    );
in_type_res_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => E(0),
      Q => \^in_type_res_stage_out_valid_r_reg_0\
    );
mul_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \^in_type_res_stage_out_valid_r_reg_0\,
      Q => \^mul_stage_out_valid_r_reg_0\(0)
    );
out_type_res_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \^mul_stage_out_valid_r_reg_0\(0),
      Q => \^out_type_res_stage_out_valid_r_reg_0\
    );
prod_raw_sign_nxt_c: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a_sign_r(15),
      A(28) => a_sign_r(15),
      A(27) => a_sign_r(15),
      A(26) => a_sign_r(15),
      A(25) => a_sign_r(15),
      A(24) => a_sign_r(15),
      A(23) => a_sign_r(15),
      A(22) => a_sign_r(15),
      A(21) => a_sign_r(15),
      A(20) => a_sign_r(15),
      A(19) => a_sign_r(15),
      A(18) => a_sign_r(15),
      A(17) => a_sign_r(15),
      A(16) => a_sign_r(15),
      A(15 downto 0) => a_sign_r(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_prod_raw_sign_nxt_c_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b_sign_r(15),
      B(16) => b_sign_r(15),
      B(15 downto 0) => b_sign_r(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_prod_raw_sign_nxt_c_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_prod_raw_sign_nxt_c_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_prod_raw_sign_nxt_c_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^in_type_res_stage_out_valid_r_reg_0\,
      CLK => bram_clk_a,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_prod_raw_sign_nxt_c_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_prod_raw_sign_nxt_c_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_prod_raw_sign_nxt_c_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \prod_raw_sign_nxt_c__0\(31 downto 0),
      PATTERNBDETECT => NLW_prod_raw_sign_nxt_c_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_prod_raw_sign_nxt_c_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_prod_raw_sign_nxt_c_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_prod_raw_sign_nxt_c_UNDERFLOW_UNCONNECTED
    );
\product_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEAEAEA"
    )
        port map (
      I0 => \product_r[0]_i_2__0_n_0\,
      I1 => \product_r[14]_i_5__0_n_0\,
      I2 => \product_r[0]_i_3__0_n_0\,
      I3 => \saturation_int_pos_c__0\,
      I4 => product_nxt_c1,
      I5 => \saturation_fix_pos_c__0\,
      O => product_nxt_c(0)
    );
\product_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004004400"
    )
        port map (
      I0 => product_nxt_c1,
      I1 => \prod_raw_sign_nxt_c__0\(8),
      I2 => \prod_raw_sign_nxt_c__0\(31),
      I3 => \product_r_reg[15]_1\,
      I4 => \product_r[15]_i_9__0_n_0\,
      I5 => \product_r[15]_i_12__0_n_0\,
      O => \product_r[0]_i_2__0_n_0\
    );
\product_r[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(0),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[0]_i_3__0_n_0\
    );
\product_r[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FFFEFF00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \prod_raw_sign_nxt_c__0\(25),
      I3 => \product_r[15]_i_7__0_n_0\,
      I4 => \product_r_reg[15]_1\,
      I5 => \prod_raw_sign_nxt_c__0\(31),
      O => \saturation_fix_pos_c__0\
    );
\product_r[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[10]_i_2__0_n_0\,
      I4 => \product_r[10]_i_3__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(10)
    );
\product_r[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(18),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[10]_i_2__0_n_0\
    );
\product_r[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(10),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[10]_i_3__0_n_0\
    );
\product_r[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[11]_i_2__0_n_0\,
      I4 => \product_r[11]_i_3__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(11)
    );
\product_r[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(19),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[11]_i_2__0_n_0\
    );
\product_r[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(11),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[11]_i_3__0_n_0\
    );
\product_r[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[12]_i_2__0_n_0\,
      I4 => \product_r[12]_i_3__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(12)
    );
\product_r[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(20),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[12]_i_2__0_n_0\
    );
\product_r[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(12),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[12]_i_3__0_n_0\
    );
\product_r[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[13]_i_2__0_n_0\,
      I4 => \product_r[13]_i_3__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(13)
    );
\product_r[13]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(21),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[13]_i_2__0_n_0\
    );
\product_r[13]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(13),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[13]_i_3__0_n_0\
    );
\product_r[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[14]_i_3__0_n_0\,
      I4 => \product_r[14]_i_4__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(14)
    );
\product_r[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100015501"
    )
        port map (
      I0 => product_nxt_c1,
      I1 => \product_r[15]_i_8_n_0\,
      I2 => \product_r[15]_i_7__0_n_0\,
      I3 => raw_prod_sign_bit_c,
      I4 => \product_r[15]_i_9__0_n_0\,
      I5 => \product_r[15]_i_12__0_n_0\,
      O => \product_r[14]_i_2__0_n_0\
    );
\product_r[14]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(22),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[14]_i_3__0_n_0\
    );
\product_r[14]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(14),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[14]_i_4__0_n_0\
    );
\product_r[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAAAAAA"
    )
        port map (
      I0 => product_nxt_c1,
      I1 => \product_r[15]_i_10__0_n_0\,
      I2 => \product_r[15]_i_11__0_n_0\,
      I3 => \product_r[15]_i_12__0_n_0\,
      I4 => \product_r[15]_i_9__0_n_0\,
      I5 => raw_prod_sign_bit_c,
      O => \product_r[14]_i_5__0_n_0\
    );
\product_r[15]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \prod_raw_sign_nxt_c__0\(16),
      I2 => \prod_raw_sign_nxt_c__0\(19),
      I3 => \product_r_reg[15]_1\,
      I4 => \prod_raw_sign_nxt_c__0\(18),
      O => \product_r[15]_i_10__0_n_0\
    );
\product_r[15]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \prod_raw_sign_nxt_c__0\(22),
      I2 => \prod_raw_sign_nxt_c__0\(21),
      I3 => \product_r_reg[15]_1\,
      I4 => \prod_raw_sign_nxt_c__0\(20),
      O => \product_r[15]_i_11__0_n_0\
    );
\product_r[15]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \product_r_reg[15]_1\,
      I3 => \prod_raw_sign_nxt_c__0\(25),
      O => \product_r[15]_i_12__0_n_0\
    );
\product_r[15]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(31),
      I1 => \product_r_reg[15]_1\,
      O => raw_prod_sign_bit_c
    );
\product_r[15]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \product_r_reg[15]_1\,
      I2 => \prod_raw_sign_nxt_c__0\(18),
      O => \product_r[15]_i_14__0_n_0\
    );
\product_r[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(19),
      I1 => \prod_raw_sign_nxt_c__0\(22),
      I2 => \prod_raw_sign_nxt_c__0\(16),
      I3 => \product_r_reg[15]_1\,
      I4 => \prod_raw_sign_nxt_c__0\(20),
      O => \product_r[15]_i_15_n_0\
    );
\product_r[15]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \product_r_reg[15]_1\,
      I2 => \prod_raw_sign_nxt_c__0\(21),
      O => \product_r[15]_i_16__0_n_0\
    );
\product_r[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8FFA8A8A8"
    )
        port map (
      I0 => \product_r[15]_i_2_n_0\,
      I1 => \product_r[15]_i_3__0_n_0\,
      I2 => \saturation_fix_neg_c__0\,
      I3 => \product_r[15]_i_5__0_n_0\,
      I4 => product_nxt_c1,
      I5 => \saturation_int_pos_c__0\,
      O => product_nxt_c(15)
    );
\product_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F000000000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(31),
      I1 => \product_r_reg[15]_1\,
      I2 => \product_r[15]_i_7__0_n_0\,
      I3 => \product_r[15]_i_8_n_0\,
      I4 => b_fract_d_d_r,
      I5 => a_fract_d_d_r,
      O => \product_r[15]_i_2_n_0\
    );
\product_r[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[15]_i_3__0_n_0\
    );
\product_r[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \prod_raw_sign_nxt_c__0\(25),
      I3 => \product_r[15]_i_9__0_n_0\,
      I4 => \product_r_reg[15]_1\,
      I5 => \prod_raw_sign_nxt_c__0\(31),
      O => \saturation_fix_neg_c__0\
    );
\product_r[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF70000"
    )
        port map (
      I0 => \product_r[15]_i_10__0_n_0\,
      I1 => \product_r[15]_i_11__0_n_0\,
      I2 => \product_r[15]_i_12__0_n_0\,
      I3 => \product_r[15]_i_9__0_n_0\,
      I4 => raw_prod_sign_bit_c,
      I5 => \product_r[7]_i_2__0_n_0\,
      O => \product_r[15]_i_5__0_n_0\
    );
\product_r[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \product_r[15]_i_14__0_n_0\,
      I1 => \product_r[15]_i_8_n_0\,
      I2 => \product_r[15]_i_7__0_n_0\,
      I3 => \product_r[15]_i_15_n_0\,
      I4 => \product_r[15]_i_16__0_n_0\,
      I5 => raw_prod_sign_bit_c,
      O => \saturation_int_pos_c__0\
    );
\product_r[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(24),
      I1 => \prod_raw_sign_nxt_c__0\(26),
      I2 => \prod_raw_sign_nxt_c__0\(30),
      I3 => \product_r_reg[15]_1\,
      I4 => \prod_raw_sign_nxt_c__0\(29),
      O => \product_r[15]_i_7__0_n_0\
    );
\product_r[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \product_r_reg[15]_1\,
      I3 => \prod_raw_sign_nxt_c__0\(25),
      O => \product_r[15]_i_8_n_0\
    );
\product_r[15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(24),
      I1 => \prod_raw_sign_nxt_c__0\(26),
      I2 => \prod_raw_sign_nxt_c__0\(30),
      I3 => \product_r_reg[15]_1\,
      I4 => \prod_raw_sign_nxt_c__0\(29),
      O => \product_r[15]_i_9__0_n_0\
    );
\product_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[9]_i_3__0_n_0\,
      I4 => \product_r[1]_i_2__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(1)
    );
\product_r[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(1),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[1]_i_2__0_n_0\
    );
\product_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[10]_i_3__0_n_0\,
      I4 => \product_r[2]_i_2__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(2)
    );
\product_r[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(2),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[2]_i_2__0_n_0\
    );
\product_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[11]_i_3__0_n_0\,
      I4 => \product_r[3]_i_2__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(3)
    );
\product_r[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(3),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[3]_i_2__0_n_0\
    );
\product_r[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[12]_i_3__0_n_0\,
      I4 => \product_r[4]_i_2__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(4)
    );
\product_r[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(4),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[4]_i_2__0_n_0\
    );
\product_r[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[13]_i_3__0_n_0\,
      I4 => \product_r[5]_i_2__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(5)
    );
\product_r[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(5),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[5]_i_2__0_n_0\
    );
\product_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[14]_i_4__0_n_0\,
      I4 => \product_r[6]_i_2__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(6)
    );
\product_r[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(6),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[6]_i_2__0_n_0\
    );
\product_r[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[7]_i_2__0_n_0\,
      I4 => \product_r[7]_i_3__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(7)
    );
\product_r[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(15),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[7]_i_2__0_n_0\
    );
\product_r[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(7),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[7]_i_3__0_n_0\
    );
\product_r[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[8]_i_2__0_n_0\,
      I4 => \product_r[8]_i_3__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(8)
    );
\product_r[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(16),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[8]_i_2__0_n_0\
    );
\product_r[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(8),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[8]_i_3__0_n_0\
    );
\product_r[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \saturation_int_pos_c__0\,
      I1 => product_nxt_c1,
      I2 => \product_r[14]_i_2__0_n_0\,
      I3 => \product_r[9]_i_2__0_n_0\,
      I4 => \product_r[9]_i_3__0_n_0\,
      I5 => \product_r[14]_i_5__0_n_0\,
      O => product_nxt_c(9)
    );
\product_r[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[9]_i_2__0_n_0\
    );
\product_r[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(9),
      I1 => \product_r_reg[15]_1\,
      O => \product_r[9]_i_3__0_n_0\
    );
\product_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(0),
      Q => \^product_r_reg[15]_0\(0)
    );
\product_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(10),
      Q => \^product_r_reg[15]_0\(10)
    );
\product_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(11),
      Q => \^product_r_reg[15]_0\(11)
    );
\product_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(12),
      Q => \^product_r_reg[15]_0\(12)
    );
\product_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(13),
      Q => \^product_r_reg[15]_0\(13)
    );
\product_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(14),
      Q => \^product_r_reg[15]_0\(14)
    );
\product_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(15),
      Q => \^product_r_reg[15]_0\(15)
    );
\product_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(1),
      Q => \^product_r_reg[15]_0\(1)
    );
\product_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(2),
      Q => \^product_r_reg[15]_0\(2)
    );
\product_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(3),
      Q => \^product_r_reg[15]_0\(3)
    );
\product_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(4),
      Q => \^product_r_reg[15]_0\(4)
    );
\product_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(5),
      Q => \^product_r_reg[15]_0\(5)
    );
\product_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(6),
      Q => \^product_r_reg[15]_0\(6)
    );
\product_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(7),
      Q => \^product_r_reg[15]_0\(7)
    );
\product_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(8),
      Q => \^product_r_reg[15]_0\(8)
    );
\product_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \^mul_stage_out_valid_r_reg_0\(0),
      CLR => bram_rst_a,
      D => product_nxt_c(9),
      Q => \^product_r_reg[15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_3 is
  port (
    out_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    in_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    \continue_fetching_c__1\ : out STD_LOGIC;
    \mul_0_a_r_reg[11]\ : out STD_LOGIC;
    \mul_0_a_r_reg[13]\ : out STD_LOGIC;
    \mul_0_b_r_reg[11]\ : out STD_LOGIC;
    \mul_0_b_r_reg[13]\ : out STD_LOGIC;
    adaptation_coef_get_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    fir_processing_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    h_fetched_ready : out STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[2]\ : out STD_LOGIC;
    out_type_res_stage_out_valid_r_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_clk_a : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_0_b_fract_r : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    mul_0_a_fract_r : in STD_LOGIC;
    \product_r_reg[15]_i_8__0\ : in STD_LOGIC;
    h_fetched_valid : in STD_LOGIC;
    \out_val_data_r_reg[15]\ : in STD_LOGIC;
    \out_val_data_r_reg[15]_0\ : in STD_LOGIC;
    filter_adaptation_r : in STD_LOGIC;
    mul_0_a_r : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \a_sign_r_reg[15]_0\ : in STD_LOGIC;
    act_input_bits : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_sign_r_reg[14]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \a_sign_r_reg[14]_1\ : in STD_LOGIC;
    \a_sign_r_reg[13]_0\ : in STD_LOGIC;
    \a_sign_r_reg[12]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_0\ : in STD_LOGIC;
    \a_sign_r_reg[9]_0\ : in STD_LOGIC;
    \a_sign_r_reg[8]_0\ : in STD_LOGIC;
    \a_sign_r_reg[5]_0\ : in STD_LOGIC;
    \a_sign_r_reg[4]_0\ : in STD_LOGIC;
    \a_sign_r_reg[2]_0\ : in STD_LOGIC;
    mul_0_b_r : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \b_sign_r_reg[15]_0\ : in STD_LOGIC;
    \b_sign_r_reg[14]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \b_sign_r_reg[14]_1\ : in STD_LOGIC;
    \b_sign_r_reg[13]_0\ : in STD_LOGIC;
    \b_sign_r_reg[12]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_0\ : in STD_LOGIC;
    \b_sign_r_reg[9]_0\ : in STD_LOGIC;
    \b_sign_r_reg[8]_0\ : in STD_LOGIC;
    \b_sign_r_reg[5]_0\ : in STD_LOGIC;
    \b_sign_r_reg[4]_0\ : in STD_LOGIC;
    \b_sign_r_reg[2]_0\ : in STD_LOGIC;
    adaptation_coef_get_r_reg_0 : in STD_LOGIC;
    fir_processing_r : in STD_LOGIC;
    prev_products_new_r : in STD_LOGIC;
    adaptation_coef_get_r_reg_1 : in STD_LOGIC;
    start_filter_adaptation : in STD_LOGIC;
    adaptation_coef_valid : in STD_LOGIC;
    \a_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_3 : entity is "nlms_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_3 is
  signal a_fract_d_d_r : STD_LOGIC;
  signal a_fract_d_d_r_i_1_n_0 : STD_LOGIC;
  signal a_fract_d_r : STD_LOGIC;
  signal a_sign_nxt_c : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal a_sign_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \a_sign_r[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_sign_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_sign_r[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_sign_r[6]_i_3__1_n_0\ : STD_LOGIC;
  signal b_fract_d_d_r : STD_LOGIC;
  signal b_fract_d_d_r_i_1_n_0 : STD_LOGIC;
  signal b_fract_d_r : STD_LOGIC;
  signal b_sign_nxt_c : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal b_sign_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \b_sign_r[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_sign_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_sign_r[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_sign_r[6]_i_3__1_n_0\ : STD_LOGIC;
  signal in_type_res_stage_out_valid_r : STD_LOGIC;
  signal \^mul_0_a_r_reg[11]\ : STD_LOGIC;
  signal \^mul_0_b_r_reg[11]\ : STD_LOGIC;
  signal mul_stage_out_valid_r : STD_LOGIC;
  signal \^out_type_res_stage_out_valid_r_reg_0\ : STD_LOGIC;
  signal \prod_raw_sign_nxt_c__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal product_nxt_c : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \product_nxt_c1__2\ : STD_LOGIC;
  signal \product_r[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_16__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \product_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \product_r[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \product_r[9]_i_3__1_n_0\ : STD_LOGIC;
  signal raw_prod_sign_bit_c : STD_LOGIC;
  signal \saturation_fix_neg_c__0\ : STD_LOGIC;
  signal \saturation_fix_pos_c__0\ : STD_LOGIC;
  signal \saturation_int_pos_c__0\ : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_prod_raw_sign_nxt_c_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of a_fract_d_d_r_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \a_sign_r[14]_i_3__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \a_sign_r[15]_i_2__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \a_sign_r[15]_i_3__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \a_sign_r[1]_i_2__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \adaptation_coef_r[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of adaptation_coef_valid_r_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of b_fract_d_d_r_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \b_sign_r[14]_i_3__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \b_sign_r[15]_i_2__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \b_sign_r[15]_i_3__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \b_sign_r[1]_i_2__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of h_buff_re_d_r_i_2 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of prev_products_new_r_i_1 : label is "soft_lutpair42";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of prod_raw_sign_nxt_c : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \product_r[0]_i_3__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \product_r[10]_i_2__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \product_r[10]_i_3__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \product_r[11]_i_2__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \product_r[11]_i_3__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \product_r[12]_i_2__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \product_r[12]_i_3__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \product_r[13]_i_2__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \product_r[13]_i_3__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \product_r[14]_i_3__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \product_r[14]_i_4__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \product_r[15]_i_10__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \product_r[15]_i_11__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \product_r[15]_i_12__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \product_r[15]_i_13__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \product_r[15]_i_14__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \product_r[15]_i_15__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \product_r[15]_i_16__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \product_r[15]_i_17__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \product_r[15]_i_18__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \product_r[15]_i_19\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \product_r[15]_i_3__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \product_r[15]_i_6__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \product_r[15]_i_9__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \product_r[1]_i_2__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \product_r[2]_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \product_r[3]_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \product_r[4]_i_2__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \product_r[5]_i_2__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \product_r[6]_i_2__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \product_r[7]_i_2__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \product_r[7]_i_3__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \product_r[8]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \product_r[8]_i_3__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \product_r[9]_i_2__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \product_r[9]_i_3__1\ : label is "soft_lutpair60";
begin
  \mul_0_a_r_reg[11]\ <= \^mul_0_a_r_reg[11]\;
  \mul_0_b_r_reg[11]\ <= \^mul_0_b_r_reg[11]\;
  out_type_res_stage_out_valid_r_reg_0 <= \^out_type_res_stage_out_valid_r_reg_0\;
a_fract_d_d_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_fract_d_r,
      I1 => in_type_res_stage_out_valid_r,
      I2 => a_fract_d_d_r,
      O => a_fract_d_d_r_i_1_n_0
    );
a_fract_d_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => a_fract_d_d_r_i_1_n_0,
      Q => a_fract_d_d_r
    );
a_fract_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => mul_0_a_fract_r,
      Q => a_fract_d_r
    );
\a_sign_r[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(7),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[10]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(10)
    );
\a_sign_r[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => mul_0_a_r(3),
      I2 => act_input_bits(2),
      I3 => \^mul_0_a_r_reg[11]\,
      I4 => act_input_bits(3),
      I5 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(11)
    );
\a_sign_r[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_0_a_r(3),
      I1 => \a_sign_r_reg[14]_0\(7),
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[14]_0\(6),
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[14]_0\(5),
      O => \^mul_0_a_r_reg[11]\
    );
\a_sign_r[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(8),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[12]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(12)
    );
\a_sign_r[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(9),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[13]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(13)
    );
\a_sign_r[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(10),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[14]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(14)
    );
\a_sign_r[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(9),
      I1 => act_input_bits(0),
      I2 => \a_sign_r_reg[14]_0\(8),
      O => \mul_0_a_r_reg[13]\
    );
\a_sign_r[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_0_a_r(4),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r[15]_i_2__1_n_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(15)
    );
\a_sign_r[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a_sign_r[15]_i_4__1_n_0\,
      I1 => act_input_bits(2),
      I2 => \^mul_0_a_r_reg[11]\,
      O => \a_sign_r[15]_i_2__1_n_0\
    );
\a_sign_r[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a_sign_r[15]_i_5__1_n_0\,
      I1 => act_input_bits(2),
      I2 => \a_sign_r[6]_i_3__1_n_0\,
      O => \a_sign_r[15]_i_3__1_n_0\
    );
\a_sign_r[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_0_a_r(4),
      I1 => \a_sign_r_reg[14]_0\(10),
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[14]_0\(9),
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[14]_0\(8),
      O => \a_sign_r[15]_i_4__1_n_0\
    );
\a_sign_r[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_0_a_r(2),
      I1 => mul_0_a_r(1),
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[14]_0\(4),
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[14]_0\(3),
      O => \a_sign_r[15]_i_5__1_n_0\
    );
\a_sign_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => act_input_bits(3),
      I2 => act_input_bits(2),
      I3 => \a_sign_r_reg[14]_0\(1),
      I4 => act_input_bits(1),
      I5 => \a_sign_r[1]_i_2__1_n_0\,
      O => a_sign_nxt_c(1)
    );
\a_sign_r[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(1),
      I1 => act_input_bits(0),
      I2 => \a_sign_r_reg[14]_0\(0),
      O => \a_sign_r[1]_i_2__1_n_0\
    );
\a_sign_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[14]_0\(2),
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[2]_0\,
      O => a_sign_nxt_c(2)
    );
\a_sign_r[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => act_input_bits(3),
      I2 => mul_0_a_r(0),
      I3 => act_input_bits(2),
      I4 => \a_sign_r[6]_i_3__1_n_0\,
      O => a_sign_nxt_c(3)
    );
\a_sign_r[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[14]_0\(3),
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[4]_0\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__1_n_0\,
      O => a_sign_nxt_c(4)
    );
\a_sign_r[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[14]_0\(4),
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[5]_0\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__1_n_0\,
      O => a_sign_nxt_c(5)
    );
\a_sign_r[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => mul_0_a_r(1),
      I2 => act_input_bits(3),
      I3 => \a_sign_r[6]_i_2__1_n_0\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__1_n_0\,
      O => a_sign_nxt_c(6)
    );
\a_sign_r[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B448B77"
    )
        port map (
      I0 => mul_0_a_r(1),
      I1 => act_input_bits(1),
      I2 => \a_sign_r_reg[14]_0\(4),
      I3 => act_input_bits(0),
      I4 => \a_sign_r_reg[14]_0\(3),
      O => \a_sign_r[6]_i_2__1_n_0\
    );
\a_sign_r[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_0_a_r(0),
      I1 => \a_sign_r_reg[14]_0\(2),
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[14]_0\(1),
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[14]_0\(0),
      O => \a_sign_r[6]_i_3__1_n_0\
    );
\a_sign_r[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => mul_0_a_r(2),
      I2 => act_input_bits(3),
      I3 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(7)
    );
\a_sign_r[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(5),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[8]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(8)
    );
\a_sign_r[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(6),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[9]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__1_n_0\,
      O => a_sign_nxt_c(9)
    );
\a_sign_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \a_sign_r_reg[0]_0\(0),
      Q => a_sign_r(0)
    );
\a_sign_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(10),
      Q => a_sign_r(10)
    );
\a_sign_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(11),
      Q => a_sign_r(11)
    );
\a_sign_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(12),
      Q => a_sign_r(12)
    );
\a_sign_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(13),
      Q => a_sign_r(13)
    );
\a_sign_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(14),
      Q => a_sign_r(14)
    );
\a_sign_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(15),
      Q => a_sign_r(15)
    );
\a_sign_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(1),
      Q => a_sign_r(1)
    );
\a_sign_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(2),
      Q => a_sign_r(2)
    );
\a_sign_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(3),
      Q => a_sign_r(3)
    );
\a_sign_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(4),
      Q => a_sign_r(4)
    );
\a_sign_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(5),
      Q => a_sign_r(5)
    );
\a_sign_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(6),
      Q => a_sign_r(6)
    );
\a_sign_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(7),
      Q => a_sign_r(7)
    );
\a_sign_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(8),
      Q => a_sign_r(8)
    );
\a_sign_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(9),
      Q => a_sign_r(9)
    );
adaptation_coef_get_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => adaptation_coef_get_r_reg_1,
      I1 => \^out_type_res_stage_out_valid_r_reg_0\,
      I2 => adaptation_coef_get_r_reg_0,
      O => \FSM_onehot_muls_fsm_state_r_reg[2]\
    );
\adaptation_coef_r[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adaptation_coef_get_r_reg_0,
      I1 => \^out_type_res_stage_out_valid_r_reg_0\,
      O => adaptation_coef_get_r_reg(0)
    );
adaptation_coef_valid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^out_type_res_stage_out_valid_r_reg_0\,
      I1 => adaptation_coef_get_r_reg_0,
      I2 => start_filter_adaptation,
      I3 => adaptation_coef_valid,
      O => out_type_res_stage_out_valid_r_reg_1
    );
b_fract_d_d_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => b_fract_d_r,
      I1 => in_type_res_stage_out_valid_r,
      I2 => b_fract_d_d_r,
      O => b_fract_d_d_r_i_1_n_0
    );
b_fract_d_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => b_fract_d_d_r_i_1_n_0,
      Q => b_fract_d_d_r
    );
b_fract_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => mul_0_b_fract_r,
      Q => b_fract_d_r
    );
\b_sign_r[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(7),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[10]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(10)
    );
\b_sign_r[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => mul_0_b_r(3),
      I2 => act_input_bits(2),
      I3 => \^mul_0_b_r_reg[11]\,
      I4 => act_input_bits(3),
      I5 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(11)
    );
\b_sign_r[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_0_b_r(3),
      I1 => \b_sign_r_reg[14]_0\(7),
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[14]_0\(6),
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[14]_0\(5),
      O => \^mul_0_b_r_reg[11]\
    );
\b_sign_r[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(8),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[12]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(12)
    );
\b_sign_r[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(9),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[13]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(13)
    );
\b_sign_r[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(10),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[14]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(14)
    );
\b_sign_r[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(9),
      I1 => act_input_bits(0),
      I2 => \b_sign_r_reg[14]_0\(8),
      O => \mul_0_b_r_reg[13]\
    );
\b_sign_r[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_0_b_r(4),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r[15]_i_2__1_n_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(15)
    );
\b_sign_r[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b_sign_r[15]_i_4__1_n_0\,
      I1 => act_input_bits(2),
      I2 => \^mul_0_b_r_reg[11]\,
      O => \b_sign_r[15]_i_2__1_n_0\
    );
\b_sign_r[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b_sign_r[15]_i_5__1_n_0\,
      I1 => act_input_bits(2),
      I2 => \b_sign_r[6]_i_3__1_n_0\,
      O => \b_sign_r[15]_i_3__1_n_0\
    );
\b_sign_r[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_0_b_r(4),
      I1 => \b_sign_r_reg[14]_0\(10),
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[14]_0\(9),
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[14]_0\(8),
      O => \b_sign_r[15]_i_4__1_n_0\
    );
\b_sign_r[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_0_b_r(2),
      I1 => mul_0_b_r(1),
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[14]_0\(4),
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[14]_0\(3),
      O => \b_sign_r[15]_i_5__1_n_0\
    );
\b_sign_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => act_input_bits(3),
      I2 => act_input_bits(2),
      I3 => \b_sign_r_reg[14]_0\(1),
      I4 => act_input_bits(1),
      I5 => \b_sign_r[1]_i_2__1_n_0\,
      O => b_sign_nxt_c(1)
    );
\b_sign_r[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(1),
      I1 => act_input_bits(0),
      I2 => \b_sign_r_reg[14]_0\(0),
      O => \b_sign_r[1]_i_2__1_n_0\
    );
\b_sign_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[14]_0\(2),
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[2]_0\,
      O => b_sign_nxt_c(2)
    );
\b_sign_r[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => act_input_bits(3),
      I2 => mul_0_b_r(0),
      I3 => act_input_bits(2),
      I4 => \b_sign_r[6]_i_3__1_n_0\,
      O => b_sign_nxt_c(3)
    );
\b_sign_r[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[14]_0\(3),
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[4]_0\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__1_n_0\,
      O => b_sign_nxt_c(4)
    );
\b_sign_r[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[14]_0\(4),
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[5]_0\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__1_n_0\,
      O => b_sign_nxt_c(5)
    );
\b_sign_r[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => mul_0_b_r(1),
      I2 => act_input_bits(3),
      I3 => \b_sign_r[6]_i_2__1_n_0\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__1_n_0\,
      O => b_sign_nxt_c(6)
    );
\b_sign_r[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B448B77"
    )
        port map (
      I0 => mul_0_b_r(1),
      I1 => act_input_bits(1),
      I2 => \b_sign_r_reg[14]_0\(4),
      I3 => act_input_bits(0),
      I4 => \b_sign_r_reg[14]_0\(3),
      O => \b_sign_r[6]_i_2__1_n_0\
    );
\b_sign_r[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_0_b_r(0),
      I1 => \b_sign_r_reg[14]_0\(2),
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[14]_0\(1),
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[14]_0\(0),
      O => \b_sign_r[6]_i_3__1_n_0\
    );
\b_sign_r[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => mul_0_b_r(2),
      I2 => act_input_bits(3),
      I3 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(7)
    );
\b_sign_r[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(5),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[8]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(8)
    );
\b_sign_r[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(6),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[9]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__1_n_0\,
      O => b_sign_nxt_c(9)
    );
\b_sign_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \b_sign_r_reg[0]_0\(0),
      Q => b_sign_r(0)
    );
\b_sign_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(10),
      Q => b_sign_r(10)
    );
\b_sign_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(11),
      Q => b_sign_r(11)
    );
\b_sign_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(12),
      Q => b_sign_r(12)
    );
\b_sign_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(13),
      Q => b_sign_r(13)
    );
\b_sign_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(14),
      Q => b_sign_r(14)
    );
\b_sign_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(15),
      Q => b_sign_r(15)
    );
\b_sign_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(1),
      Q => b_sign_r(1)
    );
\b_sign_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(2),
      Q => b_sign_r(2)
    );
\b_sign_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(3),
      Q => b_sign_r(3)
    );
\b_sign_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(4),
      Q => b_sign_r(4)
    );
\b_sign_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(5),
      Q => b_sign_r(5)
    );
\b_sign_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(6),
      Q => b_sign_r(6)
    );
\b_sign_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(7),
      Q => b_sign_r(7)
    );
\b_sign_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(8),
      Q => b_sign_r(8)
    );
\b_sign_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(9),
      Q => b_sign_r(9)
    );
h_buff_re_d_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D555FFFF"
    )
        port map (
      I0 => h_fetched_valid,
      I1 => \^out_type_res_stage_out_valid_r_reg_0\,
      I2 => \out_val_data_r_reg[15]\,
      I3 => \out_val_data_r_reg[15]_0\,
      I4 => filter_adaptation_r,
      O => \continue_fetching_c__1\
    );
in_type_res_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => E(0),
      Q => in_type_res_stage_out_valid_r
    );
mul_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => in_type_res_stage_out_valid_r,
      Q => mul_stage_out_valid_r
    );
out_type_res_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_stage_out_valid_r,
      Q => \^out_type_res_stage_out_valid_r_reg_0\
    );
\out_val_data_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA0000"
    )
        port map (
      I0 => fir_processing_r,
      I1 => \^out_type_res_stage_out_valid_r_reg_0\,
      I2 => \out_val_data_r_reg[15]\,
      I3 => \out_val_data_r_reg[15]_0\,
      I4 => prev_products_new_r,
      O => fir_processing_r_reg(0)
    );
prev_products_new_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^out_type_res_stage_out_valid_r_reg_0\,
      I1 => \out_val_data_r_reg[15]\,
      I2 => \out_val_data_r_reg[15]_0\,
      O => h_fetched_ready
    );
prod_raw_sign_nxt_c: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a_sign_r(15),
      A(28) => a_sign_r(15),
      A(27) => a_sign_r(15),
      A(26) => a_sign_r(15),
      A(25) => a_sign_r(15),
      A(24) => a_sign_r(15),
      A(23) => a_sign_r(15),
      A(22) => a_sign_r(15),
      A(21) => a_sign_r(15),
      A(20) => a_sign_r(15),
      A(19) => a_sign_r(15),
      A(18) => a_sign_r(15),
      A(17) => a_sign_r(15),
      A(16) => a_sign_r(15),
      A(15 downto 0) => a_sign_r(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_prod_raw_sign_nxt_c_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b_sign_r(15),
      B(16) => b_sign_r(15),
      B(15 downto 0) => b_sign_r(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_prod_raw_sign_nxt_c_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_prod_raw_sign_nxt_c_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_prod_raw_sign_nxt_c_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => in_type_res_stage_out_valid_r,
      CLK => bram_clk_a,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_prod_raw_sign_nxt_c_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_prod_raw_sign_nxt_c_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_prod_raw_sign_nxt_c_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \prod_raw_sign_nxt_c__0\(31 downto 0),
      PATTERNBDETECT => NLW_prod_raw_sign_nxt_c_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_prod_raw_sign_nxt_c_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_prod_raw_sign_nxt_c_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_prod_raw_sign_nxt_c_UNDERFLOW_UNCONNECTED
    );
\product_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFEAEAEA"
    )
        port map (
      I0 => \product_r[0]_i_2__1_n_0\,
      I1 => \product_r[14]_i_5__1_n_0\,
      I2 => \product_r[0]_i_3__1_n_0\,
      I3 => \product_nxt_c1__2\,
      I4 => \saturation_int_pos_c__0\,
      I5 => \saturation_fix_pos_c__0\,
      O => product_nxt_c(0)
    );
\product_r[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004004400"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \prod_raw_sign_nxt_c__0\(8),
      I2 => \prod_raw_sign_nxt_c__0\(31),
      I3 => \product_r_reg[15]_i_8__0\,
      I4 => \product_r[15]_i_11__1_n_0\,
      I5 => \product_r[15]_i_14__1_n_0\,
      O => \product_r[0]_i_2__1_n_0\
    );
\product_r[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(0),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[0]_i_3__1_n_0\
    );
\product_r[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FFFEFF00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \prod_raw_sign_nxt_c__0\(25),
      I3 => \product_r[15]_i_9__1_n_0\,
      I4 => \product_r_reg[15]_i_8__0\,
      I5 => \prod_raw_sign_nxt_c__0\(31),
      O => \saturation_fix_pos_c__0\
    );
\product_r[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[10]_i_2__1_n_0\,
      I4 => \product_r[10]_i_3__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(10)
    );
\product_r[10]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(18),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[10]_i_2__1_n_0\
    );
\product_r[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(10),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[10]_i_3__1_n_0\
    );
\product_r[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[11]_i_2__1_n_0\,
      I4 => \product_r[11]_i_3__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(11)
    );
\product_r[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(19),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[11]_i_2__1_n_0\
    );
\product_r[11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(11),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[11]_i_3__1_n_0\
    );
\product_r[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[12]_i_2__1_n_0\,
      I4 => \product_r[12]_i_3__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(12)
    );
\product_r[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(20),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[12]_i_2__1_n_0\
    );
\product_r[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(12),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[12]_i_3__1_n_0\
    );
\product_r[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[13]_i_2__1_n_0\,
      I4 => \product_r[13]_i_3__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(13)
    );
\product_r[13]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(21),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[13]_i_2__1_n_0\
    );
\product_r[13]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(13),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[13]_i_3__1_n_0\
    );
\product_r[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[14]_i_3__1_n_0\,
      I4 => \product_r[14]_i_4__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(14)
    );
\product_r[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010F01"
    )
        port map (
      I0 => \product_r[15]_i_10__1_n_0\,
      I1 => \product_r[15]_i_9__1_n_0\,
      I2 => \product_nxt_c1__2\,
      I3 => raw_prod_sign_bit_c,
      I4 => \product_r[15]_i_11__1_n_0\,
      I5 => \product_r[15]_i_14__1_n_0\,
      O => \product_r[14]_i_2__1_n_0\
    );
\product_r[14]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(22),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[14]_i_3__1_n_0\
    );
\product_r[14]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(14),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[14]_i_4__1_n_0\
    );
\product_r[14]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAAAAAA"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \product_r[15]_i_12__1_n_0\,
      I2 => \product_r[15]_i_13__0_n_0\,
      I3 => \product_r[15]_i_14__1_n_0\,
      I4 => \product_r[15]_i_11__1_n_0\,
      I5 => raw_prod_sign_bit_c,
      O => \product_r[14]_i_5__1_n_0\
    );
\product_r[15]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \product_r_reg[15]_i_8__0\,
      I3 => \prod_raw_sign_nxt_c__0\(25),
      O => \product_r[15]_i_10__1_n_0\
    );
\product_r[15]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(24),
      I1 => \prod_raw_sign_nxt_c__0\(26),
      I2 => \prod_raw_sign_nxt_c__0\(30),
      I3 => \product_r_reg[15]_i_8__0\,
      I4 => \prod_raw_sign_nxt_c__0\(29),
      O => \product_r[15]_i_11__1_n_0\
    );
\product_r[15]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \prod_raw_sign_nxt_c__0\(16),
      I2 => \prod_raw_sign_nxt_c__0\(19),
      I3 => \product_r_reg[15]_i_8__0\,
      I4 => \prod_raw_sign_nxt_c__0\(18),
      O => \product_r[15]_i_12__1_n_0\
    );
\product_r[15]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \prod_raw_sign_nxt_c__0\(22),
      I2 => \prod_raw_sign_nxt_c__0\(21),
      I3 => \product_r_reg[15]_i_8__0\,
      I4 => \prod_raw_sign_nxt_c__0\(20),
      O => \product_r[15]_i_13__0_n_0\
    );
\product_r[15]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \product_r_reg[15]_i_8__0\,
      I3 => \prod_raw_sign_nxt_c__0\(25),
      O => \product_r[15]_i_14__1_n_0\
    );
\product_r[15]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(31),
      I1 => \product_r_reg[15]_i_8__0\,
      O => raw_prod_sign_bit_c
    );
\product_r[15]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \product_r_reg[15]_i_8__0\,
      I2 => \prod_raw_sign_nxt_c__0\(18),
      O => \product_r[15]_i_16__1_n_0\
    );
\product_r[15]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(19),
      I1 => \prod_raw_sign_nxt_c__0\(22),
      I2 => \prod_raw_sign_nxt_c__0\(16),
      I3 => \product_r_reg[15]_i_8__0\,
      I4 => \prod_raw_sign_nxt_c__0\(20),
      O => \product_r[15]_i_17__0_n_0\
    );
\product_r[15]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \product_r_reg[15]_i_8__0\,
      I2 => \prod_raw_sign_nxt_c__0\(21),
      O => \product_r[15]_i_18__0_n_0\
    );
\product_r[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => in_type_res_stage_out_valid_r,
      I1 => \product_r_reg[15]_i_8__0\,
      O => in_type_res_stage_out_valid_r_reg_0
    );
\product_r[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8FFA8A8A8"
    )
        port map (
      I0 => \product_r[15]_i_2__1_n_0\,
      I1 => \product_r[15]_i_3__1_n_0\,
      I2 => \saturation_fix_neg_c__0\,
      I3 => \product_r[15]_i_5__1_n_0\,
      I4 => \product_nxt_c1__2\,
      I5 => \saturation_int_pos_c__0\,
      O => product_nxt_c(15)
    );
\product_r[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080008888"
    )
        port map (
      I0 => b_fract_d_d_r,
      I1 => a_fract_d_d_r,
      I2 => \prod_raw_sign_nxt_c__0\(31),
      I3 => \product_r_reg[15]_i_8__0\,
      I4 => \product_r[15]_i_9__1_n_0\,
      I5 => \product_r[15]_i_10__1_n_0\,
      O => \product_r[15]_i_2__1_n_0\
    );
\product_r[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[15]_i_3__1_n_0\
    );
\product_r[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \prod_raw_sign_nxt_c__0\(25),
      I3 => \product_r[15]_i_11__1_n_0\,
      I4 => \product_r_reg[15]_i_8__0\,
      I5 => \prod_raw_sign_nxt_c__0\(31),
      O => \saturation_fix_neg_c__0\
    );
\product_r[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF70000"
    )
        port map (
      I0 => \product_r[15]_i_12__1_n_0\,
      I1 => \product_r[15]_i_13__0_n_0\,
      I2 => \product_r[15]_i_14__1_n_0\,
      I3 => \product_r[15]_i_11__1_n_0\,
      I4 => raw_prod_sign_bit_c,
      I5 => \product_r[7]_i_2__1_n_0\,
      O => \product_r[15]_i_5__1_n_0\
    );
\product_r[15]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a_fract_d_d_r,
      I1 => b_fract_d_d_r,
      O => \product_nxt_c1__2\
    );
\product_r[15]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \product_r[15]_i_16__1_n_0\,
      I1 => \product_r[15]_i_10__1_n_0\,
      I2 => \product_r[15]_i_9__1_n_0\,
      I3 => \product_r[15]_i_17__0_n_0\,
      I4 => \product_r[15]_i_18__0_n_0\,
      I5 => raw_prod_sign_bit_c,
      O => \saturation_int_pos_c__0\
    );
\product_r[15]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(24),
      I1 => \prod_raw_sign_nxt_c__0\(26),
      I2 => \prod_raw_sign_nxt_c__0\(30),
      I3 => \product_r_reg[15]_i_8__0\,
      I4 => \prod_raw_sign_nxt_c__0\(29),
      O => \product_r[15]_i_9__1_n_0\
    );
\product_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[9]_i_3__1_n_0\,
      I4 => \product_r[1]_i_2__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(1)
    );
\product_r[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(1),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[1]_i_2__1_n_0\
    );
\product_r[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[10]_i_3__1_n_0\,
      I4 => \product_r[2]_i_2__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(2)
    );
\product_r[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(2),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[2]_i_2__1_n_0\
    );
\product_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[11]_i_3__1_n_0\,
      I4 => \product_r[3]_i_2__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(3)
    );
\product_r[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(3),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[3]_i_2__1_n_0\
    );
\product_r[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[12]_i_3__1_n_0\,
      I4 => \product_r[4]_i_2__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(4)
    );
\product_r[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(4),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[4]_i_2__1_n_0\
    );
\product_r[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[13]_i_3__1_n_0\,
      I4 => \product_r[5]_i_2__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(5)
    );
\product_r[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(5),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[5]_i_2__1_n_0\
    );
\product_r[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[14]_i_4__1_n_0\,
      I4 => \product_r[6]_i_2__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(6)
    );
\product_r[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(6),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[6]_i_2__1_n_0\
    );
\product_r[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[7]_i_2__1_n_0\,
      I4 => \product_r[7]_i_3__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(7)
    );
\product_r[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(15),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[7]_i_2__1_n_0\
    );
\product_r[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(7),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[7]_i_3__1_n_0\
    );
\product_r[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[8]_i_2__1_n_0\,
      I4 => \product_r[8]_i_3__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(8)
    );
\product_r[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(16),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[8]_i_2__1_n_0\
    );
\product_r[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(8),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[8]_i_3__1_n_0\
    );
\product_r[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__1_n_0\,
      I3 => \product_r[9]_i_2__1_n_0\,
      I4 => \product_r[9]_i_3__1_n_0\,
      I5 => \product_r[14]_i_5__1_n_0\,
      O => product_nxt_c(9)
    );
\product_r[9]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[9]_i_2__1_n_0\
    );
\product_r[9]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(9),
      I1 => \product_r_reg[15]_i_8__0\,
      O => \product_r[9]_i_3__1_n_0\
    );
\product_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(0),
      Q => Q(0)
    );
\product_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(10),
      Q => Q(10)
    );
\product_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(11),
      Q => Q(11)
    );
\product_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(12),
      Q => Q(12)
    );
\product_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(13),
      Q => Q(13)
    );
\product_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(14),
      Q => Q(14)
    );
\product_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(15),
      Q => Q(15)
    );
\product_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(1),
      Q => Q(1)
    );
\product_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(2),
      Q => Q(2)
    );
\product_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(3),
      Q => Q(3)
    );
\product_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(4),
      Q => Q(4)
    );
\product_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(5),
      Q => Q(5)
    );
\product_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(6),
      Q => Q(6)
    );
\product_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(7),
      Q => Q(7)
    );
\product_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(8),
      Q => Q(8)
    );
\product_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_4 is
  port (
    out_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    in_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    \mul_1_a_r_reg[11]\ : out STD_LOGIC;
    \mul_1_a_r_reg[13]\ : out STD_LOGIC;
    \mul_1_b_r_reg[11]\ : out STD_LOGIC;
    \mul_1_b_r_reg[13]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \product_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_clk_a : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_1_b_fract_r : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    mul_1_a_fract_r : in STD_LOGIC;
    \product_r_reg[15]_i_8__1\ : in STD_LOGIC;
    mul_1_a_r : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \a_sign_r_reg[15]_0\ : in STD_LOGIC;
    act_input_bits : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_sign_r_reg[14]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \a_sign_r_reg[14]_1\ : in STD_LOGIC;
    \a_sign_r_reg[13]_0\ : in STD_LOGIC;
    \a_sign_r_reg[12]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_0\ : in STD_LOGIC;
    \a_sign_r_reg[9]_0\ : in STD_LOGIC;
    \a_sign_r_reg[8]_0\ : in STD_LOGIC;
    \a_sign_r_reg[5]_0\ : in STD_LOGIC;
    \a_sign_r_reg[4]_0\ : in STD_LOGIC;
    \a_sign_r_reg[2]_0\ : in STD_LOGIC;
    mul_1_b_r : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \b_sign_r_reg[15]_0\ : in STD_LOGIC;
    \b_sign_r_reg[14]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \b_sign_r_reg[14]_1\ : in STD_LOGIC;
    \b_sign_r_reg[13]_0\ : in STD_LOGIC;
    \b_sign_r_reg[12]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_0\ : in STD_LOGIC;
    \b_sign_r_reg[9]_0\ : in STD_LOGIC;
    \b_sign_r_reg[8]_0\ : in STD_LOGIC;
    \b_sign_r_reg[5]_0\ : in STD_LOGIC;
    \b_sign_r_reg[4]_0\ : in STD_LOGIC;
    \b_sign_r_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fir_y_nxt_c1__2_carry__2\ : in STD_LOGIC;
    \fir_y_nxt_c1__2_carry__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fir_y_nxt_c1__2_carry__2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \a_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_4 : entity is "nlms_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_4 is
  signal a_fract_d_d_r : STD_LOGIC;
  signal \a_fract_d_d_r_i_1__0_n_0\ : STD_LOGIC;
  signal a_fract_d_r : STD_LOGIC;
  signal a_sign_nxt_c : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal a_sign_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \a_sign_r[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_sign_r[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_sign_r[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_sign_r[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_sign_r[6]_i_3__2_n_0\ : STD_LOGIC;
  signal b_fract_d_d_r : STD_LOGIC;
  signal \b_fract_d_d_r_i_1__0_n_0\ : STD_LOGIC;
  signal b_fract_d_r : STD_LOGIC;
  signal b_sign_nxt_c : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal b_sign_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \b_sign_r[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_sign_r[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_sign_r[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_sign_r[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_sign_r[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__2_i_10_n_0\ : STD_LOGIC;
  signal in_type_res_stage_out_valid_r : STD_LOGIC;
  signal \^mul_1_a_r_reg[11]\ : STD_LOGIC;
  signal \^mul_1_b_r_reg[11]\ : STD_LOGIC;
  signal mul_stage_out_valid_r : STD_LOGIC;
  signal \prod_raw_sign_nxt_c__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal product_nxt_c : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \product_nxt_c1__2\ : STD_LOGIC;
  signal \product_r[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \product_r[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_12__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_16__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_18__1_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \product_r[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \product_r[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \product_r[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \product_r[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \^product_r_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal raw_prod_sign_bit_c : STD_LOGIC;
  signal \saturation_fix_neg_c__0\ : STD_LOGIC;
  signal \saturation_fix_pos_c__0\ : STD_LOGIC;
  signal \saturation_int_pos_c__0\ : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_prod_raw_sign_nxt_c_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_prod_raw_sign_nxt_c_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_prod_raw_sign_nxt_c_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_fract_d_d_r_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \a_sign_r[14]_i_3__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \a_sign_r[15]_i_2__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \a_sign_r[15]_i_3__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \a_sign_r[1]_i_2__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \b_fract_d_d_r_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \b_sign_r[14]_i_3__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \b_sign_r[15]_i_2__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \b_sign_r[15]_i_3__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \b_sign_r[1]_i_2__2\ : label is "soft_lutpair75";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of prod_raw_sign_nxt_c : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \product_r[0]_i_3__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \product_r[10]_i_2__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \product_r[10]_i_3__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \product_r[11]_i_2__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \product_r[11]_i_3__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \product_r[12]_i_2__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \product_r[12]_i_3__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \product_r[13]_i_2__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \product_r[13]_i_3__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \product_r[14]_i_3__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \product_r[14]_i_4__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \product_r[15]_i_10__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \product_r[15]_i_11__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \product_r[15]_i_12__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \product_r[15]_i_13__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \product_r[15]_i_14__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \product_r[15]_i_15__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \product_r[15]_i_16__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \product_r[15]_i_17__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \product_r[15]_i_18__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \product_r[15]_i_19__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \product_r[15]_i_3__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \product_r[15]_i_6__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \product_r[15]_i_9__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \product_r[1]_i_2__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \product_r[2]_i_2__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \product_r[3]_i_2__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \product_r[4]_i_2__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \product_r[5]_i_2__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \product_r[6]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \product_r[7]_i_2__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \product_r[7]_i_3__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \product_r[8]_i_2__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \product_r[8]_i_3__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \product_r[9]_i_2__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \product_r[9]_i_3__2\ : label is "soft_lutpair83";
begin
  \mul_1_a_r_reg[11]\ <= \^mul_1_a_r_reg[11]\;
  \mul_1_b_r_reg[11]\ <= \^mul_1_b_r_reg[11]\;
  \product_r_reg[15]_0\(15 downto 0) <= \^product_r_reg[15]_0\(15 downto 0);
\a_fract_d_d_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_fract_d_r,
      I1 => in_type_res_stage_out_valid_r,
      I2 => a_fract_d_d_r,
      O => \a_fract_d_d_r_i_1__0_n_0\
    );
a_fract_d_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \a_fract_d_d_r_i_1__0_n_0\,
      Q => a_fract_d_d_r
    );
a_fract_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => mul_1_a_fract_r,
      Q => a_fract_d_r
    );
\a_sign_r[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(7),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[10]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(10)
    );
\a_sign_r[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => mul_1_a_r(3),
      I2 => act_input_bits(2),
      I3 => \^mul_1_a_r_reg[11]\,
      I4 => act_input_bits(3),
      I5 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(11)
    );
\a_sign_r[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_1_a_r(3),
      I1 => \a_sign_r_reg[14]_0\(7),
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[14]_0\(6),
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[14]_0\(5),
      O => \^mul_1_a_r_reg[11]\
    );
\a_sign_r[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(8),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[12]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(12)
    );
\a_sign_r[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(9),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[13]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(13)
    );
\a_sign_r[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(10),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[14]_1\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(14)
    );
\a_sign_r[14]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(9),
      I1 => act_input_bits(0),
      I2 => \a_sign_r_reg[14]_0\(8),
      O => \mul_1_a_r_reg[13]\
    );
\a_sign_r[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_1_a_r(4),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r[15]_i_2__2_n_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(15)
    );
\a_sign_r[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a_sign_r[15]_i_4__2_n_0\,
      I1 => act_input_bits(2),
      I2 => \^mul_1_a_r_reg[11]\,
      O => \a_sign_r[15]_i_2__2_n_0\
    );
\a_sign_r[15]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a_sign_r[15]_i_5__2_n_0\,
      I1 => act_input_bits(2),
      I2 => \a_sign_r[6]_i_3__2_n_0\,
      O => \a_sign_r[15]_i_3__2_n_0\
    );
\a_sign_r[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_1_a_r(4),
      I1 => \a_sign_r_reg[14]_0\(10),
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[14]_0\(9),
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[14]_0\(8),
      O => \a_sign_r[15]_i_4__2_n_0\
    );
\a_sign_r[15]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_1_a_r(2),
      I1 => mul_1_a_r(1),
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[14]_0\(4),
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[14]_0\(3),
      O => \a_sign_r[15]_i_5__2_n_0\
    );
\a_sign_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => act_input_bits(3),
      I2 => act_input_bits(2),
      I3 => \a_sign_r_reg[14]_0\(1),
      I4 => act_input_bits(1),
      I5 => \a_sign_r[1]_i_2__2_n_0\,
      O => a_sign_nxt_c(1)
    );
\a_sign_r[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(1),
      I1 => act_input_bits(0),
      I2 => \a_sign_r_reg[14]_0\(0),
      O => \a_sign_r[1]_i_2__2_n_0\
    );
\a_sign_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[14]_0\(2),
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[2]_0\,
      O => a_sign_nxt_c(2)
    );
\a_sign_r[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => act_input_bits(3),
      I2 => mul_1_a_r(0),
      I3 => act_input_bits(2),
      I4 => \a_sign_r[6]_i_3__2_n_0\,
      O => a_sign_nxt_c(3)
    );
\a_sign_r[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[14]_0\(3),
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[4]_0\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__2_n_0\,
      O => a_sign_nxt_c(4)
    );
\a_sign_r[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => \a_sign_r_reg[14]_0\(4),
      I2 => act_input_bits(3),
      I3 => \a_sign_r_reg[5]_0\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__2_n_0\,
      O => a_sign_nxt_c(5)
    );
\a_sign_r[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => mul_1_a_r(1),
      I2 => act_input_bits(3),
      I3 => \a_sign_r[6]_i_2__2_n_0\,
      I4 => act_input_bits(2),
      I5 => \a_sign_r[6]_i_3__2_n_0\,
      O => a_sign_nxt_c(6)
    );
\a_sign_r[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B448B77"
    )
        port map (
      I0 => mul_1_a_r(1),
      I1 => act_input_bits(1),
      I2 => \a_sign_r_reg[14]_0\(4),
      I3 => act_input_bits(0),
      I4 => \a_sign_r_reg[14]_0\(3),
      O => \a_sign_r[6]_i_2__2_n_0\
    );
\a_sign_r[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_1_a_r(0),
      I1 => \a_sign_r_reg[14]_0\(2),
      I2 => act_input_bits(1),
      I3 => \a_sign_r_reg[14]_0\(1),
      I4 => act_input_bits(0),
      I5 => \a_sign_r_reg[14]_0\(0),
      O => \a_sign_r[6]_i_3__2_n_0\
    );
\a_sign_r[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \a_sign_r_reg[15]_0\,
      I1 => mul_1_a_r(2),
      I2 => act_input_bits(3),
      I3 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(7)
    );
\a_sign_r[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(5),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[8]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(8)
    );
\a_sign_r[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \a_sign_r_reg[14]_0\(6),
      I1 => \a_sign_r_reg[15]_0\,
      I2 => \a_sign_r_reg[9]_0\,
      I3 => act_input_bits(3),
      I4 => \a_sign_r[15]_i_3__2_n_0\,
      O => a_sign_nxt_c(9)
    );
\a_sign_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \a_sign_r_reg[0]_0\(0),
      Q => a_sign_r(0)
    );
\a_sign_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(10),
      Q => a_sign_r(10)
    );
\a_sign_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(11),
      Q => a_sign_r(11)
    );
\a_sign_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(12),
      Q => a_sign_r(12)
    );
\a_sign_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(13),
      Q => a_sign_r(13)
    );
\a_sign_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(14),
      Q => a_sign_r(14)
    );
\a_sign_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(15),
      Q => a_sign_r(15)
    );
\a_sign_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(1),
      Q => a_sign_r(1)
    );
\a_sign_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(2),
      Q => a_sign_r(2)
    );
\a_sign_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(3),
      Q => a_sign_r(3)
    );
\a_sign_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(4),
      Q => a_sign_r(4)
    );
\a_sign_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(5),
      Q => a_sign_r(5)
    );
\a_sign_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(6),
      Q => a_sign_r(6)
    );
\a_sign_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(7),
      Q => a_sign_r(7)
    );
\a_sign_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(8),
      Q => a_sign_r(8)
    );
\a_sign_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => a_sign_nxt_c(9),
      Q => a_sign_r(9)
    );
\b_fract_d_d_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => b_fract_d_r,
      I1 => in_type_res_stage_out_valid_r,
      I2 => b_fract_d_d_r,
      O => \b_fract_d_d_r_i_1__0_n_0\
    );
b_fract_d_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \b_fract_d_d_r_i_1__0_n_0\,
      Q => b_fract_d_d_r
    );
b_fract_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => mul_1_b_fract_r,
      Q => b_fract_d_r
    );
\b_sign_r[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(7),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[10]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(10)
    );
\b_sign_r[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => mul_1_b_r(3),
      I2 => act_input_bits(2),
      I3 => \^mul_1_b_r_reg[11]\,
      I4 => act_input_bits(3),
      I5 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(11)
    );
\b_sign_r[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_1_b_r(3),
      I1 => \b_sign_r_reg[14]_0\(7),
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[14]_0\(6),
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[14]_0\(5),
      O => \^mul_1_b_r_reg[11]\
    );
\b_sign_r[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(8),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[12]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(12)
    );
\b_sign_r[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(9),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[13]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(13)
    );
\b_sign_r[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(10),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[14]_1\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(14)
    );
\b_sign_r[14]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(9),
      I1 => act_input_bits(0),
      I2 => \b_sign_r_reg[14]_0\(8),
      O => \mul_1_b_r_reg[13]\
    );
\b_sign_r[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mul_1_b_r(4),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r[15]_i_2__2_n_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(15)
    );
\b_sign_r[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b_sign_r[15]_i_4__2_n_0\,
      I1 => act_input_bits(2),
      I2 => \^mul_1_b_r_reg[11]\,
      O => \b_sign_r[15]_i_2__2_n_0\
    );
\b_sign_r[15]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \b_sign_r[15]_i_5__2_n_0\,
      I1 => act_input_bits(2),
      I2 => \b_sign_r[6]_i_3__2_n_0\,
      O => \b_sign_r[15]_i_3__2_n_0\
    );
\b_sign_r[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_1_b_r(4),
      I1 => \b_sign_r_reg[14]_0\(10),
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[14]_0\(9),
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[14]_0\(8),
      O => \b_sign_r[15]_i_4__2_n_0\
    );
\b_sign_r[15]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_1_b_r(2),
      I1 => mul_1_b_r(1),
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[14]_0\(4),
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[14]_0\(3),
      O => \b_sign_r[15]_i_5__2_n_0\
    );
\b_sign_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => act_input_bits(3),
      I2 => act_input_bits(2),
      I3 => \b_sign_r_reg[14]_0\(1),
      I4 => act_input_bits(1),
      I5 => \b_sign_r[1]_i_2__2_n_0\,
      O => b_sign_nxt_c(1)
    );
\b_sign_r[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(1),
      I1 => act_input_bits(0),
      I2 => \b_sign_r_reg[14]_0\(0),
      O => \b_sign_r[1]_i_2__2_n_0\
    );
\b_sign_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[14]_0\(2),
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[2]_0\,
      O => b_sign_nxt_c(2)
    );
\b_sign_r[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => act_input_bits(3),
      I2 => mul_1_b_r(0),
      I3 => act_input_bits(2),
      I4 => \b_sign_r[6]_i_3__2_n_0\,
      O => b_sign_nxt_c(3)
    );
\b_sign_r[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[14]_0\(3),
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[4]_0\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__2_n_0\,
      O => b_sign_nxt_c(4)
    );
\b_sign_r[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => \b_sign_r_reg[14]_0\(4),
      I2 => act_input_bits(3),
      I3 => \b_sign_r_reg[5]_0\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__2_n_0\,
      O => b_sign_nxt_c(5)
    );
\b_sign_r[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => mul_1_b_r(1),
      I2 => act_input_bits(3),
      I3 => \b_sign_r[6]_i_2__2_n_0\,
      I4 => act_input_bits(2),
      I5 => \b_sign_r[6]_i_3__2_n_0\,
      O => b_sign_nxt_c(6)
    );
\b_sign_r[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B448B77"
    )
        port map (
      I0 => mul_1_b_r(1),
      I1 => act_input_bits(1),
      I2 => \b_sign_r_reg[14]_0\(4),
      I3 => act_input_bits(0),
      I4 => \b_sign_r_reg[14]_0\(3),
      O => \b_sign_r[6]_i_2__2_n_0\
    );
\b_sign_r[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mul_1_b_r(0),
      I1 => \b_sign_r_reg[14]_0\(2),
      I2 => act_input_bits(1),
      I3 => \b_sign_r_reg[14]_0\(1),
      I4 => act_input_bits(0),
      I5 => \b_sign_r_reg[14]_0\(0),
      O => \b_sign_r[6]_i_3__2_n_0\
    );
\b_sign_r[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \b_sign_r_reg[15]_0\,
      I1 => mul_1_b_r(2),
      I2 => act_input_bits(3),
      I3 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(7)
    );
\b_sign_r[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(5),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[8]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(8)
    );
\b_sign_r[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \b_sign_r_reg[14]_0\(6),
      I1 => \b_sign_r_reg[15]_0\,
      I2 => \b_sign_r_reg[9]_0\,
      I3 => act_input_bits(3),
      I4 => \b_sign_r[15]_i_3__2_n_0\,
      O => b_sign_nxt_c(9)
    );
\b_sign_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => \b_sign_r_reg[0]_0\(0),
      Q => b_sign_r(0)
    );
\b_sign_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(10),
      Q => b_sign_r(10)
    );
\b_sign_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(11),
      Q => b_sign_r(11)
    );
\b_sign_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(12),
      Q => b_sign_r(12)
    );
\b_sign_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(13),
      Q => b_sign_r(13)
    );
\b_sign_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(14),
      Q => b_sign_r(14)
    );
\b_sign_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(15),
      Q => b_sign_r(15)
    );
\b_sign_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(1),
      Q => b_sign_r(1)
    );
\b_sign_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(2),
      Q => b_sign_r(2)
    );
\b_sign_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(3),
      Q => b_sign_r(3)
    );
\b_sign_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(4),
      Q => b_sign_r(4)
    );
\b_sign_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(5),
      Q => b_sign_r(5)
    );
\b_sign_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(6),
      Q => b_sign_r(6)
    );
\b_sign_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(7),
      Q => b_sign_r(7)
    );
\b_sign_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(8),
      Q => b_sign_r(8)
    );
\b_sign_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => E(0),
      CLR => bram_rst_a,
      D => b_sign_nxt_c(9),
      Q => b_sign_r(9)
    );
\fir_y_nxt_c1__2_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^product_r_reg[15]_0\(13),
      I1 => \fir_y_nxt_c1__2_carry__2_0\(0),
      I2 => \fir_y_nxt_c1__2_carry__2_1\(0),
      O => \fir_y_nxt_c1__2_carry__2_i_10_n_0\
    );
\fir_y_nxt_c1__2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__2_i_10_n_0\,
      I1 => D(0),
      I2 => \fir_y_nxt_c1__2_carry__2\,
      I3 => \^product_r_reg[15]_0\(14),
      I4 => \fir_y_nxt_c1__2_carry__2_0\(1),
      I5 => \fir_y_nxt_c1__2_carry__2_1\(1),
      O => S(0)
    );
in_type_res_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => E(0),
      Q => in_type_res_stage_out_valid_r
    );
mul_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => in_type_res_stage_out_valid_r,
      Q => mul_stage_out_valid_r
    );
out_type_res_stage_out_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_stage_out_valid_r,
      Q => out_type_res_stage_out_valid_r_reg_0
    );
prod_raw_sign_nxt_c: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a_sign_r(15),
      A(28) => a_sign_r(15),
      A(27) => a_sign_r(15),
      A(26) => a_sign_r(15),
      A(25) => a_sign_r(15),
      A(24) => a_sign_r(15),
      A(23) => a_sign_r(15),
      A(22) => a_sign_r(15),
      A(21) => a_sign_r(15),
      A(20) => a_sign_r(15),
      A(19) => a_sign_r(15),
      A(18) => a_sign_r(15),
      A(17) => a_sign_r(15),
      A(16) => a_sign_r(15),
      A(15 downto 0) => a_sign_r(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_prod_raw_sign_nxt_c_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b_sign_r(15),
      B(16) => b_sign_r(15),
      B(15 downto 0) => b_sign_r(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_prod_raw_sign_nxt_c_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_prod_raw_sign_nxt_c_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_prod_raw_sign_nxt_c_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => in_type_res_stage_out_valid_r,
      CLK => bram_clk_a,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_prod_raw_sign_nxt_c_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_prod_raw_sign_nxt_c_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_prod_raw_sign_nxt_c_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \prod_raw_sign_nxt_c__0\(31 downto 0),
      PATTERNBDETECT => NLW_prod_raw_sign_nxt_c_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_prod_raw_sign_nxt_c_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_prod_raw_sign_nxt_c_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_prod_raw_sign_nxt_c_UNDERFLOW_UNCONNECTED
    );
\product_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFEAEAEA"
    )
        port map (
      I0 => \product_r[0]_i_2__2_n_0\,
      I1 => \product_r[14]_i_5__2_n_0\,
      I2 => \product_r[0]_i_3__2_n_0\,
      I3 => \product_nxt_c1__2\,
      I4 => \saturation_int_pos_c__0\,
      I5 => \saturation_fix_pos_c__0\,
      O => product_nxt_c(0)
    );
\product_r[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004004400"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \prod_raw_sign_nxt_c__0\(8),
      I2 => \prod_raw_sign_nxt_c__0\(31),
      I3 => \product_r_reg[15]_i_8__1\,
      I4 => \product_r[15]_i_11__2_n_0\,
      I5 => \product_r[15]_i_14__2_n_0\,
      O => \product_r[0]_i_2__2_n_0\
    );
\product_r[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(0),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[0]_i_3__2_n_0\
    );
\product_r[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FFFEFF00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \prod_raw_sign_nxt_c__0\(25),
      I3 => \product_r[15]_i_9__2_n_0\,
      I4 => \product_r_reg[15]_i_8__1\,
      I5 => \prod_raw_sign_nxt_c__0\(31),
      O => \saturation_fix_pos_c__0\
    );
\product_r[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[10]_i_2__2_n_0\,
      I4 => \product_r[10]_i_3__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(10)
    );
\product_r[10]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(18),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[10]_i_2__2_n_0\
    );
\product_r[10]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(10),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[10]_i_3__2_n_0\
    );
\product_r[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[11]_i_2__2_n_0\,
      I4 => \product_r[11]_i_3__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(11)
    );
\product_r[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(19),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[11]_i_2__2_n_0\
    );
\product_r[11]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(11),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[11]_i_3__2_n_0\
    );
\product_r[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[12]_i_2__2_n_0\,
      I4 => \product_r[12]_i_3__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(12)
    );
\product_r[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(20),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[12]_i_2__2_n_0\
    );
\product_r[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(12),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[12]_i_3__2_n_0\
    );
\product_r[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[13]_i_2__2_n_0\,
      I4 => \product_r[13]_i_3__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(13)
    );
\product_r[13]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(21),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[13]_i_2__2_n_0\
    );
\product_r[13]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(13),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[13]_i_3__2_n_0\
    );
\product_r[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[14]_i_3__2_n_0\,
      I4 => \product_r[14]_i_4__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(14)
    );
\product_r[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010F01"
    )
        port map (
      I0 => \product_r[15]_i_10__2_n_0\,
      I1 => \product_r[15]_i_9__2_n_0\,
      I2 => \product_nxt_c1__2\,
      I3 => raw_prod_sign_bit_c,
      I4 => \product_r[15]_i_11__2_n_0\,
      I5 => \product_r[15]_i_14__2_n_0\,
      O => \product_r[14]_i_2__2_n_0\
    );
\product_r[14]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(22),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[14]_i_3__2_n_0\
    );
\product_r[14]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(14),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[14]_i_4__2_n_0\
    );
\product_r[14]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAAAAAA"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \product_r[15]_i_12__2_n_0\,
      I2 => \product_r[15]_i_13__1_n_0\,
      I3 => \product_r[15]_i_14__2_n_0\,
      I4 => \product_r[15]_i_11__2_n_0\,
      I5 => raw_prod_sign_bit_c,
      O => \product_r[14]_i_5__2_n_0\
    );
\product_r[15]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \product_r_reg[15]_i_8__1\,
      I3 => \prod_raw_sign_nxt_c__0\(25),
      O => \product_r[15]_i_10__2_n_0\
    );
\product_r[15]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(24),
      I1 => \prod_raw_sign_nxt_c__0\(26),
      I2 => \prod_raw_sign_nxt_c__0\(30),
      I3 => \product_r_reg[15]_i_8__1\,
      I4 => \prod_raw_sign_nxt_c__0\(29),
      O => \product_r[15]_i_11__2_n_0\
    );
\product_r[15]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \prod_raw_sign_nxt_c__0\(16),
      I2 => \prod_raw_sign_nxt_c__0\(19),
      I3 => \product_r_reg[15]_i_8__1\,
      I4 => \prod_raw_sign_nxt_c__0\(18),
      O => \product_r[15]_i_12__2_n_0\
    );
\product_r[15]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \prod_raw_sign_nxt_c__0\(22),
      I2 => \prod_raw_sign_nxt_c__0\(21),
      I3 => \product_r_reg[15]_i_8__1\,
      I4 => \prod_raw_sign_nxt_c__0\(20),
      O => \product_r[15]_i_13__1_n_0\
    );
\product_r[15]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \product_r_reg[15]_i_8__1\,
      I3 => \prod_raw_sign_nxt_c__0\(25),
      O => \product_r[15]_i_14__2_n_0\
    );
\product_r[15]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(31),
      I1 => \product_r_reg[15]_i_8__1\,
      O => raw_prod_sign_bit_c
    );
\product_r[15]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \product_r_reg[15]_i_8__1\,
      I2 => \prod_raw_sign_nxt_c__0\(18),
      O => \product_r[15]_i_16__2_n_0\
    );
\product_r[15]_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(19),
      I1 => \prod_raw_sign_nxt_c__0\(22),
      I2 => \prod_raw_sign_nxt_c__0\(16),
      I3 => \product_r_reg[15]_i_8__1\,
      I4 => \prod_raw_sign_nxt_c__0\(20),
      O => \product_r[15]_i_17__1_n_0\
    );
\product_r[15]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \product_r_reg[15]_i_8__1\,
      I2 => \prod_raw_sign_nxt_c__0\(21),
      O => \product_r[15]_i_18__1_n_0\
    );
\product_r[15]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => in_type_res_stage_out_valid_r,
      I1 => \product_r_reg[15]_i_8__1\,
      O => in_type_res_stage_out_valid_r_reg_0
    );
\product_r[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8FFA8A8A8"
    )
        port map (
      I0 => \product_r[15]_i_2__2_n_0\,
      I1 => \product_r[15]_i_3__2_n_0\,
      I2 => \saturation_fix_neg_c__0\,
      I3 => \product_r[15]_i_5__2_n_0\,
      I4 => \product_nxt_c1__2\,
      I5 => \saturation_int_pos_c__0\,
      O => product_nxt_c(15)
    );
\product_r[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080008888"
    )
        port map (
      I0 => b_fract_d_d_r,
      I1 => a_fract_d_d_r,
      I2 => \prod_raw_sign_nxt_c__0\(31),
      I3 => \product_r_reg[15]_i_8__1\,
      I4 => \product_r[15]_i_9__2_n_0\,
      I5 => \product_r[15]_i_10__2_n_0\,
      O => \product_r[15]_i_2__2_n_0\
    );
\product_r[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(23),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[15]_i_3__2_n_0\
    );
\product_r[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000000000"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(28),
      I1 => \prod_raw_sign_nxt_c__0\(27),
      I2 => \prod_raw_sign_nxt_c__0\(25),
      I3 => \product_r[15]_i_11__2_n_0\,
      I4 => \product_r_reg[15]_i_8__1\,
      I5 => \prod_raw_sign_nxt_c__0\(31),
      O => \saturation_fix_neg_c__0\
    );
\product_r[15]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF70000"
    )
        port map (
      I0 => \product_r[15]_i_12__2_n_0\,
      I1 => \product_r[15]_i_13__1_n_0\,
      I2 => \product_r[15]_i_14__2_n_0\,
      I3 => \product_r[15]_i_11__2_n_0\,
      I4 => raw_prod_sign_bit_c,
      I5 => \product_r[7]_i_2__2_n_0\,
      O => \product_r[15]_i_5__2_n_0\
    );
\product_r[15]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => a_fract_d_d_r,
      I1 => b_fract_d_d_r,
      O => \product_nxt_c1__2\
    );
\product_r[15]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \product_r[15]_i_16__2_n_0\,
      I1 => \product_r[15]_i_10__2_n_0\,
      I2 => \product_r[15]_i_9__2_n_0\,
      I3 => \product_r[15]_i_17__1_n_0\,
      I4 => \product_r[15]_i_18__1_n_0\,
      I5 => raw_prod_sign_bit_c,
      O => \saturation_int_pos_c__0\
    );
\product_r[15]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(24),
      I1 => \prod_raw_sign_nxt_c__0\(26),
      I2 => \prod_raw_sign_nxt_c__0\(30),
      I3 => \product_r_reg[15]_i_8__1\,
      I4 => \prod_raw_sign_nxt_c__0\(29),
      O => \product_r[15]_i_9__2_n_0\
    );
\product_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[9]_i_3__2_n_0\,
      I4 => \product_r[1]_i_2__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(1)
    );
\product_r[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(1),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[1]_i_2__2_n_0\
    );
\product_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[10]_i_3__2_n_0\,
      I4 => \product_r[2]_i_2__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(2)
    );
\product_r[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(2),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[2]_i_2__2_n_0\
    );
\product_r[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[11]_i_3__2_n_0\,
      I4 => \product_r[3]_i_2__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(3)
    );
\product_r[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(3),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[3]_i_2__2_n_0\
    );
\product_r[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[12]_i_3__2_n_0\,
      I4 => \product_r[4]_i_2__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(4)
    );
\product_r[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(4),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[4]_i_2__2_n_0\
    );
\product_r[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[13]_i_3__2_n_0\,
      I4 => \product_r[5]_i_2__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(5)
    );
\product_r[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(5),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[5]_i_2__2_n_0\
    );
\product_r[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[14]_i_4__2_n_0\,
      I4 => \product_r[6]_i_2__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(6)
    );
\product_r[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(6),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[6]_i_2__2_n_0\
    );
\product_r[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[7]_i_2__2_n_0\,
      I4 => \product_r[7]_i_3__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(7)
    );
\product_r[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(15),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[7]_i_2__2_n_0\
    );
\product_r[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(7),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[7]_i_3__2_n_0\
    );
\product_r[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[8]_i_2__2_n_0\,
      I4 => \product_r[8]_i_3__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(8)
    );
\product_r[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(16),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[8]_i_2__2_n_0\
    );
\product_r[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(8),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[8]_i_3__2_n_0\
    );
\product_r[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \product_nxt_c1__2\,
      I1 => \saturation_int_pos_c__0\,
      I2 => \product_r[14]_i_2__2_n_0\,
      I3 => \product_r[9]_i_2__2_n_0\,
      I4 => \product_r[9]_i_3__2_n_0\,
      I5 => \product_r[14]_i_5__2_n_0\,
      O => product_nxt_c(9)
    );
\product_r[9]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(17),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[9]_i_2__2_n_0\
    );
\product_r[9]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prod_raw_sign_nxt_c__0\(9),
      I1 => \product_r_reg[15]_i_8__1\,
      O => \product_r[9]_i_3__2_n_0\
    );
\product_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(0),
      Q => \^product_r_reg[15]_0\(0)
    );
\product_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(10),
      Q => \^product_r_reg[15]_0\(10)
    );
\product_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(11),
      Q => \^product_r_reg[15]_0\(11)
    );
\product_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(12),
      Q => \^product_r_reg[15]_0\(12)
    );
\product_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(13),
      Q => \^product_r_reg[15]_0\(13)
    );
\product_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(14),
      Q => \^product_r_reg[15]_0\(14)
    );
\product_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(15),
      Q => \^product_r_reg[15]_0\(15)
    );
\product_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(1),
      Q => \^product_r_reg[15]_0\(1)
    );
\product_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(2),
      Q => \^product_r_reg[15]_0\(2)
    );
\product_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(3),
      Q => \^product_r_reg[15]_0\(3)
    );
\product_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(4),
      Q => \^product_r_reg[15]_0\(4)
    );
\product_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(5),
      Q => \^product_r_reg[15]_0\(5)
    );
\product_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(6),
      Q => \^product_r_reg[15]_0\(6)
    );
\product_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(7),
      Q => \^product_r_reg[15]_0\(7)
    );
\product_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(8),
      Q => \^product_r_reg[15]_0\(8)
    );
\product_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => mul_stage_out_valid_r,
      CLR => bram_rst_a,
      D => product_nxt_c(9),
      Q => \^product_r_reg[15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_out_buff_write_manager is
  port (
    out_buff_we : out STD_LOGIC;
    out_written : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out_buff_wdata_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_buff_we_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    reset_out_ptr : in STD_LOGIC;
    \out_buff_wdata_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_buff_waddr_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_buff_waddr_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_out_buff_write_manager;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_out_buff_write_manager is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal out_buff_waddr_nxt_c : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \out_buff_waddr_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \^out_buff_we\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_buff_waddr_r[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_buff_waddr_r[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_buff_waddr_r[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \out_buff_waddr_r[6]_i_2\ : label is "soft_lutpair140";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  out_buff_we <= \^out_buff_we\;
\out_buff_waddr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => reset_out_ptr,
      O => out_buff_waddr_nxt_c(1)
    );
\out_buff_waddr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => reset_out_ptr,
      O => out_buff_waddr_nxt_c(2)
    );
\out_buff_waddr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => reset_out_ptr,
      O => out_buff_waddr_nxt_c(3)
    );
\out_buff_waddr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => reset_out_ptr,
      O => out_buff_waddr_nxt_c(4)
    );
\out_buff_waddr_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \out_buff_waddr_r[6]_i_3_n_0\,
      I1 => \^q\(5),
      I2 => reset_out_ptr,
      O => out_buff_waddr_nxt_c(5)
    );
\out_buff_waddr_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out_buff_waddr_r[6]_i_3_n_0\,
      I2 => \^q\(6),
      I3 => reset_out_ptr,
      O => out_buff_waddr_nxt_c(6)
    );
\out_buff_waddr_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \out_buff_waddr_r[6]_i_3_n_0\
    );
\out_buff_waddr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_buff_waddr_r_reg[0]_0\(0),
      CLR => bram_rst_a,
      D => \out_buff_waddr_r_reg[0]_1\(0),
      Q => \^q\(0)
    );
\out_buff_waddr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_buff_waddr_r_reg[0]_0\(0),
      CLR => bram_rst_a,
      D => out_buff_waddr_nxt_c(1),
      Q => \^q\(1)
    );
\out_buff_waddr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_buff_waddr_r_reg[0]_0\(0),
      CLR => bram_rst_a,
      D => out_buff_waddr_nxt_c(2),
      Q => \^q\(2)
    );
\out_buff_waddr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_buff_waddr_r_reg[0]_0\(0),
      CLR => bram_rst_a,
      D => out_buff_waddr_nxt_c(3),
      Q => \^q\(3)
    );
\out_buff_waddr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_buff_waddr_r_reg[0]_0\(0),
      CLR => bram_rst_a,
      D => out_buff_waddr_nxt_c(4),
      Q => \^q\(4)
    );
\out_buff_waddr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_buff_waddr_r_reg[0]_0\(0),
      CLR => bram_rst_a,
      D => out_buff_waddr_nxt_c(5),
      Q => \^q\(5)
    );
\out_buff_waddr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_buff_waddr_r_reg[0]_0\(0),
      CLR => bram_rst_a,
      D => out_buff_waddr_nxt_c(6),
      Q => \^q\(6)
    );
\out_buff_wdata_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(0),
      Q => \out_buff_wdata_r_reg[15]_0\(0)
    );
\out_buff_wdata_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(10),
      Q => \out_buff_wdata_r_reg[15]_0\(10)
    );
\out_buff_wdata_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(11),
      Q => \out_buff_wdata_r_reg[15]_0\(11)
    );
\out_buff_wdata_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(12),
      Q => \out_buff_wdata_r_reg[15]_0\(12)
    );
\out_buff_wdata_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(13),
      Q => \out_buff_wdata_r_reg[15]_0\(13)
    );
\out_buff_wdata_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(14),
      Q => \out_buff_wdata_r_reg[15]_0\(14)
    );
\out_buff_wdata_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(15),
      Q => \out_buff_wdata_r_reg[15]_0\(15)
    );
\out_buff_wdata_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(1),
      Q => \out_buff_wdata_r_reg[15]_0\(1)
    );
\out_buff_wdata_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(2),
      Q => \out_buff_wdata_r_reg[15]_0\(2)
    );
\out_buff_wdata_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(3),
      Q => \out_buff_wdata_r_reg[15]_0\(3)
    );
\out_buff_wdata_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(4),
      Q => \out_buff_wdata_r_reg[15]_0\(4)
    );
\out_buff_wdata_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(5),
      Q => \out_buff_wdata_r_reg[15]_0\(5)
    );
\out_buff_wdata_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(6),
      Q => \out_buff_wdata_r_reg[15]_0\(6)
    );
\out_buff_wdata_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(7),
      Q => \out_buff_wdata_r_reg[15]_0\(7)
    );
\out_buff_wdata_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(8),
      Q => \out_buff_wdata_r_reg[15]_0\(8)
    );
\out_buff_wdata_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => out_buff_we_r_reg_0(0),
      CLR => bram_rst_a,
      D => \out_buff_wdata_r_reg[15]_1\(9),
      Q => \out_buff_wdata_r_reg[15]_0\(9)
    );
out_buff_we_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => out_buff_we_r_reg_0(0),
      Q => \^out_buff_we\
    );
out_written_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \^out_buff_we\,
      Q => out_written
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_product_processor is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fir_processing_r : out STD_LOGIC;
    prev_products_new_r : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adaptation_processing_r : out STD_LOGIC;
    h_adapted_valid_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_0_a_nxt_c : out STD_LOGIC_VECTOR ( 15 downto 0 );
    x_sum_of_squares_valid : out STD_LOGIC;
    \out_val_data_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[3][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    fir_y_en_c : in STD_LOGIC;
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \err_r[3]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \err_r[7]_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \err_r[7]_i_9_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \err_r[11]_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \err_r[11]_i_9_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \err_r[15]_i_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[3][15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \h_adapted_data_r_reg[3][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[3][7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[3][11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[3][15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[2][15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \h_adapted_data_r_reg[2][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[2][11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[2][15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[1][15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \h_adapted_data_r_reg[1][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[1][11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[1][15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \h_adapted_data_r_reg[0][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[0][15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    h_fetched_ready : in STD_LOGIC;
    \out_val_data_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    adaptation_processing_nxt_c3_in : in STD_LOGIC;
    \h_adapted_data_r_reg[3][15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_fir_filtration : in STD_LOGIC;
    \err_r_reg[3]_0\ : in STD_LOGIC;
    \err_r_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    muls_fsm_state_nxt_c : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_0_a_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_0_a_r_reg[15]_0\ : in STD_LOGIC;
    \x_fifo_data[0]_27\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    y_as_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    update_x_sum_of_squares : in STD_LOGIC;
    adaptation_coef_valid_nxt_c : in STD_LOGIC;
    mul_1_new_product_c : in STD_LOGIC;
    mul_n_new_product_c : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_product_processor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_product_processor is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__3/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__3/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__3/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__3/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__3/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__3/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__3/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal err : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \err_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \err_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \err_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \err_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \err_r[11]_i_6_n_0\ : STD_LOGIC;
  signal \err_r[11]_i_7_n_0\ : STD_LOGIC;
  signal \err_r[11]_i_8_n_0\ : STD_LOGIC;
  signal \err_r[11]_i_9_n_0\ : STD_LOGIC;
  signal \err_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \err_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \err_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \err_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \err_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \err_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \err_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \err_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \err_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \err_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \err_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \err_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \err_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \err_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \err_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \err_r[7]_i_9_n_0\ : STD_LOGIC;
  signal \err_r_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \err_r_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \err_r_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \err_r_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \err_r_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \err_r_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \err_r_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \err_r_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \err_r_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \err_r_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \err_r_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \err_r_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \err_r_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \err_r_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \err_r_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \err_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \err_r_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \err_r_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \err_r_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \err_r_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \err_r_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \err_r_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \err_r_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_n_1\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_n_2\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_n_3\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_n_4\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_n_5\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_n_6\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__0_n_7\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_n_1\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_n_2\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_n_3\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_n_4\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_n_5\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_n_6\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__1_n_7\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__2_n_1\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__2_n_2\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry__2_n_3\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_n_0\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_n_1\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_n_2\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_n_3\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_n_4\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_n_5\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_n_6\ : STD_LOGIC;
  signal \fir_y_nxt_c1__2_carry_n_7\ : STD_LOGIC;
  signal \fir_y_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \fir_y_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \fir_y_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \fir_y_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \fir_y_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \fir_y_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \fir_y_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \fir_y_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \fir_y_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \fir_y_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \fir_y_r[12]_i_4_n_0\ : STD_LOGIC;
  signal \fir_y_r[12]_i_5_n_0\ : STD_LOGIC;
  signal \fir_y_r[12]_i_6_n_0\ : STD_LOGIC;
  signal \fir_y_r[12]_i_7_n_0\ : STD_LOGIC;
  signal \fir_y_r[12]_i_8_n_0\ : STD_LOGIC;
  signal \fir_y_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \fir_y_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \fir_y_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \fir_y_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \fir_y_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \fir_y_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \fir_y_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \fir_y_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \fir_y_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \fir_y_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \fir_y_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \fir_y_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \fir_y_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \fir_y_r[8]_i_7_n_0\ : STD_LOGIC;
  signal \fir_y_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \fir_y_r[8]_i_9_n_0\ : STD_LOGIC;
  signal fir_y_r_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \fir_y_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \fir_y_r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \fir_y_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \fir_y_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \fir_y_r_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \fir_y_r_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \fir_y_r_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \fir_y_r_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \fir_y_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \fir_y_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \fir_y_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \fir_y_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \fir_y_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \fir_y_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \fir_y_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \fir_y_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \fir_y_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \fir_y_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \fir_y_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \fir_y_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \fir_y_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \fir_y_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \fir_y_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \fir_y_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \fir_y_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \fir_y_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \fir_y_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \fir_y_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \fir_y_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \fir_y_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \fir_y_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \h_adapted_data_nxt_c[0]_42\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_adapted_data_nxt_c[1]_41\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_adapted_data_nxt_c[2]_40\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_adapted_data_nxt_c[3]_39\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_val_data_nxt_c : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^prev_products_new_r\ : STD_LOGIC;
  signal sum_of_squares_processing_r_i_1_n_0 : STD_LOGIC;
  signal sum_of_squares_processing_r_reg_n_0 : STD_LOGIC;
  signal \^x_sum_of_squares_valid\ : STD_LOGIC;
  signal x_sum_of_squares_valid_r_i_1_n_0 : STD_LOGIC;
  signal \NLW__inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__2/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__3/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_fir_y_nxt_c1__2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_fir_y_r_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__0/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__0/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__2/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__2/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__2/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__2/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__3/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__3/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__3/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__3/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \fir_y_nxt_c1__2_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \fir_y_nxt_c1__2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \fir_y_nxt_c1__2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \fir_y_nxt_c1__2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \fir_y_r_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fir_y_r_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fir_y_r_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fir_y_r_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_val_data_r[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \out_val_data_r[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \out_val_data_r[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \out_val_data_r[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \out_val_data_r[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \out_val_data_r[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \out_val_data_r[15]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \out_val_data_r[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \out_val_data_r[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \out_val_data_r[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \out_val_data_r[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \out_val_data_r[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \out_val_data_r[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \out_val_data_r[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \out_val_data_r[8]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \out_val_data_r[9]_i_1\ : label is "soft_lutpair102";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  prev_products_new_r <= \^prev_products_new_r\;
  x_sum_of_squares_valid <= \^x_sum_of_squares_valid\;
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[3][15]_1\(3 downto 0),
      O(3 downto 0) => \h_adapted_data_nxt_c[3]_39\(3 downto 0),
      S(3 downto 0) => \h_adapted_data_r_reg[3][3]_0\(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[3][15]_1\(7 downto 4),
      O(3 downto 0) => \h_adapted_data_nxt_c[3]_39\(7 downto 4),
      S(3 downto 0) => \h_adapted_data_r_reg[3][7]_0\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[3][15]_1\(11 downto 8),
      O(3 downto 0) => \h_adapted_data_nxt_c[3]_39\(11 downto 8),
      S(3 downto 0) => \h_adapted_data_r_reg[3][11]_0\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \NLW__inferred__0/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \h_adapted_data_r_reg[3][15]_1\(14 downto 12),
      O(3 downto 0) => \h_adapted_data_nxt_c[3]_39\(15 downto 12),
      S(3 downto 0) => \h_adapted_data_r_reg[3][15]_2\(3 downto 0)
    );
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[2][15]_1\(3 downto 0),
      O(3 downto 0) => \h_adapted_data_nxt_c[2]_40\(3 downto 0),
      S(3 downto 0) => \h_adapted_data_r_reg[2][3]_0\(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[2][15]_1\(7 downto 4),
      O(3 downto 0) => \h_adapted_data_nxt_c[2]_40\(7 downto 4),
      S(3 downto 0) => \h_adapted_data_r_reg[2][7]_0\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[2][15]_1\(11 downto 8),
      O(3 downto 0) => \h_adapted_data_nxt_c[2]_40\(11 downto 8),
      S(3 downto 0) => \h_adapted_data_r_reg[2][11]_0\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \NLW__inferred__1/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \h_adapted_data_r_reg[2][15]_1\(14 downto 12),
      O(3 downto 0) => \h_adapted_data_nxt_c[2]_40\(15 downto 12),
      S(3 downto 0) => \h_adapted_data_r_reg[2][15]_2\(3 downto 0)
    );
\_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__2/i__carry_n_0\,
      CO(2) => \_inferred__2/i__carry_n_1\,
      CO(1) => \_inferred__2/i__carry_n_2\,
      CO(0) => \_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[1][15]_1\(3 downto 0),
      O(3 downto 0) => \h_adapted_data_nxt_c[1]_41\(3 downto 0),
      S(3 downto 0) => \h_adapted_data_r_reg[1][3]_0\(3 downto 0)
    );
\_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__2/i__carry_n_0\,
      CO(3) => \_inferred__2/i__carry__0_n_0\,
      CO(2) => \_inferred__2/i__carry__0_n_1\,
      CO(1) => \_inferred__2/i__carry__0_n_2\,
      CO(0) => \_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[1][15]_1\(7 downto 4),
      O(3 downto 0) => \h_adapted_data_nxt_c[1]_41\(7 downto 4),
      S(3 downto 0) => \h_adapted_data_r_reg[1][7]_0\(3 downto 0)
    );
\_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__2/i__carry__0_n_0\,
      CO(3) => \_inferred__2/i__carry__1_n_0\,
      CO(2) => \_inferred__2/i__carry__1_n_1\,
      CO(1) => \_inferred__2/i__carry__1_n_2\,
      CO(0) => \_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[1][15]_1\(11 downto 8),
      O(3 downto 0) => \h_adapted_data_nxt_c[1]_41\(11 downto 8),
      S(3 downto 0) => \h_adapted_data_r_reg[1][11]_0\(3 downto 0)
    );
\_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__2/i__carry__1_n_0\,
      CO(3) => \NLW__inferred__2/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__2/i__carry__2_n_1\,
      CO(1) => \_inferred__2/i__carry__2_n_2\,
      CO(0) => \_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \h_adapted_data_r_reg[1][15]_1\(14 downto 12),
      O(3 downto 0) => \h_adapted_data_nxt_c[1]_41\(15 downto 12),
      S(3 downto 0) => \h_adapted_data_r_reg[1][15]_2\(3 downto 0)
    );
\_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__3/i__carry_n_0\,
      CO(2) => \_inferred__3/i__carry_n_1\,
      CO(1) => \_inferred__3/i__carry_n_2\,
      CO(0) => \_inferred__3/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[0][15]_1\(3 downto 0),
      O(3 downto 0) => \h_adapted_data_nxt_c[0]_42\(3 downto 0),
      S(3 downto 0) => \h_adapted_data_r_reg[0][3]_0\(3 downto 0)
    );
\_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__3/i__carry_n_0\,
      CO(3) => \_inferred__3/i__carry__0_n_0\,
      CO(2) => \_inferred__3/i__carry__0_n_1\,
      CO(1) => \_inferred__3/i__carry__0_n_2\,
      CO(0) => \_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[0][15]_1\(7 downto 4),
      O(3 downto 0) => \h_adapted_data_nxt_c[0]_42\(7 downto 4),
      S(3 downto 0) => \h_adapted_data_r_reg[0][7]_0\(3 downto 0)
    );
\_inferred__3/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__3/i__carry__0_n_0\,
      CO(3) => \_inferred__3/i__carry__1_n_0\,
      CO(2) => \_inferred__3/i__carry__1_n_1\,
      CO(1) => \_inferred__3/i__carry__1_n_2\,
      CO(0) => \_inferred__3/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \h_adapted_data_r_reg[0][15]_1\(11 downto 8),
      O(3 downto 0) => \h_adapted_data_nxt_c[0]_42\(11 downto 8),
      S(3 downto 0) => \h_adapted_data_r_reg[0][11]_0\(3 downto 0)
    );
\_inferred__3/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__3/i__carry__1_n_0\,
      CO(3) => \NLW__inferred__3/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__3/i__carry__2_n_1\,
      CO(1) => \_inferred__3/i__carry__2_n_2\,
      CO(0) => \_inferred__3/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \h_adapted_data_r_reg[0][15]_1\(14 downto 12),
      O(3 downto 0) => \h_adapted_data_nxt_c[0]_42\(15 downto 12),
      S(3 downto 0) => \h_adapted_data_r_reg[0][15]_2\(3 downto 0)
    );
adaptation_processing_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => adaptation_processing_nxt_c3_in,
      Q => adaptation_processing_r
    );
\err_r[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_4\,
      I1 => start_fir_filtration,
      O => \err_r[11]_i_2_n_0\
    );
\err_r[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_5\,
      I1 => start_fir_filtration,
      O => \err_r[11]_i_3_n_0\
    );
\err_r[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_6\,
      I1 => start_fir_filtration,
      O => \err_r[11]_i_4_n_0\
    );
\err_r[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_7\,
      I1 => start_fir_filtration,
      O => \err_r[11]_i_5_n_0\
    );
\err_r[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_4\,
      I1 => err(11),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(11),
      O => \err_r[11]_i_6_n_0\
    );
\err_r[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_5\,
      I1 => err(10),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(10),
      O => \err_r[11]_i_7_n_0\
    );
\err_r[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_6\,
      I1 => err(9),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(9),
      O => \err_r[11]_i_8_n_0\
    );
\err_r[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_7\,
      I1 => err(8),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(8),
      O => \err_r[11]_i_9_n_0\
    );
\err_r[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_7\,
      I1 => err(0),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(0),
      O => \err_r[3]_i_10_n_0\
    );
\err_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_4\,
      I1 => start_fir_filtration,
      O => \err_r[3]_i_3_n_0\
    );
\err_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_5\,
      I1 => start_fir_filtration,
      O => \err_r[3]_i_4_n_0\
    );
\err_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_6\,
      I1 => start_fir_filtration,
      O => \err_r[3]_i_5_n_0\
    );
\err_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_7\,
      I1 => start_fir_filtration,
      O => \err_r[3]_i_6_n_0\
    );
\err_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_4\,
      I1 => err(3),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(3),
      O => \err_r[3]_i_7_n_0\
    );
\err_r[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_5\,
      I1 => err(2),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(2),
      O => \err_r[3]_i_8_n_0\
    );
\err_r[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_6\,
      I1 => err(1),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(1),
      O => \err_r[3]_i_9_n_0\
    );
\err_r[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_4\,
      I1 => start_fir_filtration,
      O => \err_r[7]_i_2_n_0\
    );
\err_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_5\,
      I1 => start_fir_filtration,
      O => \err_r[7]_i_3_n_0\
    );
\err_r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_6\,
      I1 => start_fir_filtration,
      O => \err_r[7]_i_4_n_0\
    );
\err_r[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_7\,
      I1 => start_fir_filtration,
      O => \err_r[7]_i_5_n_0\
    );
\err_r[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_4\,
      I1 => err(7),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(7),
      O => \err_r[7]_i_6_n_0\
    );
\err_r[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_5\,
      I1 => err(6),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(6),
      O => \err_r[7]_i_7_n_0\
    );
\err_r[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_6\,
      I1 => err(5),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(5),
      O => \err_r[7]_i_8_n_0\
    );
\err_r[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_7\,
      I1 => err(4),
      I2 => start_fir_filtration,
      I3 => \err_r_reg[11]_0\(4),
      O => \err_r[7]_i_9_n_0\
    );
\err_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[3]_i_1_n_7\,
      Q => err(0)
    );
\err_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[11]_i_1_n_5\,
      Q => err(10)
    );
\err_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[11]_i_1_n_4\,
      Q => err(11)
    );
\err_r_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_r_reg[7]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \err_r_reg[11]_i_1_n_1\,
      CO(1) => \err_r_reg[11]_i_1_n_2\,
      CO(0) => \err_r_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \err_r[11]_i_2_n_0\,
      DI(2) => \err_r[11]_i_3_n_0\,
      DI(1) => \err_r[11]_i_4_n_0\,
      DI(0) => \err_r[11]_i_5_n_0\,
      O(3) => \err_r_reg[11]_i_1_n_4\,
      O(2) => \err_r_reg[11]_i_1_n_5\,
      O(1) => \err_r_reg[11]_i_1_n_6\,
      O(0) => \err_r_reg[11]_i_1_n_7\,
      S(3) => \err_r[11]_i_6_n_0\,
      S(2) => \err_r[11]_i_7_n_0\,
      S(1) => \err_r[11]_i_8_n_0\,
      S(0) => \err_r[11]_i_9_n_0\
    );
\err_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => D(0),
      Q => \^q\(0)
    );
\err_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => D(1),
      Q => \^q\(1)
    );
\err_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => D(2),
      Q => \^q\(2)
    );
\err_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => D(3),
      Q => \^q\(3)
    );
\err_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[3]_i_1_n_6\,
      Q => err(1)
    );
\err_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[3]_i_1_n_5\,
      Q => err(2)
    );
\err_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[3]_i_1_n_4\,
      Q => err(3)
    );
\err_r_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \err_r_reg[3]_i_1_n_0\,
      CO(2) => \err_r_reg[3]_i_1_n_1\,
      CO(1) => \err_r_reg[3]_i_1_n_2\,
      CO(0) => \err_r_reg[3]_i_1_n_3\,
      CYINIT => \err_r_reg[3]_0\,
      DI(3) => \err_r[3]_i_3_n_0\,
      DI(2) => \err_r[3]_i_4_n_0\,
      DI(1) => \err_r[3]_i_5_n_0\,
      DI(0) => \err_r[3]_i_6_n_0\,
      O(3) => \err_r_reg[3]_i_1_n_4\,
      O(2) => \err_r_reg[3]_i_1_n_5\,
      O(1) => \err_r_reg[3]_i_1_n_6\,
      O(0) => \err_r_reg[3]_i_1_n_7\,
      S(3) => \err_r[3]_i_7_n_0\,
      S(2) => \err_r[3]_i_8_n_0\,
      S(1) => \err_r[3]_i_9_n_0\,
      S(0) => \err_r[3]_i_10_n_0\
    );
\err_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[7]_i_1_n_7\,
      Q => err(4)
    );
\err_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[7]_i_1_n_6\,
      Q => err(5)
    );
\err_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[7]_i_1_n_5\,
      Q => err(6)
    );
\err_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[7]_i_1_n_4\,
      Q => err(7)
    );
\err_r_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \err_r_reg[3]_i_1_n_0\,
      CO(3) => \err_r_reg[7]_i_1_n_0\,
      CO(2) => \err_r_reg[7]_i_1_n_1\,
      CO(1) => \err_r_reg[7]_i_1_n_2\,
      CO(0) => \err_r_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \err_r[7]_i_2_n_0\,
      DI(2) => \err_r[7]_i_3_n_0\,
      DI(1) => \err_r[7]_i_4_n_0\,
      DI(0) => \err_r[7]_i_5_n_0\,
      O(3) => \err_r_reg[7]_i_1_n_4\,
      O(2) => \err_r_reg[7]_i_1_n_5\,
      O(1) => \err_r_reg[7]_i_1_n_6\,
      O(0) => \err_r_reg[7]_i_1_n_7\,
      S(3) => \err_r[7]_i_6_n_0\,
      S(2) => \err_r[7]_i_7_n_0\,
      S(1) => \err_r[7]_i_8_n_0\,
      S(0) => \err_r[7]_i_9_n_0\
    );
\err_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[11]_i_1_n_7\,
      Q => err(8)
    );
\err_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \err_r_reg[11]_i_1_n_6\,
      Q => err(9)
    );
fir_processing_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => fir_y_en_c,
      Q => fir_processing_r
    );
\fir_y_nxt_c1__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fir_y_nxt_c1__2_carry_n_0\,
      CO(2) => \fir_y_nxt_c1__2_carry_n_1\,
      CO(1) => \fir_y_nxt_c1__2_carry_n_2\,
      CO(0) => \fir_y_nxt_c1__2_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \fir_y_nxt_c1__2_carry_n_4\,
      O(2) => \fir_y_nxt_c1__2_carry_n_5\,
      O(1) => \fir_y_nxt_c1__2_carry_n_6\,
      O(0) => \fir_y_nxt_c1__2_carry_n_7\,
      S(3 downto 0) => \err_r[3]_i_10_0\(3 downto 0)
    );
\fir_y_nxt_c1__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fir_y_nxt_c1__2_carry_n_0\,
      CO(3) => \fir_y_nxt_c1__2_carry__0_n_0\,
      CO(2) => \fir_y_nxt_c1__2_carry__0_n_1\,
      CO(1) => \fir_y_nxt_c1__2_carry__0_n_2\,
      CO(0) => \fir_y_nxt_c1__2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \err_r[7]_i_9_0\(3 downto 0),
      O(3) => \fir_y_nxt_c1__2_carry__0_n_4\,
      O(2) => \fir_y_nxt_c1__2_carry__0_n_5\,
      O(1) => \fir_y_nxt_c1__2_carry__0_n_6\,
      O(0) => \fir_y_nxt_c1__2_carry__0_n_7\,
      S(3 downto 0) => \err_r[7]_i_9_1\(3 downto 0)
    );
\fir_y_nxt_c1__2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fir_y_nxt_c1__2_carry__0_n_0\,
      CO(3) => \fir_y_nxt_c1__2_carry__1_n_0\,
      CO(2) => \fir_y_nxt_c1__2_carry__1_n_1\,
      CO(1) => \fir_y_nxt_c1__2_carry__1_n_2\,
      CO(0) => \fir_y_nxt_c1__2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \err_r[11]_i_9_0\(3 downto 0),
      O(3) => \fir_y_nxt_c1__2_carry__1_n_4\,
      O(2) => \fir_y_nxt_c1__2_carry__1_n_5\,
      O(1) => \fir_y_nxt_c1__2_carry__1_n_6\,
      O(0) => \fir_y_nxt_c1__2_carry__1_n_7\,
      S(3 downto 0) => \err_r[11]_i_9_1\(3 downto 0)
    );
\fir_y_nxt_c1__2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fir_y_nxt_c1__2_carry__1_n_0\,
      CO(3) => \NLW_fir_y_nxt_c1__2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \fir_y_nxt_c1__2_carry__2_n_1\,
      CO(1) => \fir_y_nxt_c1__2_carry__2_n_2\,
      CO(0) => \fir_y_nxt_c1__2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \err_r[15]_i_9\(2 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\fir_y_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_4\,
      I1 => start_fir_filtration,
      O => \fir_y_r[0]_i_2_n_0\
    );
\fir_y_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_5\,
      I1 => start_fir_filtration,
      O => \fir_y_r[0]_i_3_n_0\
    );
\fir_y_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_6\,
      I1 => start_fir_filtration,
      O => \fir_y_r[0]_i_4_n_0\
    );
\fir_y_r[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_7\,
      I1 => start_fir_filtration,
      O => \fir_y_r[0]_i_5_n_0\
    );
\fir_y_r[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_4\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(3),
      O => \fir_y_r[0]_i_6_n_0\
    );
\fir_y_r[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_5\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(2),
      O => \fir_y_r[0]_i_7_n_0\
    );
\fir_y_r[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_6\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(1),
      O => \fir_y_r[0]_i_8_n_0\
    );
\fir_y_r[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry_n_7\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(0),
      O => \fir_y_r[0]_i_9_n_0\
    );
\fir_y_r[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(2),
      I1 => start_fir_filtration,
      O => \fir_y_r[12]_i_2_n_0\
    );
\fir_y_r[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(1),
      I1 => start_fir_filtration,
      O => \fir_y_r[12]_i_3_n_0\
    );
\fir_y_r[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(0),
      I1 => start_fir_filtration,
      O => \fir_y_r[12]_i_4_n_0\
    );
\fir_y_r[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^o\(3),
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(15),
      O => \fir_y_r[12]_i_5_n_0\
    );
\fir_y_r[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^o\(2),
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(14),
      O => \fir_y_r[12]_i_6_n_0\
    );
\fir_y_r[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^o\(1),
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(13),
      O => \fir_y_r[12]_i_7_n_0\
    );
\fir_y_r[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^o\(0),
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(12),
      O => \fir_y_r[12]_i_8_n_0\
    );
\fir_y_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_4\,
      I1 => start_fir_filtration,
      O => \fir_y_r[4]_i_2_n_0\
    );
\fir_y_r[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_5\,
      I1 => start_fir_filtration,
      O => \fir_y_r[4]_i_3_n_0\
    );
\fir_y_r[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_6\,
      I1 => start_fir_filtration,
      O => \fir_y_r[4]_i_4_n_0\
    );
\fir_y_r[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_7\,
      I1 => start_fir_filtration,
      O => \fir_y_r[4]_i_5_n_0\
    );
\fir_y_r[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_4\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(7),
      O => \fir_y_r[4]_i_6_n_0\
    );
\fir_y_r[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_5\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(6),
      O => \fir_y_r[4]_i_7_n_0\
    );
\fir_y_r[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_6\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(5),
      O => \fir_y_r[4]_i_8_n_0\
    );
\fir_y_r[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__0_n_7\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(4),
      O => \fir_y_r[4]_i_9_n_0\
    );
\fir_y_r[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_4\,
      I1 => start_fir_filtration,
      O => \fir_y_r[8]_i_2_n_0\
    );
\fir_y_r[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_5\,
      I1 => start_fir_filtration,
      O => \fir_y_r[8]_i_3_n_0\
    );
\fir_y_r[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_6\,
      I1 => start_fir_filtration,
      O => \fir_y_r[8]_i_4_n_0\
    );
\fir_y_r[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_7\,
      I1 => start_fir_filtration,
      O => \fir_y_r[8]_i_5_n_0\
    );
\fir_y_r[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_4\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(11),
      O => \fir_y_r[8]_i_6_n_0\
    );
\fir_y_r[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_5\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(10),
      O => \fir_y_r[8]_i_7_n_0\
    );
\fir_y_r[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_6\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(9),
      O => \fir_y_r[8]_i_8_n_0\
    );
\fir_y_r[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \fir_y_nxt_c1__2_carry__1_n_7\,
      I1 => start_fir_filtration,
      I2 => fir_y_r_reg(8),
      O => \fir_y_r[8]_i_9_n_0\
    );
\fir_y_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[0]_i_1_n_7\,
      Q => fir_y_r_reg(0)
    );
\fir_y_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fir_y_r_reg[0]_i_1_n_0\,
      CO(2) => \fir_y_r_reg[0]_i_1_n_1\,
      CO(1) => \fir_y_r_reg[0]_i_1_n_2\,
      CO(0) => \fir_y_r_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \fir_y_r[0]_i_2_n_0\,
      DI(2) => \fir_y_r[0]_i_3_n_0\,
      DI(1) => \fir_y_r[0]_i_4_n_0\,
      DI(0) => \fir_y_r[0]_i_5_n_0\,
      O(3) => \fir_y_r_reg[0]_i_1_n_4\,
      O(2) => \fir_y_r_reg[0]_i_1_n_5\,
      O(1) => \fir_y_r_reg[0]_i_1_n_6\,
      O(0) => \fir_y_r_reg[0]_i_1_n_7\,
      S(3) => \fir_y_r[0]_i_6_n_0\,
      S(2) => \fir_y_r[0]_i_7_n_0\,
      S(1) => \fir_y_r[0]_i_8_n_0\,
      S(0) => \fir_y_r[0]_i_9_n_0\
    );
\fir_y_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[8]_i_1_n_5\,
      Q => fir_y_r_reg(10)
    );
\fir_y_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[8]_i_1_n_4\,
      Q => fir_y_r_reg(11)
    );
\fir_y_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[12]_i_1_n_7\,
      Q => fir_y_r_reg(12)
    );
\fir_y_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fir_y_r_reg[8]_i_1_n_0\,
      CO(3) => \NLW_fir_y_r_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \fir_y_r_reg[12]_i_1_n_1\,
      CO(1) => \fir_y_r_reg[12]_i_1_n_2\,
      CO(0) => \fir_y_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \fir_y_r[12]_i_2_n_0\,
      DI(1) => \fir_y_r[12]_i_3_n_0\,
      DI(0) => \fir_y_r[12]_i_4_n_0\,
      O(3) => \fir_y_r_reg[12]_i_1_n_4\,
      O(2) => \fir_y_r_reg[12]_i_1_n_5\,
      O(1) => \fir_y_r_reg[12]_i_1_n_6\,
      O(0) => \fir_y_r_reg[12]_i_1_n_7\,
      S(3) => \fir_y_r[12]_i_5_n_0\,
      S(2) => \fir_y_r[12]_i_6_n_0\,
      S(1) => \fir_y_r[12]_i_7_n_0\,
      S(0) => \fir_y_r[12]_i_8_n_0\
    );
\fir_y_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[12]_i_1_n_6\,
      Q => fir_y_r_reg(13)
    );
\fir_y_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[12]_i_1_n_5\,
      Q => fir_y_r_reg(14)
    );
\fir_y_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[12]_i_1_n_4\,
      Q => fir_y_r_reg(15)
    );
\fir_y_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[0]_i_1_n_6\,
      Q => fir_y_r_reg(1)
    );
\fir_y_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[0]_i_1_n_5\,
      Q => fir_y_r_reg(2)
    );
\fir_y_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[0]_i_1_n_4\,
      Q => fir_y_r_reg(3)
    );
\fir_y_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[4]_i_1_n_7\,
      Q => fir_y_r_reg(4)
    );
\fir_y_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fir_y_r_reg[0]_i_1_n_0\,
      CO(3) => \fir_y_r_reg[4]_i_1_n_0\,
      CO(2) => \fir_y_r_reg[4]_i_1_n_1\,
      CO(1) => \fir_y_r_reg[4]_i_1_n_2\,
      CO(0) => \fir_y_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \fir_y_r[4]_i_2_n_0\,
      DI(2) => \fir_y_r[4]_i_3_n_0\,
      DI(1) => \fir_y_r[4]_i_4_n_0\,
      DI(0) => \fir_y_r[4]_i_5_n_0\,
      O(3) => \fir_y_r_reg[4]_i_1_n_4\,
      O(2) => \fir_y_r_reg[4]_i_1_n_5\,
      O(1) => \fir_y_r_reg[4]_i_1_n_6\,
      O(0) => \fir_y_r_reg[4]_i_1_n_7\,
      S(3) => \fir_y_r[4]_i_6_n_0\,
      S(2) => \fir_y_r[4]_i_7_n_0\,
      S(1) => \fir_y_r[4]_i_8_n_0\,
      S(0) => \fir_y_r[4]_i_9_n_0\
    );
\fir_y_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[4]_i_1_n_6\,
      Q => fir_y_r_reg(5)
    );
\fir_y_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[4]_i_1_n_5\,
      Q => fir_y_r_reg(6)
    );
\fir_y_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[4]_i_1_n_4\,
      Q => fir_y_r_reg(7)
    );
\fir_y_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[8]_i_1_n_7\,
      Q => fir_y_r_reg(8)
    );
\fir_y_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fir_y_r_reg[4]_i_1_n_0\,
      CO(3) => \fir_y_r_reg[8]_i_1_n_0\,
      CO(2) => \fir_y_r_reg[8]_i_1_n_1\,
      CO(1) => \fir_y_r_reg[8]_i_1_n_2\,
      CO(0) => \fir_y_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \fir_y_r[8]_i_2_n_0\,
      DI(2) => \fir_y_r[8]_i_3_n_0\,
      DI(1) => \fir_y_r[8]_i_4_n_0\,
      DI(0) => \fir_y_r[8]_i_5_n_0\,
      O(3) => \fir_y_r_reg[8]_i_1_n_4\,
      O(2) => \fir_y_r_reg[8]_i_1_n_5\,
      O(1) => \fir_y_r_reg[8]_i_1_n_6\,
      O(0) => \fir_y_r_reg[8]_i_1_n_7\,
      S(3) => \fir_y_r[8]_i_6_n_0\,
      S(2) => \fir_y_r[8]_i_7_n_0\,
      S(1) => \fir_y_r[8]_i_8_n_0\,
      S(0) => \fir_y_r[8]_i_9_n_0\
    );
\fir_y_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fir_y_en_c,
      CLR => bram_rst_a,
      D => \fir_y_r_reg[8]_i_1_n_6\,
      Q => fir_y_r_reg(9)
    );
\h_adapted_data_r_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(0),
      Q => \h_adapted_data_r_reg[0][15]_0\(0)
    );
\h_adapted_data_r_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(10),
      Q => \h_adapted_data_r_reg[0][15]_0\(10)
    );
\h_adapted_data_r_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(11),
      Q => \h_adapted_data_r_reg[0][15]_0\(11)
    );
\h_adapted_data_r_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(12),
      Q => \h_adapted_data_r_reg[0][15]_0\(12)
    );
\h_adapted_data_r_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(13),
      Q => \h_adapted_data_r_reg[0][15]_0\(13)
    );
\h_adapted_data_r_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(14),
      Q => \h_adapted_data_r_reg[0][15]_0\(14)
    );
\h_adapted_data_r_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(15),
      Q => \h_adapted_data_r_reg[0][15]_0\(15)
    );
\h_adapted_data_r_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(1),
      Q => \h_adapted_data_r_reg[0][15]_0\(1)
    );
\h_adapted_data_r_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(2),
      Q => \h_adapted_data_r_reg[0][15]_0\(2)
    );
\h_adapted_data_r_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(3),
      Q => \h_adapted_data_r_reg[0][15]_0\(3)
    );
\h_adapted_data_r_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(4),
      Q => \h_adapted_data_r_reg[0][15]_0\(4)
    );
\h_adapted_data_r_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(5),
      Q => \h_adapted_data_r_reg[0][15]_0\(5)
    );
\h_adapted_data_r_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(6),
      Q => \h_adapted_data_r_reg[0][15]_0\(6)
    );
\h_adapted_data_r_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(7),
      Q => \h_adapted_data_r_reg[0][15]_0\(7)
    );
\h_adapted_data_r_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(8),
      Q => \h_adapted_data_r_reg[0][15]_0\(8)
    );
\h_adapted_data_r_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[0]_42\(9),
      Q => \h_adapted_data_r_reg[0][15]_0\(9)
    );
\h_adapted_data_r_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(0),
      Q => \h_adapted_data_r_reg[1][15]_0\(0)
    );
\h_adapted_data_r_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(10),
      Q => \h_adapted_data_r_reg[1][15]_0\(10)
    );
\h_adapted_data_r_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(11),
      Q => \h_adapted_data_r_reg[1][15]_0\(11)
    );
\h_adapted_data_r_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(12),
      Q => \h_adapted_data_r_reg[1][15]_0\(12)
    );
\h_adapted_data_r_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(13),
      Q => \h_adapted_data_r_reg[1][15]_0\(13)
    );
\h_adapted_data_r_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(14),
      Q => \h_adapted_data_r_reg[1][15]_0\(14)
    );
\h_adapted_data_r_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(15),
      Q => \h_adapted_data_r_reg[1][15]_0\(15)
    );
\h_adapted_data_r_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(1),
      Q => \h_adapted_data_r_reg[1][15]_0\(1)
    );
\h_adapted_data_r_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(2),
      Q => \h_adapted_data_r_reg[1][15]_0\(2)
    );
\h_adapted_data_r_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(3),
      Q => \h_adapted_data_r_reg[1][15]_0\(3)
    );
\h_adapted_data_r_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(4),
      Q => \h_adapted_data_r_reg[1][15]_0\(4)
    );
\h_adapted_data_r_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(5),
      Q => \h_adapted_data_r_reg[1][15]_0\(5)
    );
\h_adapted_data_r_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(6),
      Q => \h_adapted_data_r_reg[1][15]_0\(6)
    );
\h_adapted_data_r_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(7),
      Q => \h_adapted_data_r_reg[1][15]_0\(7)
    );
\h_adapted_data_r_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(8),
      Q => \h_adapted_data_r_reg[1][15]_0\(8)
    );
\h_adapted_data_r_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[1]_41\(9),
      Q => \h_adapted_data_r_reg[1][15]_0\(9)
    );
\h_adapted_data_r_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(0),
      Q => \h_adapted_data_r_reg[2][15]_0\(0)
    );
\h_adapted_data_r_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(10),
      Q => \h_adapted_data_r_reg[2][15]_0\(10)
    );
\h_adapted_data_r_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(11),
      Q => \h_adapted_data_r_reg[2][15]_0\(11)
    );
\h_adapted_data_r_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(12),
      Q => \h_adapted_data_r_reg[2][15]_0\(12)
    );
\h_adapted_data_r_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(13),
      Q => \h_adapted_data_r_reg[2][15]_0\(13)
    );
\h_adapted_data_r_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(14),
      Q => \h_adapted_data_r_reg[2][15]_0\(14)
    );
\h_adapted_data_r_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(15),
      Q => \h_adapted_data_r_reg[2][15]_0\(15)
    );
\h_adapted_data_r_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(1),
      Q => \h_adapted_data_r_reg[2][15]_0\(1)
    );
\h_adapted_data_r_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(2),
      Q => \h_adapted_data_r_reg[2][15]_0\(2)
    );
\h_adapted_data_r_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(3),
      Q => \h_adapted_data_r_reg[2][15]_0\(3)
    );
\h_adapted_data_r_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(4),
      Q => \h_adapted_data_r_reg[2][15]_0\(4)
    );
\h_adapted_data_r_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(5),
      Q => \h_adapted_data_r_reg[2][15]_0\(5)
    );
\h_adapted_data_r_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(6),
      Q => \h_adapted_data_r_reg[2][15]_0\(6)
    );
\h_adapted_data_r_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(7),
      Q => \h_adapted_data_r_reg[2][15]_0\(7)
    );
\h_adapted_data_r_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(8),
      Q => \h_adapted_data_r_reg[2][15]_0\(8)
    );
\h_adapted_data_r_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[2]_40\(9),
      Q => \h_adapted_data_r_reg[2][15]_0\(9)
    );
\h_adapted_data_r_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(0),
      Q => \h_adapted_data_r_reg[3][15]_0\(0)
    );
\h_adapted_data_r_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(10),
      Q => \h_adapted_data_r_reg[3][15]_0\(10)
    );
\h_adapted_data_r_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(11),
      Q => \h_adapted_data_r_reg[3][15]_0\(11)
    );
\h_adapted_data_r_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(12),
      Q => \h_adapted_data_r_reg[3][15]_0\(12)
    );
\h_adapted_data_r_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(13),
      Q => \h_adapted_data_r_reg[3][15]_0\(13)
    );
\h_adapted_data_r_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(14),
      Q => \h_adapted_data_r_reg[3][15]_0\(14)
    );
\h_adapted_data_r_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(15),
      Q => \h_adapted_data_r_reg[3][15]_0\(15)
    );
\h_adapted_data_r_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(1),
      Q => \h_adapted_data_r_reg[3][15]_0\(1)
    );
\h_adapted_data_r_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(2),
      Q => \h_adapted_data_r_reg[3][15]_0\(2)
    );
\h_adapted_data_r_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(3),
      Q => \h_adapted_data_r_reg[3][15]_0\(3)
    );
\h_adapted_data_r_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(4),
      Q => \h_adapted_data_r_reg[3][15]_0\(4)
    );
\h_adapted_data_r_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(5),
      Q => \h_adapted_data_r_reg[3][15]_0\(5)
    );
\h_adapted_data_r_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(6),
      Q => \h_adapted_data_r_reg[3][15]_0\(6)
    );
\h_adapted_data_r_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(7),
      Q => \h_adapted_data_r_reg[3][15]_0\(7)
    );
\h_adapted_data_r_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(8),
      Q => \h_adapted_data_r_reg[3][15]_0\(8)
    );
\h_adapted_data_r_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_adapted_data_r_reg[3][15]_3\(0),
      CLR => bram_rst_a,
      D => \h_adapted_data_nxt_c[3]_39\(9),
      Q => \h_adapted_data_r_reg[3][15]_0\(9)
    );
h_adapted_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \h_adapted_data_r_reg[3][15]_3\(0),
      Q => h_adapted_valid_r_reg_0(0)
    );
\mul_0_a_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(0),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(0),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(0),
      O => mul_0_a_nxt_c(0)
    );
\mul_0_a_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(10),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(10),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(10),
      O => mul_0_a_nxt_c(10)
    );
\mul_0_a_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(11),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(11),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(11),
      O => mul_0_a_nxt_c(11)
    );
\mul_0_a_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => \^q\(0),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(12),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(12),
      O => mul_0_a_nxt_c(12)
    );
\mul_0_a_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => \^q\(1),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(13),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(13),
      O => mul_0_a_nxt_c(13)
    );
\mul_0_a_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => \^q\(2),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(14),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(14),
      O => mul_0_a_nxt_c(14)
    );
\mul_0_a_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => \^q\(3),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(15),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(15),
      O => mul_0_a_nxt_c(15)
    );
\mul_0_a_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(1),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(1),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(1),
      O => mul_0_a_nxt_c(1)
    );
\mul_0_a_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(2),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(2),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(2),
      O => mul_0_a_nxt_c(2)
    );
\mul_0_a_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(3),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(3),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(3),
      O => mul_0_a_nxt_c(3)
    );
\mul_0_a_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(4),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(4),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(4),
      O => mul_0_a_nxt_c(4)
    );
\mul_0_a_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(5),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(5),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(5),
      O => mul_0_a_nxt_c(5)
    );
\mul_0_a_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(6),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(6),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(6),
      O => mul_0_a_nxt_c(6)
    );
\mul_0_a_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(7),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(7),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(7),
      O => mul_0_a_nxt_c(7)
    );
\mul_0_a_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(8),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(8),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(8),
      O => mul_0_a_nxt_c(8)
    );
\mul_0_a_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8CC0000B800"
    )
        port map (
      I0 => err(9),
      I1 => muls_fsm_state_nxt_c(0),
      I2 => \mul_0_a_r_reg[15]\(9),
      I3 => muls_fsm_state_nxt_c(1),
      I4 => \mul_0_a_r_reg[15]_0\,
      I5 => \x_fifo_data[0]_27\(9),
      O => mul_0_a_nxt_c(9)
    );
\out_val_data_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(0),
      I1 => err(0),
      I2 => y_as_out,
      O => out_val_data_nxt_c(0)
    );
\out_val_data_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(10),
      I1 => err(10),
      I2 => y_as_out,
      O => out_val_data_nxt_c(10)
    );
\out_val_data_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(11),
      I1 => err(11),
      I2 => y_as_out,
      O => out_val_data_nxt_c(11)
    );
\out_val_data_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(12),
      I1 => \^q\(0),
      I2 => y_as_out,
      O => out_val_data_nxt_c(12)
    );
\out_val_data_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(13),
      I1 => \^q\(1),
      I2 => y_as_out,
      O => out_val_data_nxt_c(13)
    );
\out_val_data_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(14),
      I1 => \^q\(2),
      I2 => y_as_out,
      O => out_val_data_nxt_c(14)
    );
\out_val_data_r[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(15),
      I1 => \^q\(3),
      I2 => y_as_out,
      O => out_val_data_nxt_c(15)
    );
\out_val_data_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(1),
      I1 => err(1),
      I2 => y_as_out,
      O => out_val_data_nxt_c(1)
    );
\out_val_data_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(2),
      I1 => err(2),
      I2 => y_as_out,
      O => out_val_data_nxt_c(2)
    );
\out_val_data_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(3),
      I1 => err(3),
      I2 => y_as_out,
      O => out_val_data_nxt_c(3)
    );
\out_val_data_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(4),
      I1 => err(4),
      I2 => y_as_out,
      O => out_val_data_nxt_c(4)
    );
\out_val_data_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(5),
      I1 => err(5),
      I2 => y_as_out,
      O => out_val_data_nxt_c(5)
    );
\out_val_data_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(6),
      I1 => err(6),
      I2 => y_as_out,
      O => out_val_data_nxt_c(6)
    );
\out_val_data_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(7),
      I1 => err(7),
      I2 => y_as_out,
      O => out_val_data_nxt_c(7)
    );
\out_val_data_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(8),
      I1 => err(8),
      I2 => y_as_out,
      O => out_val_data_nxt_c(8)
    );
\out_val_data_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => fir_y_r_reg(9),
      I1 => err(9),
      I2 => y_as_out,
      O => out_val_data_nxt_c(9)
    );
\out_val_data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(0),
      Q => \out_val_data_r_reg[15]_0\(0)
    );
\out_val_data_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(10),
      Q => \out_val_data_r_reg[15]_0\(10)
    );
\out_val_data_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(11),
      Q => \out_val_data_r_reg[15]_0\(11)
    );
\out_val_data_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(12),
      Q => \out_val_data_r_reg[15]_0\(12)
    );
\out_val_data_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(13),
      Q => \out_val_data_r_reg[15]_0\(13)
    );
\out_val_data_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(14),
      Q => \out_val_data_r_reg[15]_0\(14)
    );
\out_val_data_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(15),
      Q => \out_val_data_r_reg[15]_0\(15)
    );
\out_val_data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(1),
      Q => \out_val_data_r_reg[15]_0\(1)
    );
\out_val_data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(2),
      Q => \out_val_data_r_reg[15]_0\(2)
    );
\out_val_data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(3),
      Q => \out_val_data_r_reg[15]_0\(3)
    );
\out_val_data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(4),
      Q => \out_val_data_r_reg[15]_0\(4)
    );
\out_val_data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(5),
      Q => \out_val_data_r_reg[15]_0\(5)
    );
\out_val_data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(6),
      Q => \out_val_data_r_reg[15]_0\(6)
    );
\out_val_data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(7),
      Q => \out_val_data_r_reg[15]_0\(7)
    );
\out_val_data_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(8),
      Q => \out_val_data_r_reg[15]_0\(8)
    );
\out_val_data_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \out_val_data_r_reg[15]_1\(0),
      CLR => bram_rst_a,
      D => out_val_data_nxt_c(9),
      Q => \out_val_data_r_reg[15]_0\(9)
    );
\out_val_valid_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \out_val_data_r_reg[15]_1\(0),
      Q => E(0)
    );
prev_products_new_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => h_fetched_ready,
      Q => \^prev_products_new_r\
    );
sum_of_squares_processing_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFAAAAAAAA"
    )
        port map (
      I0 => update_x_sum_of_squares,
      I1 => adaptation_coef_valid_nxt_c,
      I2 => mul_1_new_product_c,
      I3 => mul_n_new_product_c(0),
      I4 => \^prev_products_new_r\,
      I5 => sum_of_squares_processing_r_reg_n_0,
      O => sum_of_squares_processing_r_i_1_n_0
    );
sum_of_squares_processing_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => sum_of_squares_processing_r_i_1_n_0,
      Q => sum_of_squares_processing_r_reg_n_0
    );
x_sum_of_squares_valid_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => adaptation_coef_valid_nxt_c,
      I1 => mul_1_new_product_c,
      I2 => mul_n_new_product_c(0),
      I3 => sum_of_squares_processing_r_reg_n_0,
      I4 => \^x_sum_of_squares_valid\,
      O => x_sum_of_squares_valid_r_i_1_n_0
    );
x_sum_of_squares_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => x_sum_of_squares_valid_r_i_1_n_0,
      Q => \^x_sum_of_squares_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_system_write is
  port (
    bram_rddata_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    h_buff_we_r_reg_0 : out STD_LOGIC;
    \bram_addr_a[11]\ : out STD_LOGIC;
    \control_reg_r_reg[0]_0\ : out STD_LOGIC;
    start : out STD_LOGIC;
    \performed_iters_r_reg[5]\ : out STD_LOGIC;
    \config_reg_r_reg[0]_0\ : out STD_LOGIC;
    performed_iters_en_c : out STD_LOGIC;
    \FSM_sequential_main_flow_fsm_sate_r_reg[2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \config_reg_r_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_coefs_blocks_count_reg_r_reg[2]_0\ : out STD_LOGIC;
    x_fifo_last_read_c : out STD_LOGIC;
    \h_coefs_blocks_count_reg_r_reg[3]_0\ : out STD_LOGIC;
    \h_coefs_blocks_count_reg_r_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_coefs_blocks_count_reg_r_reg[3]_1\ : out STD_LOGIC;
    \h_coefs_blocks_count_reg_r_reg[3]_2\ : out STD_LOGIC;
    \h_coefs_blocks_count_reg_r_reg[4]_0\ : out STD_LOGIC;
    \h_coefs_blocks_count_reg_r_reg[3]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_coefs_blocks_count_reg_r_reg[3]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \config_reg_r_reg[5]_0\ : out STD_LOGIC;
    \config_reg_r_reg[6]_0\ : out STD_LOGIC;
    \config_reg_r_reg[6]_1\ : out STD_LOGIC;
    \config_reg_r_reg[7]_0\ : out STD_LOGIC;
    \config_reg_r_reg[7]_1\ : out STD_LOGIC;
    \config_reg_r_reg[7]_2\ : out STD_LOGIC;
    \config_reg_r_reg[6]_2\ : out STD_LOGIC;
    \config_reg_r_reg[6]_3\ : out STD_LOGIC;
    \config_reg_r_reg[7]_3\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \config_reg_r_reg[5]_1\ : out STD_LOGIC;
    \config_reg_r_reg[6]_4\ : out STD_LOGIC;
    \config_reg_r_reg[6]_5\ : out STD_LOGIC;
    \config_reg_r_reg[7]_4\ : out STD_LOGIC;
    \config_reg_r_reg[7]_5\ : out STD_LOGIC;
    \config_reg_r_reg[7]_6\ : out STD_LOGIC;
    \config_reg_r_reg[6]_6\ : out STD_LOGIC;
    \config_reg_r_reg[6]_7\ : out STD_LOGIC;
    \config_reg_r_reg[7]_7\ : out STD_LOGIC;
    mul_n_b_fract_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \config_reg_r_reg[5]_2\ : out STD_LOGIC;
    \config_reg_r_reg[6]_8\ : out STD_LOGIC;
    \config_reg_r_reg[6]_9\ : out STD_LOGIC;
    \config_reg_r_reg[7]_8\ : out STD_LOGIC;
    \config_reg_r_reg[7]_9\ : out STD_LOGIC;
    \config_reg_r_reg[7]_10\ : out STD_LOGIC;
    \config_reg_r_reg[6]_10\ : out STD_LOGIC;
    \config_reg_r_reg[6]_11\ : out STD_LOGIC;
    \config_reg_r_reg[7]_11\ : out STD_LOGIC;
    mul_n_a_u2_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \config_reg_r_reg[5]_3\ : out STD_LOGIC;
    \config_reg_r_reg[6]_12\ : out STD_LOGIC;
    \config_reg_r_reg[6]_13\ : out STD_LOGIC;
    \config_reg_r_reg[7]_12\ : out STD_LOGIC;
    \config_reg_r_reg[7]_13\ : out STD_LOGIC;
    \config_reg_r_reg[7]_14\ : out STD_LOGIC;
    \config_reg_r_reg[6]_14\ : out STD_LOGIC;
    \config_reg_r_reg[6]_15\ : out STD_LOGIC;
    \config_reg_r_reg[7]_15\ : out STD_LOGIC;
    mul_n_b_fract_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \config_reg_r_reg[5]_4\ : out STD_LOGIC;
    \config_reg_r_reg[6]_16\ : out STD_LOGIC;
    \config_reg_r_reg[6]_17\ : out STD_LOGIC;
    \config_reg_r_reg[7]_16\ : out STD_LOGIC;
    \config_reg_r_reg[7]_17\ : out STD_LOGIC;
    \config_reg_r_reg[7]_18\ : out STD_LOGIC;
    \config_reg_r_reg[6]_18\ : out STD_LOGIC;
    \config_reg_r_reg[6]_19\ : out STD_LOGIC;
    \config_reg_r_reg[7]_19\ : out STD_LOGIC;
    mul_0_a_u2_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \config_reg_r_reg[5]_5\ : out STD_LOGIC;
    \config_reg_r_reg[6]_20\ : out STD_LOGIC;
    \config_reg_r_reg[6]_21\ : out STD_LOGIC;
    \config_reg_r_reg[7]_20\ : out STD_LOGIC;
    \config_reg_r_reg[7]_21\ : out STD_LOGIC;
    \config_reg_r_reg[7]_22\ : out STD_LOGIC;
    \config_reg_r_reg[6]_22\ : out STD_LOGIC;
    \config_reg_r_reg[6]_23\ : out STD_LOGIC;
    \config_reg_r_reg[7]_23\ : out STD_LOGIC;
    mul_0_b_u2_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \config_reg_r_reg[5]_6\ : out STD_LOGIC;
    \config_reg_r_reg[6]_24\ : out STD_LOGIC;
    \config_reg_r_reg[6]_25\ : out STD_LOGIC;
    \config_reg_r_reg[7]_24\ : out STD_LOGIC;
    \config_reg_r_reg[7]_25\ : out STD_LOGIC;
    \config_reg_r_reg[7]_26\ : out STD_LOGIC;
    \config_reg_r_reg[6]_26\ : out STD_LOGIC;
    \config_reg_r_reg[6]_27\ : out STD_LOGIC;
    \config_reg_r_reg[7]_27\ : out STD_LOGIC;
    mul_1_a_u2_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \config_reg_r_reg[5]_7\ : out STD_LOGIC;
    \config_reg_r_reg[6]_28\ : out STD_LOGIC;
    \config_reg_r_reg[6]_29\ : out STD_LOGIC;
    \config_reg_r_reg[7]_28\ : out STD_LOGIC;
    \config_reg_r_reg[7]_29\ : out STD_LOGIC;
    \config_reg_r_reg[7]_30\ : out STD_LOGIC;
    \config_reg_r_reg[6]_30\ : out STD_LOGIC;
    \config_reg_r_reg[6]_31\ : out STD_LOGIC;
    \config_reg_r_reg[7]_31\ : out STD_LOGIC;
    mul_1_b_u2_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \h_buff_waddr_r_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \h_buff_temp_buff_r_reg[3][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_temp_buff_r_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_temp_buff_r_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_temp_buff_r_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mi_reg_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    \bram_rddata_b[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    busy : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    bram_addr_b : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bram_en_a : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_en_b : in STD_LOGIC;
    main_flow_fsm_sate_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adaptation_finished : in STD_LOGIC;
    busy_r_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    busy_r_reg : in STD_LOGIC;
    out_written : in STD_LOGIC;
    fifo_wptr_nxt_c2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_fifo_last_read_d_r_reg : in STD_LOGIC;
    x_fifo_last_read_d_r_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_raddr_r_reg[5]\ : in STD_LOGIC;
    \fifo_raddr_r_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \a_sign_r_reg[14]\ : in STD_LOGIC;
    \a_sign_r_reg[14]_0\ : in STD_LOGIC;
    \a_sign_r_reg[14]_1\ : in STD_LOGIC;
    \a_sign_r_reg[13]\ : in STD_LOGIC;
    \a_sign_r_reg[13]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]\ : in STD_LOGIC;
    \a_sign_r_reg[10]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_1\ : in STD_LOGIC;
    \a_sign_r_reg[5]\ : in STD_LOGIC;
    \a_sign_r_reg[5]_0\ : in STD_LOGIC;
    \a_sign_r_reg[2]\ : in STD_LOGIC;
    \a_sign_r_reg[2]_0\ : in STD_LOGIC;
    \a_sign_r_reg[0]\ : in STD_LOGIC;
    mul_n_a_u2_r : in STD_LOGIC;
    \b_sign_r_reg[14]\ : in STD_LOGIC;
    \b_sign_r_reg[14]_0\ : in STD_LOGIC;
    \b_sign_r_reg[14]_1\ : in STD_LOGIC;
    \b_sign_r_reg[13]\ : in STD_LOGIC;
    \b_sign_r_reg[13]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]\ : in STD_LOGIC;
    \b_sign_r_reg[10]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_1\ : in STD_LOGIC;
    \b_sign_r_reg[5]\ : in STD_LOGIC;
    \b_sign_r_reg[5]_0\ : in STD_LOGIC;
    \b_sign_r_reg[2]\ : in STD_LOGIC;
    \b_sign_r_reg[2]_0\ : in STD_LOGIC;
    \b_sign_r_reg[0]\ : in STD_LOGIC;
    mul_n_b_u2_r : in STD_LOGIC;
    \a_sign_r_reg[14]_2\ : in STD_LOGIC;
    \a_sign_r_reg[14]_3\ : in STD_LOGIC;
    \a_sign_r_reg[14]_4\ : in STD_LOGIC;
    \a_sign_r_reg[13]_1\ : in STD_LOGIC;
    \a_sign_r_reg[13]_2\ : in STD_LOGIC;
    \a_sign_r_reg[10]_2\ : in STD_LOGIC;
    \a_sign_r_reg[10]_3\ : in STD_LOGIC;
    \a_sign_r_reg[10]_4\ : in STD_LOGIC;
    \a_sign_r_reg[5]_1\ : in STD_LOGIC;
    \a_sign_r_reg[5]_2\ : in STD_LOGIC;
    \a_sign_r_reg[2]_1\ : in STD_LOGIC;
    \a_sign_r_reg[2]_2\ : in STD_LOGIC;
    \a_sign_r_reg[0]_0\ : in STD_LOGIC;
    \b_sign_r_reg[14]_2\ : in STD_LOGIC;
    \b_sign_r_reg[14]_3\ : in STD_LOGIC;
    \b_sign_r_reg[14]_4\ : in STD_LOGIC;
    \b_sign_r_reg[13]_1\ : in STD_LOGIC;
    \b_sign_r_reg[13]_2\ : in STD_LOGIC;
    \b_sign_r_reg[10]_2\ : in STD_LOGIC;
    \b_sign_r_reg[10]_3\ : in STD_LOGIC;
    \b_sign_r_reg[10]_4\ : in STD_LOGIC;
    \b_sign_r_reg[5]_1\ : in STD_LOGIC;
    \b_sign_r_reg[5]_2\ : in STD_LOGIC;
    \b_sign_r_reg[2]_1\ : in STD_LOGIC;
    \b_sign_r_reg[2]_2\ : in STD_LOGIC;
    \b_sign_r_reg[0]_0\ : in STD_LOGIC;
    \a_sign_r_reg[14]_5\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \a_sign_r_reg[14]_6\ : in STD_LOGIC;
    \a_sign_r_reg[14]_7\ : in STD_LOGIC;
    mul_0_a_u2_r : in STD_LOGIC;
    \b_sign_r_reg[14]_5\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \b_sign_r_reg[14]_6\ : in STD_LOGIC;
    \b_sign_r_reg[14]_7\ : in STD_LOGIC;
    mul_0_b_u2_r : in STD_LOGIC;
    \a_sign_r_reg[14]_8\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \a_sign_r_reg[14]_9\ : in STD_LOGIC;
    \a_sign_r_reg[14]_10\ : in STD_LOGIC;
    mul_1_a_u2_r : in STD_LOGIC;
    \b_sign_r_reg[14]_8\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \b_sign_r_reg[14]_9\ : in STD_LOGIC;
    \b_sign_r_reg[14]_10\ : in STD_LOGIC;
    mul_1_b_u2_r : in STD_LOGIC;
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_system_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_system_write is
  signal \^fsm_sequential_main_flow_fsm_sate_r_reg[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal access_to_config_reg_c : STD_LOGIC;
  signal access_to_control_reg_c : STD_LOGIC;
  signal access_to_control_reg_prev_r : STD_LOGIC;
  signal access_to_h_coef_blocks_count_reg_c : STD_LOGIC;
  signal access_to_mi_reg_c : STD_LOGIC;
  signal access_to_x_samples_count_reg_c : STD_LOGIC;
  signal \^bram_addr_a[11]\ : STD_LOGIC;
  signal busy_r_i_4_n_0 : STD_LOGIC;
  signal busy_r_i_5_n_0 : STD_LOGIC;
  signal busy_r_i_6_n_0 : STD_LOGIC;
  signal busy_r_i_8_n_0 : STD_LOGIC;
  signal \config_reg_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \^config_reg_r_reg[0]_0\ : STD_LOGIC;
  signal \^config_reg_r_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \control_reg_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_raddr_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_raddr_r[6]_i_6_n_0\ : STD_LOGIC;
  signal fifo_wptr_nxt_c2_carry_i_5_n_0 : STD_LOGIC;
  signal fifo_wptr_nxt_c2_carry_i_6_n_0 : STD_LOGIC;
  signal h_buff_temp_buff_r : STD_LOGIC;
  signal \h_buff_temp_buff_r[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \h_buff_temp_buff_r[2][15]_i_1_n_0\ : STD_LOGIC;
  signal h_buff_waddr_en_c : STD_LOGIC;
  signal h_buff_writes_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \h_buff_writes_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \h_buff_writes_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal h_coefs_blocks : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \^h_coefs_blocks_count_reg_r_reg[2]_0\ : STD_LOGIC;
  signal \^h_coefs_blocks_count_reg_r_reg[2]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^h_coefs_blocks_count_reg_r_reg[3]_0\ : STD_LOGIC;
  signal \mi_reg_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \mi_reg_r[15]_i_3_n_0\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \performed_iters_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \^performed_iters_r_reg[5]\ : STD_LOGIC;
  signal prev_access_to_out_buff_r : STD_LOGIC;
  signal prev_access_to_out_buff_r_i_2_n_0 : STD_LOGIC;
  signal \^start\ : STD_LOGIC;
  signal x_count : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal x_fifo_last_read_d_r_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_sign_r[4]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \a_sign_r[4]_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \a_sign_r[4]_i_2__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \a_sign_r[4]_i_2__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \a_sign_r[5]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \a_sign_r[5]_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \a_sign_r[5]_i_2__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \a_sign_r[5]_i_2__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \a_sign_r[8]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \a_sign_r[8]_i_2__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \a_sign_r[8]_i_2__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \a_sign_r[8]_i_2__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \a_sign_r[9]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \a_sign_r[9]_i_2__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \a_sign_r[9]_i_2__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \a_sign_r[9]_i_2__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \b_sign_r[4]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \b_sign_r[4]_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \b_sign_r[4]_i_2__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \b_sign_r[4]_i_2__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \b_sign_r[5]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \b_sign_r[5]_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \b_sign_r[5]_i_2__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \b_sign_r[5]_i_2__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \b_sign_r[8]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \b_sign_r[8]_i_2__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \b_sign_r[8]_i_2__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \b_sign_r[8]_i_2__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \b_sign_r[9]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \b_sign_r[9]_i_2__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \b_sign_r[9]_i_2__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \b_sign_r[9]_i_2__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of bram_rdata_c : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bram_rddata_b[10]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \bram_rddata_b[11]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \bram_rddata_b[12]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bram_rddata_b[13]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bram_rddata_b[14]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \bram_rddata_b[15]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \bram_rddata_b[1]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bram_rddata_b[2]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \bram_rddata_b[3]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \bram_rddata_b[4]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bram_rddata_b[5]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bram_rddata_b[6]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \bram_rddata_b[7]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \bram_rddata_b[8]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \bram_rddata_b[9]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of busy_r_i_6 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of busy_r_i_8 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of calculate_adaptation_coef_r_i_2 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of fifo_wptr_nxt_c2_carry_i_5 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of fifo_wptr_nxt_c2_carry_i_6 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of fifo_wptr_nxt_c2_carry_i_7 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of h_buff_last_read_d_r_i_4 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \h_buff_writes_cnt_r[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \h_buff_writes_cnt_r[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \performed_iters_r[6]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of x_fifo_last_read_d_r_i_2 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of x_fifo_last_read_d_r_i_4 : label is "soft_lutpair154";
begin
  \FSM_sequential_main_flow_fsm_sate_r_reg[2]\ <= \^fsm_sequential_main_flow_fsm_sate_r_reg[2]\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \bram_addr_a[11]\ <= \^bram_addr_a[11]\;
  \config_reg_r_reg[0]_0\ <= \^config_reg_r_reg[0]_0\;
  \config_reg_r_reg[8]_0\(8 downto 0) <= \^config_reg_r_reg[8]_0\(8 downto 0);
  \h_coefs_blocks_count_reg_r_reg[2]_0\ <= \^h_coefs_blocks_count_reg_r_reg[2]_0\;
  \h_coefs_blocks_count_reg_r_reg[2]_1\(2 downto 0) <= \^h_coefs_blocks_count_reg_r_reg[2]_1\(2 downto 0);
  \h_coefs_blocks_count_reg_r_reg[3]_0\ <= \^h_coefs_blocks_count_reg_r_reg[3]_0\;
  \performed_iters_r_reg[5]\ <= \^performed_iters_r_reg[5]\;
  start <= \^start\;
\FSM_sequential_main_flow_fsm_sate_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F000002222"
    )
        port map (
      I0 => \^start\,
      I1 => main_flow_fsm_sate_r(1),
      I2 => \^performed_iters_r_reg[5]\,
      I3 => \^config_reg_r_reg[0]_0\,
      I4 => main_flow_fsm_sate_r(2),
      I5 => main_flow_fsm_sate_r(0),
      O => \control_reg_r_reg[0]_0\
    );
\a_sign_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => mul_n_a_u2_r,
      I1 => \^config_reg_r_reg[8]_0\(8),
      I2 => \^config_reg_r_reg[8]_0\(7),
      I3 => \^config_reg_r_reg[8]_0\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[0]\,
      O => D(0)
    );
\a_sign_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => mul_n_a_u2_r,
      I1 => \^config_reg_r_reg[8]_0\(8),
      I2 => \^config_reg_r_reg[8]_0\(7),
      I3 => \^config_reg_r_reg[8]_0\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[0]_0\,
      O => mul_n_a_u2_r_reg(0)
    );
\a_sign_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => mul_0_a_u2_r,
      I1 => \^config_reg_r_reg[8]_0\(8),
      I2 => \^config_reg_r_reg[8]_0\(7),
      I3 => \^config_reg_r_reg[8]_0\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[14]_5\(0),
      O => mul_0_a_u2_r_reg(0)
    );
\a_sign_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => mul_1_a_u2_r,
      I1 => \^config_reg_r_reg[8]_0\(8),
      I2 => \^config_reg_r_reg[8]_0\(7),
      I3 => \^config_reg_r_reg[8]_0\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[14]_8\(0),
      O => mul_1_a_u2_r_reg(0)
    );
\a_sign_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \a_sign_r_reg[10]\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[10]_0\,
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[10]_1\,
      O => \config_reg_r_reg[7]_0\
    );
\a_sign_r[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \a_sign_r_reg[10]_2\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[10]_3\,
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[10]_4\,
      O => \config_reg_r_reg[7]_8\
    );
\a_sign_r[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \a_sign_r_reg[14]_5\(7),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[14]_5\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[14]_5\(5),
      O => \config_reg_r_reg[7]_16\
    );
\a_sign_r[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \a_sign_r_reg[14]_8\(7),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[14]_8\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[14]_8\(5),
      O => \config_reg_r_reg[7]_24\
    );
\a_sign_r[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \a_sign_r_reg[13]_0\,
      I3 => \^config_reg_r_reg[8]_0\(7),
      I4 => \a_sign_r_reg[14]_1\,
      O => \config_reg_r_reg[6]_1\
    );
\a_sign_r[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \a_sign_r_reg[13]_2\,
      I3 => \^config_reg_r_reg[8]_0\(7),
      I4 => \a_sign_r_reg[14]_4\,
      O => \config_reg_r_reg[6]_9\
    );
\a_sign_r[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \a_sign_r_reg[14]_5\(8),
      I3 => \^config_reg_r_reg[8]_0\(7),
      I4 => \a_sign_r_reg[14]_7\,
      O => \config_reg_r_reg[6]_17\
    );
\a_sign_r[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \a_sign_r_reg[14]_8\(8),
      I3 => \^config_reg_r_reg[8]_0\(7),
      I4 => \a_sign_r_reg[14]_10\,
      O => \config_reg_r_reg[6]_25\
    );
\a_sign_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989DFFFF989D0000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \a_sign_r_reg[13]\,
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[13]_0\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \a_sign_r_reg[14]_1\,
      O => \config_reg_r_reg[6]_0\
    );
\a_sign_r[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989DFFFF989D0000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \a_sign_r_reg[13]_1\,
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[13]_2\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \a_sign_r_reg[14]_4\,
      O => \config_reg_r_reg[6]_8\
    );
\a_sign_r[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989DFFFF989D0000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \a_sign_r_reg[14]_5\(9),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[14]_5\(8),
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \a_sign_r_reg[14]_7\,
      O => \config_reg_r_reg[6]_16\
    );
\a_sign_r[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989DFFFF989D0000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \a_sign_r_reg[14]_8\(9),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[14]_8\(8),
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \a_sign_r_reg[14]_10\,
      O => \config_reg_r_reg[6]_24\
    );
\a_sign_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(5),
      I1 => \a_sign_r_reg[14]\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[14]_0\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \a_sign_r_reg[14]_1\,
      O => \config_reg_r_reg[5]_0\
    );
\a_sign_r[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(5),
      I1 => \a_sign_r_reg[14]_2\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[14]_3\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \a_sign_r_reg[14]_4\,
      O => \config_reg_r_reg[5]_2\
    );
\a_sign_r[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(5),
      I1 => \a_sign_r_reg[14]_5\(10),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[14]_6\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \a_sign_r_reg[14]_7\,
      O => \config_reg_r_reg[5]_4\
    );
\a_sign_r[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(5),
      I1 => \a_sign_r_reg[14]_8\(10),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[14]_9\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \a_sign_r_reg[14]_10\,
      O => \config_reg_r_reg[5]_6\
    );
\a_sign_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \a_sign_r_reg[2]\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[2]_0\,
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[0]\,
      O => \config_reg_r_reg[7]_3\
    );
\a_sign_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \a_sign_r_reg[2]_1\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[2]_2\,
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[0]_0\,
      O => \config_reg_r_reg[7]_11\
    );
\a_sign_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \a_sign_r_reg[14]_5\(2),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[14]_5\(1),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[14]_5\(0),
      O => \config_reg_r_reg[7]_19\
    );
\a_sign_r[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \a_sign_r_reg[14]_8\(2),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \a_sign_r_reg[14]_8\(1),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \a_sign_r_reg[14]_8\(0),
      O => \config_reg_r_reg[7]_27\
    );
\a_sign_r[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \a_sign_r_reg[5]_0\,
      O => \config_reg_r_reg[6]_3\
    );
\a_sign_r[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \a_sign_r_reg[5]_2\,
      O => \config_reg_r_reg[6]_11\
    );
\a_sign_r[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \a_sign_r_reg[14]_5\(3),
      O => \config_reg_r_reg[6]_19\
    );
\a_sign_r[4]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \a_sign_r_reg[14]_8\(3),
      O => \config_reg_r_reg[6]_27\
    );
\a_sign_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"989D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \a_sign_r_reg[5]\,
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[5]_0\,
      O => \config_reg_r_reg[6]_2\
    );
\a_sign_r[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"989D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \a_sign_r_reg[5]_1\,
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[5]_2\,
      O => \config_reg_r_reg[6]_10\
    );
\a_sign_r[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"989D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \a_sign_r_reg[14]_5\(4),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[14]_5\(3),
      O => \config_reg_r_reg[6]_18\
    );
\a_sign_r[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"989D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \a_sign_r_reg[14]_8\(4),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[14]_8\(3),
      O => \config_reg_r_reg[6]_26\
    );
\a_sign_r[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[10]_1\,
      O => \config_reg_r_reg[7]_2\
    );
\a_sign_r[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[10]_4\,
      O => \config_reg_r_reg[7]_10\
    );
\a_sign_r[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[14]_5\(5),
      O => \config_reg_r_reg[7]_18\
    );
\a_sign_r[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \a_sign_r_reg[14]_8\(5),
      O => \config_reg_r_reg[7]_26\
    );
\a_sign_r[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E0E1F1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \a_sign_r_reg[10]_0\,
      I3 => \^config_reg_r_reg[8]_0\(5),
      I4 => \a_sign_r_reg[10]_1\,
      O => \config_reg_r_reg[7]_1\
    );
\a_sign_r[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E0E1F1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \a_sign_r_reg[10]_3\,
      I3 => \^config_reg_r_reg[8]_0\(5),
      I4 => \a_sign_r_reg[10]_4\,
      O => \config_reg_r_reg[7]_9\
    );
\a_sign_r[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E0E1F1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \a_sign_r_reg[14]_5\(6),
      I3 => \^config_reg_r_reg[8]_0\(5),
      I4 => \a_sign_r_reg[14]_5\(5),
      O => \config_reg_r_reg[7]_17\
    );
\a_sign_r[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E0E1F1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \a_sign_r_reg[14]_8\(6),
      I3 => \^config_reg_r_reg[8]_0\(5),
      I4 => \a_sign_r_reg[14]_8\(5),
      O => \config_reg_r_reg[7]_25\
    );
access_to_control_reg_prev_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => \config_reg_r[8]_i_2_n_0\,
      O => access_to_control_reg_c
    );
access_to_control_reg_prev_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => access_to_control_reg_c,
      Q => access_to_control_reg_prev_r
    );
\b_sign_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => mul_n_b_u2_r,
      I1 => \^config_reg_r_reg[8]_0\(8),
      I2 => \^config_reg_r_reg[8]_0\(7),
      I3 => \^config_reg_r_reg[8]_0\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[0]\,
      O => mul_n_b_fract_r_reg(0)
    );
\b_sign_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => mul_n_b_u2_r,
      I1 => \^config_reg_r_reg[8]_0\(8),
      I2 => \^config_reg_r_reg[8]_0\(7),
      I3 => \^config_reg_r_reg[8]_0\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[0]_0\,
      O => mul_n_b_fract_r_reg_0(0)
    );
\b_sign_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => mul_0_b_u2_r,
      I1 => \^config_reg_r_reg[8]_0\(8),
      I2 => \^config_reg_r_reg[8]_0\(7),
      I3 => \^config_reg_r_reg[8]_0\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[14]_5\(0),
      O => mul_0_b_u2_r_reg(0)
    );
\b_sign_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => mul_1_b_u2_r,
      I1 => \^config_reg_r_reg[8]_0\(8),
      I2 => \^config_reg_r_reg[8]_0\(7),
      I3 => \^config_reg_r_reg[8]_0\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[14]_8\(0),
      O => mul_1_b_u2_r_reg(0)
    );
\b_sign_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \b_sign_r_reg[10]\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[10]_0\,
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[10]_1\,
      O => \config_reg_r_reg[7]_4\
    );
\b_sign_r[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \b_sign_r_reg[10]_2\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[10]_3\,
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[10]_4\,
      O => \config_reg_r_reg[7]_12\
    );
\b_sign_r[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \b_sign_r_reg[14]_5\(7),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[14]_5\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[14]_5\(5),
      O => \config_reg_r_reg[7]_20\
    );
\b_sign_r[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \b_sign_r_reg[14]_8\(7),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[14]_8\(6),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[14]_8\(5),
      O => \config_reg_r_reg[7]_28\
    );
\b_sign_r[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \b_sign_r_reg[13]_0\,
      I3 => \^config_reg_r_reg[8]_0\(7),
      I4 => \b_sign_r_reg[14]_1\,
      O => \config_reg_r_reg[6]_5\
    );
\b_sign_r[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \b_sign_r_reg[13]_2\,
      I3 => \^config_reg_r_reg[8]_0\(7),
      I4 => \b_sign_r_reg[14]_4\,
      O => \config_reg_r_reg[6]_13\
    );
\b_sign_r[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \b_sign_r_reg[14]_5\(8),
      I3 => \^config_reg_r_reg[8]_0\(7),
      I4 => \b_sign_r_reg[14]_7\,
      O => \config_reg_r_reg[6]_21\
    );
\b_sign_r[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \b_sign_r_reg[14]_8\(8),
      I3 => \^config_reg_r_reg[8]_0\(7),
      I4 => \b_sign_r_reg[14]_10\,
      O => \config_reg_r_reg[6]_29\
    );
\b_sign_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989DFFFF989D0000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \b_sign_r_reg[13]\,
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[13]_0\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \b_sign_r_reg[14]_1\,
      O => \config_reg_r_reg[6]_4\
    );
\b_sign_r[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989DFFFF989D0000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \b_sign_r_reg[13]_1\,
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[13]_2\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \b_sign_r_reg[14]_4\,
      O => \config_reg_r_reg[6]_12\
    );
\b_sign_r[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989DFFFF989D0000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \b_sign_r_reg[14]_5\(9),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[14]_5\(8),
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \b_sign_r_reg[14]_7\,
      O => \config_reg_r_reg[6]_20\
    );
\b_sign_r[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989DFFFF989D0000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \b_sign_r_reg[14]_8\(9),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[14]_8\(8),
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \b_sign_r_reg[14]_10\,
      O => \config_reg_r_reg[6]_28\
    );
\b_sign_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(5),
      I1 => \b_sign_r_reg[14]\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[14]_0\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \b_sign_r_reg[14]_1\,
      O => \config_reg_r_reg[5]_1\
    );
\b_sign_r[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(5),
      I1 => \b_sign_r_reg[14]_2\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[14]_3\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \b_sign_r_reg[14]_4\,
      O => \config_reg_r_reg[5]_3\
    );
\b_sign_r[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(5),
      I1 => \b_sign_r_reg[14]_5\(10),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[14]_6\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \b_sign_r_reg[14]_7\,
      O => \config_reg_r_reg[5]_5\
    );
\b_sign_r[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(5),
      I1 => \b_sign_r_reg[14]_8\(10),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[14]_9\,
      I4 => \^config_reg_r_reg[8]_0\(7),
      I5 => \b_sign_r_reg[14]_10\,
      O => \config_reg_r_reg[5]_7\
    );
\b_sign_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \b_sign_r_reg[2]\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[2]_0\,
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[0]\,
      O => \config_reg_r_reg[7]_7\
    );
\b_sign_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \b_sign_r_reg[2]_1\,
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[2]_2\,
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[0]_0\,
      O => \config_reg_r_reg[7]_15\
    );
\b_sign_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \b_sign_r_reg[14]_5\(2),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[14]_5\(1),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[14]_5\(0),
      O => \config_reg_r_reg[7]_23\
    );
\b_sign_r[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CD9898C8CD9D9D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \b_sign_r_reg[14]_8\(2),
      I2 => \^config_reg_r_reg[8]_0\(6),
      I3 => \b_sign_r_reg[14]_8\(1),
      I4 => \^config_reg_r_reg[8]_0\(5),
      I5 => \b_sign_r_reg[14]_8\(0),
      O => \config_reg_r_reg[7]_31\
    );
\b_sign_r[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \b_sign_r_reg[5]_0\,
      O => \config_reg_r_reg[6]_7\
    );
\b_sign_r[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \b_sign_r_reg[5]_2\,
      O => \config_reg_r_reg[6]_15\
    );
\b_sign_r[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \b_sign_r_reg[14]_5\(3),
      O => \config_reg_r_reg[6]_23\
    );
\b_sign_r[4]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \^config_reg_r_reg[8]_0\(5),
      I2 => \b_sign_r_reg[14]_8\(3),
      O => \config_reg_r_reg[6]_31\
    );
\b_sign_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"989D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \b_sign_r_reg[5]\,
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[5]_0\,
      O => \config_reg_r_reg[6]_6\
    );
\b_sign_r[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"989D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \b_sign_r_reg[5]_1\,
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[5]_2\,
      O => \config_reg_r_reg[6]_14\
    );
\b_sign_r[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"989D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \b_sign_r_reg[14]_5\(4),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[14]_5\(3),
      O => \config_reg_r_reg[6]_22\
    );
\b_sign_r[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"989D"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(6),
      I1 => \b_sign_r_reg[14]_8\(4),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[14]_8\(3),
      O => \config_reg_r_reg[6]_30\
    );
\b_sign_r[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[10]_1\,
      O => \config_reg_r_reg[7]_6\
    );
\b_sign_r[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[10]_4\,
      O => \config_reg_r_reg[7]_14\
    );
\b_sign_r[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[14]_5\(5),
      O => \config_reg_r_reg[7]_22\
    );
\b_sign_r[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \^config_reg_r_reg[8]_0\(5),
      I3 => \b_sign_r_reg[14]_8\(5),
      O => \config_reg_r_reg[7]_30\
    );
\b_sign_r[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E0E1F1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \b_sign_r_reg[10]_0\,
      I3 => \^config_reg_r_reg[8]_0\(5),
      I4 => \b_sign_r_reg[10]_1\,
      O => \config_reg_r_reg[7]_5\
    );
\b_sign_r[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E0E1F1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \b_sign_r_reg[10]_3\,
      I3 => \^config_reg_r_reg[8]_0\(5),
      I4 => \b_sign_r_reg[10]_4\,
      O => \config_reg_r_reg[7]_13\
    );
\b_sign_r[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E0E1F1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \b_sign_r_reg[14]_5\(6),
      I3 => \^config_reg_r_reg[8]_0\(5),
      I4 => \b_sign_r_reg[14]_5\(5),
      O => \config_reg_r_reg[7]_21\
    );
\b_sign_r[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E0E1F1"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(7),
      I1 => \^config_reg_r_reg[8]_0\(6),
      I2 => \b_sign_r_reg[14]_8\(6),
      I3 => \^config_reg_r_reg[8]_0\(5),
      I4 => \b_sign_r_reg[14]_8\(5),
      O => \config_reg_r_reg[7]_29\
    );
bram_rdata_c: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \bram_rddata_b[15]\(0),
      I1 => busy,
      I2 => prev_access_to_out_buff_r,
      O => bram_rddata_b(0)
    );
\bram_rddata_b[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(10),
      O => bram_rddata_b(10)
    );
\bram_rddata_b[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(11),
      O => bram_rddata_b(11)
    );
\bram_rddata_b[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(12),
      O => bram_rddata_b(12)
    );
\bram_rddata_b[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(13),
      O => bram_rddata_b(13)
    );
\bram_rddata_b[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(14),
      O => bram_rddata_b(14)
    );
\bram_rddata_b[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(15),
      O => bram_rddata_b(15)
    );
\bram_rddata_b[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(1),
      O => bram_rddata_b(1)
    );
\bram_rddata_b[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(2),
      O => bram_rddata_b(2)
    );
\bram_rddata_b[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(3),
      O => bram_rddata_b(3)
    );
\bram_rddata_b[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(4),
      O => bram_rddata_b(4)
    );
\bram_rddata_b[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(5),
      O => bram_rddata_b(5)
    );
\bram_rddata_b[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(6),
      O => bram_rddata_b(6)
    );
\bram_rddata_b[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(7),
      O => bram_rddata_b(7)
    );
\bram_rddata_b[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(8),
      O => bram_rddata_b(8)
    );
\bram_rddata_b[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => prev_access_to_out_buff_r,
      I1 => \bram_rddata_b[15]\(9),
      O => bram_rddata_b(9)
    );
busy_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFEFDEF"
    )
        port map (
      I0 => busy_r_i_4_n_0,
      I1 => busy_r_i_5_n_0,
      I2 => busy_r_i_6_n_0,
      I3 => busy_r_i_3_0(3),
      I4 => x_count(5),
      I5 => busy_r_reg,
      O => \^performed_iters_r_reg[5]\
    );
busy_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_count(6),
      I1 => busy_r_i_3_0(4),
      O => busy_r_i_4_n_0
    );
busy_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99FFFF9FFF9F99FF"
    )
        port map (
      I0 => x_count(0),
      I1 => busy_r_i_3_0(0),
      I2 => busy_r_i_3_0(1),
      I3 => busy_r_i_8_n_0,
      I4 => x_count(4),
      I5 => busy_r_i_3_0(2),
      O => busy_r_i_5_n_0
    );
busy_r_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => busy_r_i_3_0(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => x_count(4),
      O => busy_r_i_6_n_0
    );
busy_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => busy_r_i_3_0(0),
      I3 => \^q\(2),
      O => busy_r_i_8_n_0
    );
calculate_adaptation_coef_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^config_reg_r_reg[8]_0\(0),
      I1 => \^config_reg_r_reg[8]_0\(1),
      O => \^config_reg_r_reg[0]_0\
    );
\config_reg_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => \config_reg_r[8]_i_2_n_0\,
      O => access_to_config_reg_c
    );
\config_reg_r[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_reg_r[15]_i_2_n_0\,
      I1 => bram_addr_a(2),
      O => \config_reg_r[8]_i_2_n_0\
    );
\config_reg_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(0),
      Q => \^config_reg_r_reg[8]_0\(0)
    );
\config_reg_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(1),
      Q => \^config_reg_r_reg[8]_0\(1)
    );
\config_reg_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(2),
      Q => \^config_reg_r_reg[8]_0\(2)
    );
\config_reg_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(3),
      Q => \^config_reg_r_reg[8]_0\(3)
    );
\config_reg_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(4),
      Q => \^config_reg_r_reg[8]_0\(4)
    );
\config_reg_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(5),
      Q => \^config_reg_r_reg[8]_0\(5)
    );
\config_reg_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(6),
      Q => \^config_reg_r_reg[8]_0\(6)
    );
\config_reg_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(7),
      Q => \^config_reg_r_reg[8]_0\(7)
    );
\config_reg_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_config_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(8),
      Q => \^config_reg_r_reg[8]_0\(8)
    );
\control_reg_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003FFFAAAA8000"
    )
        port map (
      I0 => bram_wrdata_a(0),
      I1 => \config_reg_r[8]_i_2_n_0\,
      I2 => bram_addr_a(0),
      I3 => bram_addr_a(1),
      I4 => access_to_control_reg_prev_r,
      I5 => \^start\,
      O => \control_reg_r[0]_i_1_n_0\
    );
\control_reg_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \control_reg_r[0]_i_1_n_0\,
      Q => \^start\
    );
\fifo_raddr_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8448844884484884"
    )
        port map (
      I0 => \fifo_raddr_r[5]_i_4_n_0\,
      I1 => \fifo_raddr_r_reg[5]\,
      I2 => h_coefs_blocks(3),
      I3 => \fifo_raddr_r_reg[6]\(3),
      I4 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I5 => \fifo_raddr_r_reg[6]\(2),
      O => \h_coefs_blocks_count_reg_r_reg[3]_2\
    );
\fifo_raddr_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFF00FF00FE00E"
    )
        port map (
      I0 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I1 => \fifo_raddr_r_reg[6]\(0),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I3 => \fifo_raddr_r_reg[6]\(2),
      I4 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I5 => \fifo_raddr_r_reg[6]\(1),
      O => \fifo_raddr_r[5]_i_4_n_0\
    );
\fifo_raddr_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8448844884484884"
    )
        port map (
      I0 => \fifo_raddr_r[6]_i_6_n_0\,
      I1 => \fifo_raddr_r_reg[5]\,
      I2 => h_coefs_blocks(4),
      I3 => \fifo_raddr_r_reg[6]\(4),
      I4 => h_coefs_blocks(3),
      I5 => \fifo_raddr_r_reg[6]\(3),
      O => \h_coefs_blocks_count_reg_r_reg[4]_0\
    );
\fifo_raddr_r[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEB82"
    )
        port map (
      I0 => \fifo_raddr_r[5]_i_4_n_0\,
      I1 => h_coefs_blocks(3),
      I2 => \fifo_raddr_r_reg[6]\(3),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => \fifo_raddr_r_reg[6]\(2),
      O => \fifo_raddr_r[6]_i_6_n_0\
    );
\fifo_wptr_nxt_c2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \h_coefs_blocks_count_reg_r_reg[3]_3\(3)
    );
\fifo_wptr_nxt_c2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \h_coefs_blocks_count_reg_r_reg[3]_3\(2)
    );
\fifo_wptr_nxt_c2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \h_coefs_blocks_count_reg_r_reg[3]_3\(1)
    );
\fifo_wptr_nxt_c2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \h_coefs_blocks_count_reg_r_reg[3]_3\(0)
    );
\fifo_wptr_nxt_c2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \h_coefs_blocks_count_reg_r_reg[3]_4\(2)
    );
\fifo_wptr_nxt_c2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \h_coefs_blocks_count_reg_r_reg[3]_4\(1)
    );
\fifo_wptr_nxt_c2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \h_coefs_blocks_count_reg_r_reg[3]_4\(0)
    );
fifo_wptr_nxt_c2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => S(2)
    );
fifo_wptr_nxt_c2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000001FFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      I5 => fifo_wptr_nxt_c2_carry(3),
      O => S(1)
    );
fifo_wptr_nxt_c2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => fifo_wptr_nxt_c2_carry_i_5_n_0,
      I1 => fifo_wptr_nxt_c2_carry(0),
      I2 => fifo_wptr_nxt_c2_carry_i_6_n_0,
      I3 => fifo_wptr_nxt_c2_carry(1),
      I4 => \^h_coefs_blocks_count_reg_r_reg[2]_0\,
      I5 => fifo_wptr_nxt_c2_carry(2),
      O => S(0)
    );
fifo_wptr_nxt_c2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      O => fifo_wptr_nxt_c2_carry_i_5_n_0
    );
fifo_wptr_nxt_c2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      O => fifo_wptr_nxt_c2_carry_i_6_n_0
    );
fifo_wptr_nxt_c2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I3 => h_coefs_blocks(3),
      O => \^h_coefs_blocks_count_reg_r_reg[2]_0\
    );
h_buff_last_read_d_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \h_coefs_blocks_count_reg_r_reg[3]_1\
    );
\h_buff_temp_buff_r[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => \^bram_addr_a[11]\,
      I2 => bram_addr_a(8),
      I3 => h_buff_writes_cnt_r(1),
      I4 => h_buff_writes_cnt_r(0),
      O => \h_buff_temp_buff_r[1][15]_i_1_n_0\
    );
\h_buff_temp_buff_r[2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => \^bram_addr_a[11]\,
      I2 => bram_addr_a(8),
      I3 => h_buff_writes_cnt_r(0),
      I4 => h_buff_writes_cnt_r(1),
      O => \h_buff_temp_buff_r[2][15]_i_1_n_0\
    );
\h_buff_temp_buff_r_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(0),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(0)
    );
\h_buff_temp_buff_r_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(10),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(10)
    );
\h_buff_temp_buff_r_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(11),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(11)
    );
\h_buff_temp_buff_r_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(12),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(12)
    );
\h_buff_temp_buff_r_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(13),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(13)
    );
\h_buff_temp_buff_r_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(14),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(14)
    );
\h_buff_temp_buff_r_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(15),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(15)
    );
\h_buff_temp_buff_r_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(1),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(1)
    );
\h_buff_temp_buff_r_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(2),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(2)
    );
\h_buff_temp_buff_r_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(3),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(3)
    );
\h_buff_temp_buff_r_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(4),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(4)
    );
\h_buff_temp_buff_r_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(5),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(5)
    );
\h_buff_temp_buff_r_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(6),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(6)
    );
\h_buff_temp_buff_r_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(7),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(7)
    );
\h_buff_temp_buff_r_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(8),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(8)
    );
\h_buff_temp_buff_r_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(9),
      Q => \h_buff_temp_buff_r_reg[0][15]_0\(9)
    );
\h_buff_temp_buff_r_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(0),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(0)
    );
\h_buff_temp_buff_r_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(10),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(10)
    );
\h_buff_temp_buff_r_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(11),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(11)
    );
\h_buff_temp_buff_r_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(12),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(12)
    );
\h_buff_temp_buff_r_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(13),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(13)
    );
\h_buff_temp_buff_r_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(14),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(14)
    );
\h_buff_temp_buff_r_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(15),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(15)
    );
\h_buff_temp_buff_r_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(1),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(1)
    );
\h_buff_temp_buff_r_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(2),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(2)
    );
\h_buff_temp_buff_r_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(3),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(3)
    );
\h_buff_temp_buff_r_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(4),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(4)
    );
\h_buff_temp_buff_r_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(5),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(5)
    );
\h_buff_temp_buff_r_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(6),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(6)
    );
\h_buff_temp_buff_r_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(7),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(7)
    );
\h_buff_temp_buff_r_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(8),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(8)
    );
\h_buff_temp_buff_r_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[1][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(9),
      Q => \h_buff_temp_buff_r_reg[1][15]_0\(9)
    );
\h_buff_temp_buff_r_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(0),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(0)
    );
\h_buff_temp_buff_r_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(10),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(10)
    );
\h_buff_temp_buff_r_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(11),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(11)
    );
\h_buff_temp_buff_r_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(12),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(12)
    );
\h_buff_temp_buff_r_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(13),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(13)
    );
\h_buff_temp_buff_r_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(14),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(14)
    );
\h_buff_temp_buff_r_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(15),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(15)
    );
\h_buff_temp_buff_r_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(1),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(1)
    );
\h_buff_temp_buff_r_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(2),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(2)
    );
\h_buff_temp_buff_r_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(3),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(3)
    );
\h_buff_temp_buff_r_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(4),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(4)
    );
\h_buff_temp_buff_r_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(5),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(5)
    );
\h_buff_temp_buff_r_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(6),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(6)
    );
\h_buff_temp_buff_r_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(7),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(7)
    );
\h_buff_temp_buff_r_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(8),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(8)
    );
\h_buff_temp_buff_r_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \h_buff_temp_buff_r[2][15]_i_1_n_0\,
      CLR => bram_rst_a,
      D => bram_wrdata_a(9),
      Q => \h_buff_temp_buff_r_reg[2][15]_0\(9)
    );
\h_buff_temp_buff_r_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(0),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(0)
    );
\h_buff_temp_buff_r_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(10),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(10)
    );
\h_buff_temp_buff_r_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(11),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(11)
    );
\h_buff_temp_buff_r_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(12),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(12)
    );
\h_buff_temp_buff_r_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(13),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(13)
    );
\h_buff_temp_buff_r_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(14),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(14)
    );
\h_buff_temp_buff_r_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(15),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(15)
    );
\h_buff_temp_buff_r_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(1),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(1)
    );
\h_buff_temp_buff_r_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(2),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(2)
    );
\h_buff_temp_buff_r_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(3),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(3)
    );
\h_buff_temp_buff_r_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(4),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(4)
    );
\h_buff_temp_buff_r_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(5),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(5)
    );
\h_buff_temp_buff_r_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(6),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(6)
    );
\h_buff_temp_buff_r_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(7),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(7)
    );
\h_buff_temp_buff_r_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(8),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(8)
    );
\h_buff_temp_buff_r_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_temp_buff_r,
      CLR => bram_rst_a,
      D => bram_wrdata_a(9),
      Q => \h_buff_temp_buff_r_reg[3][15]_0\(9)
    );
\h_buff_waddr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => \^bram_addr_a[11]\,
      I2 => bram_addr_a(8),
      I3 => h_buff_writes_cnt_r(1),
      I4 => h_buff_writes_cnt_r(0),
      O => h_buff_waddr_en_c
    );
\h_buff_waddr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_addr_a(2),
      Q => \h_buff_waddr_r_reg[4]_0\(0)
    );
\h_buff_waddr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_addr_a(3),
      Q => \h_buff_waddr_r_reg[4]_0\(1)
    );
\h_buff_waddr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_addr_a(4),
      Q => \h_buff_waddr_r_reg[4]_0\(2)
    );
\h_buff_waddr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_addr_a(5),
      Q => \h_buff_waddr_r_reg[4]_0\(3)
    );
\h_buff_waddr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => h_buff_waddr_en_c,
      CLR => bram_rst_a,
      D => bram_addr_a(6),
      Q => \h_buff_waddr_r_reg[4]_0\(4)
    );
h_buff_we_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => \^bram_addr_a[11]\,
      I2 => bram_addr_a(8),
      I3 => h_buff_writes_cnt_r(1),
      I4 => h_buff_writes_cnt_r(0),
      O => h_buff_temp_buff_r
    );
h_buff_we_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => h_buff_temp_buff_r,
      Q => h_buff_we_r_reg_0
    );
\h_buff_writes_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => \^bram_addr_a[11]\,
      I2 => bram_addr_a(8),
      I3 => h_buff_writes_cnt_r(0),
      O => \h_buff_writes_cnt_r[0]_i_1_n_0\
    );
\h_buff_writes_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => \^bram_addr_a[11]\,
      I2 => bram_addr_a(8),
      I3 => h_buff_writes_cnt_r(0),
      I4 => h_buff_writes_cnt_r(1),
      O => \h_buff_writes_cnt_r[1]_i_1_n_0\
    );
\h_buff_writes_cnt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => bram_addr_a(9),
      I1 => bram_en_a,
      I2 => bram_we_a(2),
      I3 => bram_we_a(3),
      I4 => bram_we_a(0),
      I5 => bram_we_a(1),
      O => \^bram_addr_a[11]\
    );
\h_buff_writes_cnt_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \h_buff_writes_cnt_r[0]_i_1_n_0\,
      Q => h_buff_writes_cnt_r(0)
    );
\h_buff_writes_cnt_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \h_buff_writes_cnt_r[1]_i_1_n_0\,
      Q => h_buff_writes_cnt_r(1)
    );
\h_coefs_blocks_count_reg_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(1),
      I2 => \config_reg_r[8]_i_2_n_0\,
      O => access_to_h_coef_blocks_count_reg_c
    );
\h_coefs_blocks_count_reg_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_h_coef_blocks_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(0),
      Q => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0)
    );
\h_coefs_blocks_count_reg_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_h_coef_blocks_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(1),
      Q => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1)
    );
\h_coefs_blocks_count_reg_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_h_coef_blocks_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(2),
      Q => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2)
    );
\h_coefs_blocks_count_reg_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_h_coef_blocks_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(3),
      Q => h_coefs_blocks(3)
    );
\h_coefs_blocks_count_reg_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_h_coef_blocks_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(4),
      Q => h_coefs_blocks(4)
    );
\mi_reg_r[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bram_addr_a(0),
      I1 => bram_addr_a(2),
      I2 => bram_addr_a(1),
      I3 => \mi_reg_r[15]_i_2_n_0\,
      O => access_to_mi_reg_c
    );
\mi_reg_r[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => prev_access_to_out_buff_r_i_2_n_0,
      I1 => bram_addr_a(8),
      I2 => bram_addr_a(7),
      I3 => bram_addr_a(9),
      I4 => \mi_reg_r[15]_i_3_n_0\,
      O => \mi_reg_r[15]_i_2_n_0\
    );
\mi_reg_r[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bram_addr_a(6),
      I1 => bram_addr_a(5),
      I2 => bram_addr_a(4),
      I3 => bram_addr_a(3),
      O => \mi_reg_r[15]_i_3_n_0\
    );
\mi_reg_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(0),
      Q => \mi_reg_r_reg[15]_0\(0)
    );
\mi_reg_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(10),
      Q => \mi_reg_r_reg[15]_0\(10)
    );
\mi_reg_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(11),
      Q => \mi_reg_r_reg[15]_0\(11)
    );
\mi_reg_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(12),
      Q => \mi_reg_r_reg[15]_0\(12)
    );
\mi_reg_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(13),
      Q => \mi_reg_r_reg[15]_0\(13)
    );
\mi_reg_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(14),
      Q => \mi_reg_r_reg[15]_0\(14)
    );
\mi_reg_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(15),
      Q => \mi_reg_r_reg[15]_0\(15)
    );
\mi_reg_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(1),
      Q => \mi_reg_r_reg[15]_0\(1)
    );
\mi_reg_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(2),
      Q => \mi_reg_r_reg[15]_0\(2)
    );
\mi_reg_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(3),
      Q => \mi_reg_r_reg[15]_0\(3)
    );
\mi_reg_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(4),
      Q => \mi_reg_r_reg[15]_0\(4)
    );
\mi_reg_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(5),
      Q => \mi_reg_r_reg[15]_0\(5)
    );
\mi_reg_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(6),
      Q => \mi_reg_r_reg[15]_0\(6)
    );
\mi_reg_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(7),
      Q => \mi_reg_r_reg[15]_0\(7)
    );
\mi_reg_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(8),
      Q => \mi_reg_r_reg[15]_0\(8)
    );
\mi_reg_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_mi_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(9),
      Q => \mi_reg_r_reg[15]_0\(9)
    );
\performed_iters_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_sequential_main_flow_fsm_sate_r_reg[2]\,
      I1 => \^start\,
      O => performed_iters_en_c
    );
\performed_iters_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000A020"
    )
        port map (
      I0 => \^performed_iters_r_reg[5]\,
      I1 => main_flow_fsm_sate_r(2),
      I2 => main_flow_fsm_sate_r(0),
      I3 => adaptation_finished,
      I4 => \performed_iters_r[6]_i_5_n_0\,
      O => \^fsm_sequential_main_flow_fsm_sate_r_reg[2]\
    );
\performed_iters_r[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => main_flow_fsm_sate_r(1),
      I1 => out_written,
      I2 => \^config_reg_r_reg[8]_0\(1),
      I3 => \^config_reg_r_reg[8]_0\(0),
      O => \performed_iters_r[6]_i_5_n_0\
    );
prev_access_to_out_buff_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => bram_addr_b(0),
      I1 => bram_addr_b(2),
      I2 => bram_addr_b(1),
      I3 => prev_access_to_out_buff_r_i_2_n_0,
      O => p_10_in
    );
prev_access_to_out_buff_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => bram_en_a,
      I1 => bram_we_a(1),
      I2 => bram_we_a(0),
      I3 => bram_we_a(3),
      I4 => bram_we_a(2),
      I5 => bram_en_b,
      O => prev_access_to_out_buff_r_i_2_n_0
    );
prev_access_to_out_buff_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => p_10_in,
      Q => prev_access_to_out_buff_r
    );
x_fifo_last_read_d_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088008800000"
    )
        port map (
      I0 => x_fifo_last_read_d_r_i_2_n_0,
      I1 => x_fifo_last_read_d_r_reg,
      I2 => fifo_wptr_nxt_c2_carry_i_6_n_0,
      I3 => x_fifo_last_read_d_r_reg_0(0),
      I4 => \^h_coefs_blocks_count_reg_r_reg[3]_0\,
      I5 => x_fifo_last_read_d_r_reg_0(2),
      O => x_fifo_last_read_c
    );
x_fifo_last_read_d_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => x_fifo_last_read_d_r_reg_0(1),
      I1 => h_coefs_blocks(3),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I4 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      O => x_fifo_last_read_d_r_i_2_n_0
    );
x_fifo_last_read_d_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => h_coefs_blocks(3),
      I1 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(1),
      I2 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(0),
      I3 => \^h_coefs_blocks_count_reg_r_reg[2]_1\(2),
      I4 => h_coefs_blocks(4),
      O => \^h_coefs_blocks_count_reg_r_reg[3]_0\
    );
\x_samples_count_reg_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => bram_addr_a(1),
      I1 => bram_addr_a(0),
      I2 => \config_reg_r[8]_i_2_n_0\,
      O => access_to_x_samples_count_reg_c
    );
\x_samples_count_reg_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_x_samples_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(0),
      Q => x_count(0)
    );
\x_samples_count_reg_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_x_samples_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(1),
      Q => \^q\(0)
    );
\x_samples_count_reg_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_x_samples_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(2),
      Q => \^q\(1)
    );
\x_samples_count_reg_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_x_samples_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(3),
      Q => \^q\(2)
    );
\x_samples_count_reg_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_x_samples_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(4),
      Q => x_count(4)
    );
\x_samples_count_reg_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_x_samples_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(5),
      Q => x_count(5)
    );
\x_samples_count_reg_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => access_to_x_samples_count_reg_c,
      CLR => bram_rst_a,
      D => bram_wrdata_a(6),
      Q => x_count(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_x_fifo_buff is
  port (
    x_fifo_samples_ready : out STD_LOGIC;
    x_fifo_last_read_d_d_r_reg_0 : out STD_LOGIC;
    x_fifo_valid : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \fifo_wptr_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    x_fifo_buff_re : out STD_LOGIC;
    d_buff_re : out STD_LOGIC;
    x_fifo_buff_final_we_c : out STD_LOGIC;
    \fifo_read_samples_cnt_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_raddr_r_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_fifo_fsm_state_r_reg[3]_0\ : out STD_LOGIC;
    \curr_x_d_sample_addr_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_fifo_data[0]_27\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_0_addr_r_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \prev_rdata_r_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[1]_28\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[2]_29\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[3]_30\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mi_reg_r_reg[0]\ : out STD_LOGIC;
    \x_thrown_away_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mi_reg_r_reg[1]\ : out STD_LOGIC;
    \mi_reg_r_reg[2]\ : out STD_LOGIC;
    \mi_reg_r_reg[3]\ : out STD_LOGIC;
    \mi_reg_r_reg[4]\ : out STD_LOGIC;
    \mi_reg_r_reg[5]\ : out STD_LOGIC;
    \mi_reg_r_reg[6]\ : out STD_LOGIC;
    \mi_reg_r_reg[7]\ : out STD_LOGIC;
    \mi_reg_r_reg[8]\ : out STD_LOGIC;
    \mi_reg_r_reg[9]\ : out STD_LOGIC;
    \mi_reg_r_reg[10]\ : out STD_LOGIC;
    \mi_reg_r_reg[11]\ : out STD_LOGIC;
    \mi_reg_r_reg[12]\ : out STD_LOGIC;
    \mi_reg_r_reg[13]\ : out STD_LOGIC;
    \mi_reg_r_reg[14]\ : out STD_LOGIC;
    \mi_reg_r_reg[15]\ : out STD_LOGIC;
    \x_0_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \d_sample_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_wptr_nxt_c2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_wptr_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_fifo_last_read_c : in STD_LOGIC;
    reset_out_ptr : in STD_LOGIC;
    busy : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_content_reg_1 : in STD_LOGIC;
    x_fifo_start_outputting_data : in STD_LOGIC;
    x_fifo_get_new_x_d_samples : in STD_LOGIC;
    \fifo_raddr_r_reg[6]_0\ : in STD_LOGIC;
    \fifo_raddr_r_reg[5]_0\ : in STD_LOGIC;
    h_coef_blocks_count : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sorted_data_c__1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[3]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[2]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    muls_fsm_state_nxt_c : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_0_b_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[1]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_thrown_away_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_0_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \d_sample_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_x_fifo_buff;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_x_fifo_buff is
  signal \FSM_onehot_fifo_fsm_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fifo_fsm_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fifo_fsm_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal curr_x_d_sample_addr_en_c : STD_LOGIC;
  signal curr_x_d_sample_addr_nxt_c : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \curr_x_d_sample_addr_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \^curr_x_d_sample_addr_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^d_buff_re\ : STD_LOGIC;
  signal \fifo_fsm_state_nxt_c__4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifo_raddr_en_c : STD_LOGIC;
  signal fifo_raddr_nxt_c : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \fifo_raddr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_raddr_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_raddr_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_raddr_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_raddr_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_raddr_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \^fifo_raddr_r_reg[4]_0\ : STD_LOGIC;
  signal fifo_read_samples_cnt_en_c0 : STD_LOGIC;
  signal fifo_read_samples_cnt_nxt_c : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal fifo_read_samples_cnt_r : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^fifo_read_samples_cnt_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fifo_we_r_i_1_n_0 : STD_LOGIC;
  signal fifo_wptr_nxt_c : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \fifo_wptr_nxt_c2_carry__0_n_0\ : STD_LOGIC;
  signal \fifo_wptr_nxt_c2_carry__0_n_1\ : STD_LOGIC;
  signal \fifo_wptr_nxt_c2_carry__0_n_2\ : STD_LOGIC;
  signal \fifo_wptr_nxt_c2_carry__0_n_3\ : STD_LOGIC;
  signal \fifo_wptr_nxt_c2_carry__1_n_1\ : STD_LOGIC;
  signal \fifo_wptr_nxt_c2_carry__1_n_2\ : STD_LOGIC;
  signal \fifo_wptr_nxt_c2_carry__1_n_3\ : STD_LOGIC;
  signal fifo_wptr_nxt_c2_carry_i_4_n_0 : STD_LOGIC;
  signal fifo_wptr_nxt_c2_carry_n_0 : STD_LOGIC;
  signal fifo_wptr_nxt_c2_carry_n_1 : STD_LOGIC;
  signal fifo_wptr_nxt_c2_carry_n_2 : STD_LOGIC;
  signal fifo_wptr_nxt_c2_carry_n_3 : STD_LOGIC;
  signal \fifo_wptr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_wptr_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \^fifo_wptr_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal first_read_data_en_c : STD_LOGIC;
  signal \first_read_data_r_reg[1]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \first_read_data_r_reg[2]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \first_read_data_r_reg[3]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mul_n_a_r[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][10]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][12]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][14]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \mul_n_a_r[0][9]_i_3_n_0\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal \^prev_rdata_r_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prev_rdata_r_reg[1]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prev_rdata_r_reg[2]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prev_rdata_r_reg[3]_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sorted_data_c__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sorted_data_last_c__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sorted_data_last_c__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\ : STD_LOGIC;
  signal \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\ : STD_LOGIC;
  signal \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\ : STD_LOGIC;
  signal x_0_addr_r : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^x_0_addr_r_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal x_d_re_r_i_1_n_0 : STD_LOGIC;
  signal x_fifo_buff_waddr : STD_LOGIC_VECTOR ( 2 to 2 );
  signal x_fifo_buff_we : STD_LOGIC;
  signal \^x_fifo_last_read_d_d_r_reg_0\ : STD_LOGIC;
  signal x_fifo_last_read_d_r : STD_LOGIC;
  signal x_fifo_re_d_r : STD_LOGIC;
  signal x_fifo_re_r_i_1_n_0 : STD_LOGIC;
  signal x_fifo_re_r_reg_n_0 : STD_LOGIC;
  signal \^x_thrown_away_r_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_fifo_wptr_nxt_c2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fifo_wptr_nxt_c2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fifo_wptr_nxt_c2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_fifo_wptr_nxt_c2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fifo_fsm_state_r[3]_i_1\ : label is "soft_lutpair141";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fifo_fsm_state_r_reg[0]\ : label is "X_FIFO_FSM_PUSH_TO_FIFO:0001,X_FIFO_FSM_FETCH_SAMPLES:0100,X_FIFO_FSM_OUTPUT_SAMPLES:1000,X_FIFO_FSM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fifo_fsm_state_r_reg[1]\ : label is "X_FIFO_FSM_PUSH_TO_FIFO:0001,X_FIFO_FSM_FETCH_SAMPLES:0100,X_FIFO_FSM_OUTPUT_SAMPLES:1000,X_FIFO_FSM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fifo_fsm_state_r_reg[2]\ : label is "X_FIFO_FSM_PUSH_TO_FIFO:0001,X_FIFO_FSM_FETCH_SAMPLES:0100,X_FIFO_FSM_OUTPUT_SAMPLES:1000,X_FIFO_FSM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fifo_fsm_state_r_reg[3]\ : label is "X_FIFO_FSM_PUSH_TO_FIFO:0001,X_FIFO_FSM_FETCH_SAMPLES:0100,X_FIFO_FSM_OUTPUT_SAMPLES:1000,X_FIFO_FSM_IDLE:0010";
  attribute SOFT_HLUTNM of \curr_x_d_sample_addr_r[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \curr_x_d_sample_addr_r[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \curr_x_d_sample_addr_r[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \curr_x_d_sample_addr_r[6]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \fifo_raddr_r[3]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \fifo_raddr_r[4]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fifo_raddr_r[4]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \fifo_raddr_r[5]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fifo_raddr_r[6]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \fifo_raddr_r[6]_i_5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \fifo_read_samples_cnt_r[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \fifo_read_samples_cnt_r[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \fifo_read_samples_cnt_r[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \fifo_read_samples_cnt_r[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \fifo_read_samples_cnt_r[6]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \fifo_wptr_r[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \fifo_wptr_r[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \fifo_wptr_r[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \fifo_wptr_r[5]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \fifo_wptr_r[6]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \fifo_wptr_r[6]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of mem_content_reg_1_i_32 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of x_d_re_r_i_1 : label is "soft_lutpair144";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \curr_x_d_sample_addr_r_reg[6]_0\(6 downto 0) <= \^curr_x_d_sample_addr_r_reg[6]_0\(6 downto 0);
  d_buff_re <= \^d_buff_re\;
  \fifo_raddr_r_reg[4]_0\ <= \^fifo_raddr_r_reg[4]_0\;
  \fifo_read_samples_cnt_r_reg[6]_0\(2 downto 0) <= \^fifo_read_samples_cnt_r_reg[6]_0\(2 downto 0);
  \fifo_wptr_r_reg[6]_0\(5 downto 0) <= \^fifo_wptr_r_reg[6]_0\(5 downto 0);
  \prev_rdata_r_reg[0][15]_0\(15 downto 0) <= \^prev_rdata_r_reg[0][15]_0\(15 downto 0);
  \x_0_addr_r_reg[1]_0\(1 downto 0) <= \^x_0_addr_r_reg[1]_0\(1 downto 0);
  x_fifo_last_read_d_d_r_reg_0 <= \^x_fifo_last_read_d_d_r_reg_0\;
  \x_thrown_away_r_reg[15]_0\(15 downto 0) <= \^x_thrown_away_r_reg[15]_0\(15 downto 0);
\FSM_onehot_fifo_fsm_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAEAAAE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\,
      I2 => x_fifo_start_outputting_data,
      I3 => x_fifo_get_new_x_d_samples,
      I4 => x_fifo_last_read_c,
      I5 => p_0_in6_in,
      O => \FSM_onehot_fifo_fsm_state_r[1]_i_1_n_0\
    );
\FSM_onehot_fifo_fsm_state_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\,
      I1 => x_fifo_get_new_x_d_samples,
      O => \FSM_onehot_fifo_fsm_state_r[2]_i_1_n_0\
    );
\FSM_onehot_fifo_fsm_state_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => x_fifo_last_read_c,
      I1 => p_0_in6_in,
      I2 => x_fifo_get_new_x_d_samples,
      I3 => x_fifo_start_outputting_data,
      I4 => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\,
      O => \FSM_onehot_fifo_fsm_state_r[3]_i_1_n_0\
    );
\FSM_onehot_fifo_fsm_state_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => p_1_in8_in,
      Q => p_1_in5_in
    );
\FSM_onehot_fifo_fsm_state_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      D => \FSM_onehot_fifo_fsm_state_r[1]_i_1_n_0\,
      PRE => bram_rst_a,
      Q => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\
    );
\FSM_onehot_fifo_fsm_state_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \FSM_onehot_fifo_fsm_state_r[2]_i_1_n_0\,
      Q => p_1_in8_in
    );
\FSM_onehot_fifo_fsm_state_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \FSM_onehot_fifo_fsm_state_r[3]_i_1_n_0\,
      Q => p_0_in6_in
    );
\curr_x_d_sample_addr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^curr_x_d_sample_addr_r_reg[6]_0\(0),
      I1 => \^curr_x_d_sample_addr_r_reg[6]_0\(1),
      I2 => reset_out_ptr,
      O => curr_x_d_sample_addr_nxt_c(1)
    );
\curr_x_d_sample_addr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^curr_x_d_sample_addr_r_reg[6]_0\(1),
      I1 => \^curr_x_d_sample_addr_r_reg[6]_0\(0),
      I2 => \^curr_x_d_sample_addr_r_reg[6]_0\(2),
      I3 => reset_out_ptr,
      O => curr_x_d_sample_addr_nxt_c(2)
    );
\curr_x_d_sample_addr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \^curr_x_d_sample_addr_r_reg[6]_0\(2),
      I1 => \^curr_x_d_sample_addr_r_reg[6]_0\(0),
      I2 => \^curr_x_d_sample_addr_r_reg[6]_0\(1),
      I3 => \^curr_x_d_sample_addr_r_reg[6]_0\(3),
      I4 => reset_out_ptr,
      O => curr_x_d_sample_addr_nxt_c(3)
    );
\curr_x_d_sample_addr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^curr_x_d_sample_addr_r_reg[6]_0\(3),
      I1 => \^curr_x_d_sample_addr_r_reg[6]_0\(1),
      I2 => \^curr_x_d_sample_addr_r_reg[6]_0\(0),
      I3 => \^curr_x_d_sample_addr_r_reg[6]_0\(2),
      I4 => \^curr_x_d_sample_addr_r_reg[6]_0\(4),
      I5 => reset_out_ptr,
      O => curr_x_d_sample_addr_nxt_c(4)
    );
\curr_x_d_sample_addr_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \curr_x_d_sample_addr_r[6]_i_3_n_0\,
      I1 => \^curr_x_d_sample_addr_r_reg[6]_0\(5),
      I2 => reset_out_ptr,
      O => curr_x_d_sample_addr_nxt_c(5)
    );
\curr_x_d_sample_addr_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      I3 => reset_out_ptr,
      O => curr_x_d_sample_addr_en_c
    );
\curr_x_d_sample_addr_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^curr_x_d_sample_addr_r_reg[6]_0\(5),
      I1 => \curr_x_d_sample_addr_r[6]_i_3_n_0\,
      I2 => \^curr_x_d_sample_addr_r_reg[6]_0\(6),
      I3 => reset_out_ptr,
      O => curr_x_d_sample_addr_nxt_c(6)
    );
\curr_x_d_sample_addr_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^curr_x_d_sample_addr_r_reg[6]_0\(4),
      I1 => \^curr_x_d_sample_addr_r_reg[6]_0\(2),
      I2 => \^curr_x_d_sample_addr_r_reg[6]_0\(0),
      I3 => \^curr_x_d_sample_addr_r_reg[6]_0\(1),
      I4 => \^curr_x_d_sample_addr_r_reg[6]_0\(3),
      O => \curr_x_d_sample_addr_r[6]_i_3_n_0\
    );
\curr_x_d_sample_addr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => curr_x_d_sample_addr_en_c,
      CLR => bram_rst_a,
      D => D(0),
      Q => \^curr_x_d_sample_addr_r_reg[6]_0\(0)
    );
\curr_x_d_sample_addr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => curr_x_d_sample_addr_en_c,
      CLR => bram_rst_a,
      D => curr_x_d_sample_addr_nxt_c(1),
      Q => \^curr_x_d_sample_addr_r_reg[6]_0\(1)
    );
\curr_x_d_sample_addr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => curr_x_d_sample_addr_en_c,
      CLR => bram_rst_a,
      D => curr_x_d_sample_addr_nxt_c(2),
      Q => \^curr_x_d_sample_addr_r_reg[6]_0\(2)
    );
\curr_x_d_sample_addr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => curr_x_d_sample_addr_en_c,
      CLR => bram_rst_a,
      D => curr_x_d_sample_addr_nxt_c(3),
      Q => \^curr_x_d_sample_addr_r_reg[6]_0\(3)
    );
\curr_x_d_sample_addr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => curr_x_d_sample_addr_en_c,
      CLR => bram_rst_a,
      D => curr_x_d_sample_addr_nxt_c(4),
      Q => \^curr_x_d_sample_addr_r_reg[6]_0\(4)
    );
\curr_x_d_sample_addr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => curr_x_d_sample_addr_en_c,
      CLR => bram_rst_a,
      D => curr_x_d_sample_addr_nxt_c(5),
      Q => \^curr_x_d_sample_addr_r_reg[6]_0\(5)
    );
\curr_x_d_sample_addr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => curr_x_d_sample_addr_en_c,
      CLR => bram_rst_a,
      D => curr_x_d_sample_addr_nxt_c(6),
      Q => \^curr_x_d_sample_addr_r_reg[6]_0\(6)
    );
\d_sample_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(0),
      Q => \d_sample_r_reg[15]_0\(0)
    );
\d_sample_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(10),
      Q => \d_sample_r_reg[15]_0\(10)
    );
\d_sample_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(11),
      Q => \d_sample_r_reg[15]_0\(11)
    );
\d_sample_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(12),
      Q => \d_sample_r_reg[15]_0\(12)
    );
\d_sample_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(13),
      Q => \d_sample_r_reg[15]_0\(13)
    );
\d_sample_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(14),
      Q => \d_sample_r_reg[15]_0\(14)
    );
\d_sample_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(15),
      Q => \d_sample_r_reg[15]_0\(15)
    );
\d_sample_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(1),
      Q => \d_sample_r_reg[15]_0\(1)
    );
\d_sample_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(2),
      Q => \d_sample_r_reg[15]_0\(2)
    );
\d_sample_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(3),
      Q => \d_sample_r_reg[15]_0\(3)
    );
\d_sample_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(4),
      Q => \d_sample_r_reg[15]_0\(4)
    );
\d_sample_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(5),
      Q => \d_sample_r_reg[15]_0\(5)
    );
\d_sample_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(6),
      Q => \d_sample_r_reg[15]_0\(6)
    );
\d_sample_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(7),
      Q => \d_sample_r_reg[15]_0\(7)
    );
\d_sample_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(8),
      Q => \d_sample_r_reg[15]_0\(8)
    );
\d_sample_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \d_sample_r_reg[15]_1\(9),
      Q => \d_sample_r_reg[15]_0\(9)
    );
\fifo_raddr_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888BBB"
    )
        port map (
      I0 => x_0_addr_r(2),
      I1 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I2 => h_coef_blocks_count(0),
      I3 => \^fifo_raddr_r_reg[4]_0\,
      I4 => \^q\(0),
      O => fifo_raddr_nxt_c(2)
    );
\fifo_raddr_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_0_addr_r(3),
      I1 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I2 => \fifo_raddr_r[3]_i_2_n_0\,
      O => fifo_raddr_nxt_c(3)
    );
\fifo_raddr_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A9F00F"
    )
        port map (
      I0 => h_coef_blocks_count(1),
      I1 => h_coef_blocks_count(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^fifo_raddr_r_reg[4]_0\,
      O => \fifo_raddr_r[3]_i_2_n_0\
    );
\fifo_raddr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBB8B8BB"
    )
        port map (
      I0 => x_0_addr_r(4),
      I1 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I2 => \fifo_raddr_r[4]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \fifo_raddr_r[4]_i_3_n_0\,
      I5 => \^fifo_raddr_r_reg[4]_0\,
      O => fifo_raddr_nxt_c(4)
    );
\fifo_raddr_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228822882282882"
    )
        port map (
      I0 => \^fifo_raddr_r_reg[4]_0\,
      I1 => \fifo_raddr_r[4]_i_4_n_0\,
      I2 => h_coef_blocks_count(2),
      I3 => \^q\(2),
      I4 => h_coef_blocks_count(1),
      I5 => \^q\(1),
      O => \fifo_raddr_r[4]_i_2_n_0\
    );
\fifo_raddr_r[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \fifo_raddr_r[4]_i_3_n_0\
    );
\fifo_raddr_r[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \^q\(1),
      I1 => h_coef_blocks_count(1),
      I2 => \^q\(0),
      I3 => h_coef_blocks_count(0),
      O => \fifo_raddr_r[4]_i_4_n_0\
    );
\fifo_raddr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBB8B8BB"
    )
        port map (
      I0 => x_0_addr_r(5),
      I1 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I2 => \fifo_raddr_r_reg[5]_0\,
      I3 => \^q\(3),
      I4 => \fifo_raddr_r[5]_i_3_n_0\,
      I5 => \^fifo_raddr_r_reg[4]_0\,
      O => fifo_raddr_nxt_c(5)
    );
\fifo_raddr_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \fifo_raddr_r[5]_i_3_n_0\
    );
\fifo_raddr_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_read_samples_cnt_en_c0,
      I1 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      O => fifo_raddr_en_c
    );
\fifo_raddr_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B8B8BB"
    )
        port map (
      I0 => x_0_addr_r(6),
      I1 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I2 => \fifo_raddr_r_reg[6]_0\,
      I3 => \^q\(4),
      I4 => \^fifo_raddr_r_reg[4]_0\,
      I5 => \fifo_raddr_r[6]_i_5_n_0\,
      O => fifo_raddr_nxt_c(6)
    );
\fifo_raddr_r[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \^fifo_raddr_r_reg[4]_0\
    );
\fifo_raddr_r[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \fifo_raddr_r[6]_i_5_n_0\
    );
\fifo_raddr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_raddr_en_c,
      CLR => bram_rst_a,
      D => fifo_raddr_nxt_c(2),
      Q => \^q\(0)
    );
\fifo_raddr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_raddr_en_c,
      CLR => bram_rst_a,
      D => fifo_raddr_nxt_c(3),
      Q => \^q\(1)
    );
\fifo_raddr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_raddr_en_c,
      CLR => bram_rst_a,
      D => fifo_raddr_nxt_c(4),
      Q => \^q\(2)
    );
\fifo_raddr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_raddr_en_c,
      CLR => bram_rst_a,
      D => fifo_raddr_nxt_c(5),
      Q => \^q\(3)
    );
\fifo_raddr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_raddr_en_c,
      CLR => bram_rst_a,
      D => fifo_raddr_nxt_c(6),
      Q => \^q\(4)
    );
\fifo_read_samples_cnt_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I1 => fifo_read_samples_cnt_r(2),
      O => fifo_read_samples_cnt_nxt_c(2)
    );
\fifo_read_samples_cnt_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I1 => fifo_read_samples_cnt_r(2),
      I2 => fifo_read_samples_cnt_r(3),
      O => fifo_read_samples_cnt_nxt_c(3)
    );
\fifo_read_samples_cnt_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I1 => fifo_read_samples_cnt_r(2),
      I2 => fifo_read_samples_cnt_r(3),
      I3 => \^fifo_read_samples_cnt_r_reg[6]_0\(0),
      O => fifo_read_samples_cnt_nxt_c(4)
    );
\fifo_read_samples_cnt_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I1 => fifo_read_samples_cnt_r(3),
      I2 => fifo_read_samples_cnt_r(2),
      I3 => \^fifo_read_samples_cnt_r_reg[6]_0\(0),
      I4 => \^fifo_read_samples_cnt_r_reg[6]_0\(1),
      O => fifo_read_samples_cnt_nxt_c(5)
    );
\fifo_read_samples_cnt_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF88C0"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\,
      I2 => x_fifo_start_outputting_data,
      I3 => x_fifo_get_new_x_d_samples,
      I4 => p_0_in6_in,
      I5 => x_fifo_last_read_c,
      O => fifo_read_samples_cnt_en_c0
    );
\fifo_read_samples_cnt_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I1 => \^fifo_read_samples_cnt_r_reg[6]_0\(0),
      I2 => fifo_read_samples_cnt_r(2),
      I3 => fifo_read_samples_cnt_r(3),
      I4 => \^fifo_read_samples_cnt_r_reg[6]_0\(1),
      I5 => \^fifo_read_samples_cnt_r_reg[6]_0\(2),
      O => fifo_read_samples_cnt_nxt_c(6)
    );
\fifo_read_samples_cnt_r[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      O => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\
    );
\fifo_read_samples_cnt_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_read_samples_cnt_en_c0,
      CLR => bram_rst_a,
      D => fifo_read_samples_cnt_nxt_c(2),
      Q => fifo_read_samples_cnt_r(2)
    );
\fifo_read_samples_cnt_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_read_samples_cnt_en_c0,
      CLR => bram_rst_a,
      D => fifo_read_samples_cnt_nxt_c(3),
      Q => fifo_read_samples_cnt_r(3)
    );
\fifo_read_samples_cnt_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_read_samples_cnt_en_c0,
      CLR => bram_rst_a,
      D => fifo_read_samples_cnt_nxt_c(4),
      Q => \^fifo_read_samples_cnt_r_reg[6]_0\(0)
    );
\fifo_read_samples_cnt_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_read_samples_cnt_en_c0,
      CLR => bram_rst_a,
      D => fifo_read_samples_cnt_nxt_c(5),
      Q => \^fifo_read_samples_cnt_r_reg[6]_0\(1)
    );
\fifo_read_samples_cnt_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => fifo_read_samples_cnt_en_c0,
      CLR => bram_rst_a,
      D => fifo_read_samples_cnt_nxt_c(6),
      Q => \^fifo_read_samples_cnt_r_reg[6]_0\(2)
    );
fifo_we_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFB0A00"
    )
        port map (
      I0 => \fifo_fsm_state_nxt_c__4\(1),
      I1 => p_1_in5_in,
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      I3 => p_1_in8_in,
      I4 => x_fifo_buff_we,
      O => fifo_we_r_i_1_n_0
    );
fifo_we_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => fifo_we_r_i_1_n_0,
      Q => x_fifo_buff_we
    );
fifo_wptr_nxt_c2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fifo_wptr_nxt_c2_carry_n_0,
      CO(2) => fifo_wptr_nxt_c2_carry_n_1,
      CO(1) => fifo_wptr_nxt_c2_carry_n_2,
      CO(0) => fifo_wptr_nxt_c2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fifo_wptr_nxt_c2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => fifo_wptr_nxt_c2_carry_i_4_n_0
    );
\fifo_wptr_nxt_c2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => fifo_wptr_nxt_c2_carry_n_0,
      CO(3) => \fifo_wptr_nxt_c2_carry__0_n_0\,
      CO(2) => \fifo_wptr_nxt_c2_carry__0_n_1\,
      CO(1) => \fifo_wptr_nxt_c2_carry__0_n_2\,
      CO(0) => \fifo_wptr_nxt_c2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_fifo_wptr_nxt_c2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \fifo_wptr_nxt_c2_carry__1_0\(3 downto 0)
    );
\fifo_wptr_nxt_c2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_wptr_nxt_c2_carry__0_n_0\,
      CO(3) => \NLW_fifo_wptr_nxt_c2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \fifo_wptr_nxt_c2_carry__1_n_1\,
      CO(1) => \fifo_wptr_nxt_c2_carry__1_n_2\,
      CO(0) => \fifo_wptr_nxt_c2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_fifo_wptr_nxt_c2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \fifo_wptr_r_reg[0]_0\(2 downto 0)
    );
fifo_wptr_nxt_c2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(0),
      I1 => \^fifo_wptr_r_reg[6]_0\(1),
      I2 => h_coef_blocks_count(0),
      I3 => x_fifo_buff_waddr(2),
      O => fifo_wptr_nxt_c2_carry_i_4_n_0
    );
\fifo_wptr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_wptr_nxt_c2_carry__1_n_1\,
      I1 => \^fifo_wptr_r_reg[6]_0\(0),
      O => fifo_wptr_nxt_c(0)
    );
\fifo_wptr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \fifo_wptr_nxt_c2_carry__1_n_1\,
      I1 => \^fifo_wptr_r_reg[6]_0\(0),
      I2 => \^fifo_wptr_r_reg[6]_0\(1),
      O => fifo_wptr_nxt_c(1)
    );
\fifo_wptr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(0),
      I1 => \^fifo_wptr_r_reg[6]_0\(1),
      I2 => \fifo_wptr_nxt_c2_carry__1_n_1\,
      I3 => x_fifo_buff_waddr(2),
      O => fifo_wptr_nxt_c(2)
    );
\fifo_wptr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => x_fifo_buff_waddr(2),
      I1 => \^fifo_wptr_r_reg[6]_0\(1),
      I2 => \^fifo_wptr_r_reg[6]_0\(0),
      I3 => \fifo_wptr_nxt_c2_carry__1_n_1\,
      I4 => \^fifo_wptr_r_reg[6]_0\(2),
      O => fifo_wptr_nxt_c(3)
    );
\fifo_wptr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(2),
      I1 => \^fifo_wptr_r_reg[6]_0\(0),
      I2 => \^fifo_wptr_r_reg[6]_0\(1),
      I3 => x_fifo_buff_waddr(2),
      I4 => \fifo_wptr_nxt_c2_carry__1_n_1\,
      I5 => \^fifo_wptr_r_reg[6]_0\(3),
      O => fifo_wptr_nxt_c(4)
    );
\fifo_wptr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(3),
      I1 => x_fifo_buff_waddr(2),
      I2 => \fifo_wptr_r[5]_i_2_n_0\,
      I3 => \^fifo_wptr_r_reg[6]_0\(2),
      I4 => \fifo_wptr_nxt_c2_carry__1_n_1\,
      I5 => \^fifo_wptr_r_reg[6]_0\(4),
      O => fifo_wptr_nxt_c(5)
    );
\fifo_wptr_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(0),
      I1 => \^fifo_wptr_r_reg[6]_0\(1),
      O => \fifo_wptr_r[5]_i_2_n_0\
    );
\fifo_wptr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \fifo_fsm_state_nxt_c__4\(1),
      I1 => p_1_in5_in,
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      O => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\
    );
\fifo_wptr_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(4),
      I1 => \fifo_wptr_r[6]_i_3_n_0\,
      I2 => \fifo_wptr_nxt_c2_carry__1_n_1\,
      I3 => \^fifo_wptr_r_reg[6]_0\(5),
      O => fifo_wptr_nxt_c(6)
    );
\fifo_wptr_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(3),
      I1 => x_fifo_buff_waddr(2),
      I2 => \^fifo_wptr_r_reg[6]_0\(1),
      I3 => \^fifo_wptr_r_reg[6]_0\(0),
      I4 => \^fifo_wptr_r_reg[6]_0\(2),
      O => \fifo_wptr_r[6]_i_3_n_0\
    );
\fifo_wptr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => fifo_wptr_nxt_c(0),
      Q => \^fifo_wptr_r_reg[6]_0\(0)
    );
\fifo_wptr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => fifo_wptr_nxt_c(1),
      Q => \^fifo_wptr_r_reg[6]_0\(1)
    );
\fifo_wptr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => fifo_wptr_nxt_c(2),
      Q => x_fifo_buff_waddr(2)
    );
\fifo_wptr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => fifo_wptr_nxt_c(3),
      Q => \^fifo_wptr_r_reg[6]_0\(2)
    );
\fifo_wptr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => fifo_wptr_nxt_c(4),
      Q => \^fifo_wptr_r_reg[6]_0\(3)
    );
\fifo_wptr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => fifo_wptr_nxt_c(5),
      Q => \^fifo_wptr_r_reg[6]_0\(4)
    );
\fifo_wptr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => fifo_wptr_nxt_c(6),
      Q => \^fifo_wptr_r_reg[6]_0\(5)
    );
\first_read_data_r[3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => fifo_read_samples_cnt_r(2),
      I1 => fifo_read_samples_cnt_r(3),
      I2 => \^fifo_read_samples_cnt_r_reg[6]_0\(0),
      I3 => \^fifo_read_samples_cnt_r_reg[6]_0\(2),
      I4 => \^fifo_read_samples_cnt_r_reg[6]_0\(1),
      O => first_read_data_en_c
    );
\first_read_data_r_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(0),
      Q => \first_read_data_r_reg[1]_18\(0)
    );
\first_read_data_r_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(10),
      Q => \first_read_data_r_reg[1]_18\(10)
    );
\first_read_data_r_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(11),
      Q => \first_read_data_r_reg[1]_18\(11)
    );
\first_read_data_r_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(12),
      Q => \first_read_data_r_reg[1]_18\(12)
    );
\first_read_data_r_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(13),
      Q => \first_read_data_r_reg[1]_18\(13)
    );
\first_read_data_r_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(14),
      Q => \first_read_data_r_reg[1]_18\(14)
    );
\first_read_data_r_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(15),
      Q => \first_read_data_r_reg[1]_18\(15)
    );
\first_read_data_r_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(1),
      Q => \first_read_data_r_reg[1]_18\(1)
    );
\first_read_data_r_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(2),
      Q => \first_read_data_r_reg[1]_18\(2)
    );
\first_read_data_r_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(3),
      Q => \first_read_data_r_reg[1]_18\(3)
    );
\first_read_data_r_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(4),
      Q => \first_read_data_r_reg[1]_18\(4)
    );
\first_read_data_r_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(5),
      Q => \first_read_data_r_reg[1]_18\(5)
    );
\first_read_data_r_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(6),
      Q => \first_read_data_r_reg[1]_18\(6)
    );
\first_read_data_r_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(7),
      Q => \first_read_data_r_reg[1]_18\(7)
    );
\first_read_data_r_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(8),
      Q => \first_read_data_r_reg[1]_18\(8)
    );
\first_read_data_r_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(9),
      Q => \first_read_data_r_reg[1]_18\(9)
    );
\first_read_data_r_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(0),
      Q => \first_read_data_r_reg[2]_17\(0)
    );
\first_read_data_r_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(10),
      Q => \first_read_data_r_reg[2]_17\(10)
    );
\first_read_data_r_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(11),
      Q => \first_read_data_r_reg[2]_17\(11)
    );
\first_read_data_r_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(12),
      Q => \first_read_data_r_reg[2]_17\(12)
    );
\first_read_data_r_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(13),
      Q => \first_read_data_r_reg[2]_17\(13)
    );
\first_read_data_r_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(14),
      Q => \first_read_data_r_reg[2]_17\(14)
    );
\first_read_data_r_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(15),
      Q => \first_read_data_r_reg[2]_17\(15)
    );
\first_read_data_r_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(1),
      Q => \first_read_data_r_reg[2]_17\(1)
    );
\first_read_data_r_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(2),
      Q => \first_read_data_r_reg[2]_17\(2)
    );
\first_read_data_r_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(3),
      Q => \first_read_data_r_reg[2]_17\(3)
    );
\first_read_data_r_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(4),
      Q => \first_read_data_r_reg[2]_17\(4)
    );
\first_read_data_r_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(5),
      Q => \first_read_data_r_reg[2]_17\(5)
    );
\first_read_data_r_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(6),
      Q => \first_read_data_r_reg[2]_17\(6)
    );
\first_read_data_r_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(7),
      Q => \first_read_data_r_reg[2]_17\(7)
    );
\first_read_data_r_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(8),
      Q => \first_read_data_r_reg[2]_17\(8)
    );
\first_read_data_r_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(9),
      Q => \first_read_data_r_reg[2]_17\(9)
    );
\first_read_data_r_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(0),
      Q => \first_read_data_r_reg[3]_16\(0)
    );
\first_read_data_r_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(10),
      Q => \first_read_data_r_reg[3]_16\(10)
    );
\first_read_data_r_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(11),
      Q => \first_read_data_r_reg[3]_16\(11)
    );
\first_read_data_r_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(12),
      Q => \first_read_data_r_reg[3]_16\(12)
    );
\first_read_data_r_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(13),
      Q => \first_read_data_r_reg[3]_16\(13)
    );
\first_read_data_r_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(14),
      Q => \first_read_data_r_reg[3]_16\(14)
    );
\first_read_data_r_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(15),
      Q => \first_read_data_r_reg[3]_16\(15)
    );
\first_read_data_r_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(1),
      Q => \first_read_data_r_reg[3]_16\(1)
    );
\first_read_data_r_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(2),
      Q => \first_read_data_r_reg[3]_16\(2)
    );
\first_read_data_r_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(3),
      Q => \first_read_data_r_reg[3]_16\(3)
    );
\first_read_data_r_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(4),
      Q => \first_read_data_r_reg[3]_16\(4)
    );
\first_read_data_r_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(5),
      Q => \first_read_data_r_reg[3]_16\(5)
    );
\first_read_data_r_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(6),
      Q => \first_read_data_r_reg[3]_16\(6)
    );
\first_read_data_r_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(7),
      Q => \first_read_data_r_reg[3]_16\(7)
    );
\first_read_data_r_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(8),
      Q => \first_read_data_r_reg[3]_16\(8)
    );
\first_read_data_r_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => first_read_data_en_c,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(9),
      Q => \first_read_data_r_reg[3]_16\(9)
    );
mem_content_reg_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => x_fifo_buff_we,
      I1 => busy,
      I2 => bram_addr_a(8),
      I3 => bram_addr_a(7),
      I4 => mem_content_reg_1,
      O => x_fifo_buff_final_we_c
    );
mem_content_reg_1_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70800"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      I3 => \^fifo_wptr_r_reg[6]_0\(5),
      I4 => \^q\(4),
      O => ADDRBWRADDR(4)
    );
mem_content_reg_1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70800"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      I3 => \^fifo_wptr_r_reg[6]_0\(4),
      I4 => \^q\(3),
      O => ADDRBWRADDR(3)
    );
mem_content_reg_1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70800"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      I3 => \^fifo_wptr_r_reg[6]_0\(3),
      I4 => \^q\(2),
      O => ADDRBWRADDR(2)
    );
mem_content_reg_1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70800"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      I3 => \^fifo_wptr_r_reg[6]_0\(2),
      I4 => \^q\(1),
      O => ADDRBWRADDR(1)
    );
mem_content_reg_1_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70800"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      I3 => x_fifo_buff_waddr(2),
      I4 => \^q\(0),
      O => ADDRBWRADDR(0)
    );
mem_content_reg_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70800"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      I3 => \^d_buff_re\,
      I4 => x_fifo_re_r_reg_n_0,
      O => x_fifo_buff_re
    );
mem_content_reg_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(5),
      I1 => busy,
      I2 => bram_addr_a(6),
      O => ADDRARDADDR(6)
    );
mem_content_reg_1_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0808FF08"
    )
        port map (
      I0 => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\,
      I1 => x_fifo_start_outputting_data,
      I2 => x_fifo_get_new_x_d_samples,
      I3 => p_0_in6_in,
      I4 => x_fifo_last_read_c,
      I5 => p_1_in8_in,
      O => \fifo_fsm_state_nxt_c__4\(1)
    );
mem_content_reg_1_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => x_fifo_last_read_c,
      I1 => p_0_in6_in,
      I2 => x_fifo_get_new_x_d_samples,
      I3 => x_fifo_start_outputting_data,
      I4 => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\,
      O => \fifo_fsm_state_nxt_c__4\(0)
    );
mem_content_reg_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(4),
      I1 => busy,
      I2 => bram_addr_a(5),
      O => ADDRARDADDR(5)
    );
mem_content_reg_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(3),
      I1 => busy,
      I2 => bram_addr_a(4),
      O => ADDRARDADDR(4)
    );
mem_content_reg_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(2),
      I1 => busy,
      I2 => bram_addr_a(3),
      O => ADDRARDADDR(3)
    );
mem_content_reg_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_fifo_buff_waddr(2),
      I1 => busy,
      I2 => bram_addr_a(2),
      O => ADDRARDADDR(2)
    );
mem_content_reg_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(1),
      I1 => busy,
      I2 => bram_addr_a(1),
      O => ADDRARDADDR(1)
    );
mem_content_reg_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fifo_wptr_r_reg[6]_0\(0),
      I1 => busy,
      I2 => bram_addr_a(0),
      O => ADDRARDADDR(0)
    );
\mul_0_a_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(0),
      I1 => \first_read_data_r_reg[1]_18\(0),
      I2 => \first_read_data_r_reg[3]_16\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(0),
      O => \sorted_data_last_c__1\(0)
    );
\mul_0_a_r[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(10),
      I1 => \first_read_data_r_reg[1]_18\(10),
      I2 => \first_read_data_r_reg[3]_16\(10),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(10),
      O => \sorted_data_last_c__1\(10)
    );
\mul_0_a_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(11),
      I1 => \first_read_data_r_reg[1]_18\(11),
      I2 => \first_read_data_r_reg[3]_16\(11),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(11),
      O => \sorted_data_last_c__1\(11)
    );
\mul_0_a_r[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(12),
      I1 => \first_read_data_r_reg[1]_18\(12),
      I2 => \first_read_data_r_reg[3]_16\(12),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(12),
      O => \sorted_data_last_c__1\(12)
    );
\mul_0_a_r[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(13),
      I1 => \first_read_data_r_reg[1]_18\(13),
      I2 => \first_read_data_r_reg[3]_16\(13),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(13),
      O => \sorted_data_last_c__1\(13)
    );
\mul_0_a_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(14),
      I1 => \first_read_data_r_reg[1]_18\(14),
      I2 => \first_read_data_r_reg[3]_16\(14),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(14),
      O => \sorted_data_last_c__1\(14)
    );
\mul_0_a_r[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(15),
      I1 => \first_read_data_r_reg[1]_18\(15),
      I2 => \first_read_data_r_reg[3]_16\(15),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(15),
      O => \sorted_data_last_c__1\(15)
    );
\mul_0_a_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(1),
      I1 => \first_read_data_r_reg[1]_18\(1),
      I2 => \first_read_data_r_reg[3]_16\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(1),
      O => \sorted_data_last_c__1\(1)
    );
\mul_0_a_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(2),
      I1 => \first_read_data_r_reg[1]_18\(2),
      I2 => \first_read_data_r_reg[3]_16\(2),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(2),
      O => \sorted_data_last_c__1\(2)
    );
\mul_0_a_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(3),
      I1 => \first_read_data_r_reg[1]_18\(3),
      I2 => \first_read_data_r_reg[3]_16\(3),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(3),
      O => \sorted_data_last_c__1\(3)
    );
\mul_0_a_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(4),
      I1 => \first_read_data_r_reg[1]_18\(4),
      I2 => \first_read_data_r_reg[3]_16\(4),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(4),
      O => \sorted_data_last_c__1\(4)
    );
\mul_0_a_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(5),
      I1 => \first_read_data_r_reg[1]_18\(5),
      I2 => \first_read_data_r_reg[3]_16\(5),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(5),
      O => \sorted_data_last_c__1\(5)
    );
\mul_0_a_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(6),
      I1 => \first_read_data_r_reg[1]_18\(6),
      I2 => \first_read_data_r_reg[3]_16\(6),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(6),
      O => \sorted_data_last_c__1\(6)
    );
\mul_0_a_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(7),
      I1 => \first_read_data_r_reg[1]_18\(7),
      I2 => \first_read_data_r_reg[3]_16\(7),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(7),
      O => \sorted_data_last_c__1\(7)
    );
\mul_0_a_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(8),
      I1 => \first_read_data_r_reg[1]_18\(8),
      I2 => \first_read_data_r_reg[3]_16\(8),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(8),
      O => \sorted_data_last_c__1\(8)
    );
\mul_0_a_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \first_read_data_r_reg[2]_17\(9),
      I1 => \first_read_data_r_reg[1]_18\(9),
      I2 => \first_read_data_r_reg[3]_16\(9),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \^prev_rdata_r_reg[0][15]_0\(9),
      O => \sorted_data_last_c__1\(9)
    );
\mul_0_a_r_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(0),
      I1 => \sorted_data_last_c__1\(0),
      O => \x_fifo_data[0]_27\(0),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(10),
      I1 => \sorted_data_last_c__1\(10),
      O => \x_fifo_data[0]_27\(10),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(11),
      I1 => \sorted_data_last_c__1\(11),
      O => \x_fifo_data[0]_27\(11),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(12),
      I1 => \sorted_data_last_c__1\(12),
      O => \x_fifo_data[0]_27\(12),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(13),
      I1 => \sorted_data_last_c__1\(13),
      O => \x_fifo_data[0]_27\(13),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(14),
      I1 => \sorted_data_last_c__1\(14),
      O => \x_fifo_data[0]_27\(14),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(15),
      I1 => \sorted_data_last_c__1\(15),
      O => \x_fifo_data[0]_27\(15),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(1),
      I1 => \sorted_data_last_c__1\(1),
      O => \x_fifo_data[0]_27\(1),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(2),
      I1 => \sorted_data_last_c__1\(2),
      O => \x_fifo_data[0]_27\(2),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(3),
      I1 => \sorted_data_last_c__1\(3),
      O => \x_fifo_data[0]_27\(3),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(4),
      I1 => \sorted_data_last_c__1\(4),
      O => \x_fifo_data[0]_27\(4),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(5),
      I1 => \sorted_data_last_c__1\(5),
      O => \x_fifo_data[0]_27\(5),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(6),
      I1 => \sorted_data_last_c__1\(6),
      O => \x_fifo_data[0]_27\(6),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(7),
      I1 => \sorted_data_last_c__1\(7),
      O => \x_fifo_data[0]_27\(7),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(8),
      I1 => \sorted_data_last_c__1\(8),
      O => \x_fifo_data[0]_27\(8),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_a_r_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__1\(9),
      I1 => \sorted_data_last_c__1\(9),
      O => \x_fifo_data[0]_27\(9),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_0_b_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(0),
      I1 => \^x_thrown_away_r_reg[15]_0\(0),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(0),
      O => \mi_reg_r_reg[0]\
    );
\mul_0_b_r[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(10),
      I1 => \^x_thrown_away_r_reg[15]_0\(10),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(10),
      O => \mi_reg_r_reg[10]\
    );
\mul_0_b_r[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(11),
      I1 => \^x_thrown_away_r_reg[15]_0\(11),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(11),
      O => \mi_reg_r_reg[11]\
    );
\mul_0_b_r[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(12),
      I1 => \^x_thrown_away_r_reg[15]_0\(12),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(12),
      O => \mi_reg_r_reg[12]\
    );
\mul_0_b_r[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(13),
      I1 => \^x_thrown_away_r_reg[15]_0\(13),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(13),
      O => \mi_reg_r_reg[13]\
    );
\mul_0_b_r[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(14),
      I1 => \^x_thrown_away_r_reg[15]_0\(14),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(14),
      O => \mi_reg_r_reg[14]\
    );
\mul_0_b_r[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(15),
      I1 => \^x_thrown_away_r_reg[15]_0\(15),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(15),
      O => \mi_reg_r_reg[15]\
    );
\mul_0_b_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(1),
      I1 => \^x_thrown_away_r_reg[15]_0\(1),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(1),
      O => \mi_reg_r_reg[1]\
    );
\mul_0_b_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(2),
      I1 => \^x_thrown_away_r_reg[15]_0\(2),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(2),
      O => \mi_reg_r_reg[2]\
    );
\mul_0_b_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(3),
      I1 => \^x_thrown_away_r_reg[15]_0\(3),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(3),
      O => \mi_reg_r_reg[3]\
    );
\mul_0_b_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(4),
      I1 => \^x_thrown_away_r_reg[15]_0\(4),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(4),
      O => \mi_reg_r_reg[4]\
    );
\mul_0_b_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(5),
      I1 => \^x_thrown_away_r_reg[15]_0\(5),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(5),
      O => \mi_reg_r_reg[5]\
    );
\mul_0_b_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(6),
      I1 => \^x_thrown_away_r_reg[15]_0\(6),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(6),
      O => \mi_reg_r_reg[6]\
    );
\mul_0_b_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(7),
      I1 => \^x_thrown_away_r_reg[15]_0\(7),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(7),
      O => \mi_reg_r_reg[7]\
    );
\mul_0_b_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(8),
      I1 => \^x_thrown_away_r_reg[15]_0\(8),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(8),
      O => \mi_reg_r_reg[8]\
    );
\mul_0_b_r[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mi(9),
      I1 => \^x_thrown_away_r_reg[15]_0\(9),
      I2 => muls_fsm_state_nxt_c(1),
      I3 => muls_fsm_state_nxt_c(0),
      I4 => \mul_0_b_r_reg[15]\(9),
      O => \mi_reg_r_reg[9]\
    );
\mul_1_a_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(0),
      I1 => \prev_rdata_r_reg[1]_13\(0),
      I2 => \rdata_reg[3]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(0),
      O => \sorted_data_c__0\(0)
    );
\mul_1_a_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(0),
      I1 => \prev_rdata_r_reg[1]_13\(0),
      I2 => \first_read_data_r_reg[3]_16\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(0),
      O => \sorted_data_last_c__0\(0)
    );
\mul_1_a_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(10),
      I1 => \prev_rdata_r_reg[1]_13\(10),
      I2 => \rdata_reg[3]_0\(10),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(10),
      O => \sorted_data_c__0\(10)
    );
\mul_1_a_r[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(10),
      I1 => \prev_rdata_r_reg[1]_13\(10),
      I2 => \first_read_data_r_reg[3]_16\(10),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(10),
      O => \sorted_data_last_c__0\(10)
    );
\mul_1_a_r[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(11),
      I1 => \prev_rdata_r_reg[1]_13\(11),
      I2 => \rdata_reg[3]_0\(11),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(11),
      O => \sorted_data_c__0\(11)
    );
\mul_1_a_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(11),
      I1 => \prev_rdata_r_reg[1]_13\(11),
      I2 => \first_read_data_r_reg[3]_16\(11),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(11),
      O => \sorted_data_last_c__0\(11)
    );
\mul_1_a_r[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(12),
      I1 => \prev_rdata_r_reg[1]_13\(12),
      I2 => \rdata_reg[3]_0\(12),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(12),
      O => \sorted_data_c__0\(12)
    );
\mul_1_a_r[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(12),
      I1 => \prev_rdata_r_reg[1]_13\(12),
      I2 => \first_read_data_r_reg[3]_16\(12),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(12),
      O => \sorted_data_last_c__0\(12)
    );
\mul_1_a_r[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(13),
      I1 => \prev_rdata_r_reg[1]_13\(13),
      I2 => \rdata_reg[3]_0\(13),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(13),
      O => \sorted_data_c__0\(13)
    );
\mul_1_a_r[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(13),
      I1 => \prev_rdata_r_reg[1]_13\(13),
      I2 => \first_read_data_r_reg[3]_16\(13),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(13),
      O => \sorted_data_last_c__0\(13)
    );
\mul_1_a_r[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(14),
      I1 => \prev_rdata_r_reg[1]_13\(14),
      I2 => \rdata_reg[3]_0\(14),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(14),
      O => \sorted_data_c__0\(14)
    );
\mul_1_a_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(14),
      I1 => \prev_rdata_r_reg[1]_13\(14),
      I2 => \first_read_data_r_reg[3]_16\(14),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(14),
      O => \sorted_data_last_c__0\(14)
    );
\mul_1_a_r[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(15),
      I1 => \prev_rdata_r_reg[1]_13\(15),
      I2 => \rdata_reg[3]_0\(15),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(15),
      O => \sorted_data_c__0\(15)
    );
\mul_1_a_r[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(15),
      I1 => \prev_rdata_r_reg[1]_13\(15),
      I2 => \first_read_data_r_reg[3]_16\(15),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(15),
      O => \sorted_data_last_c__0\(15)
    );
\mul_1_a_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(1),
      I1 => \prev_rdata_r_reg[1]_13\(1),
      I2 => \rdata_reg[3]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(1),
      O => \sorted_data_c__0\(1)
    );
\mul_1_a_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(1),
      I1 => \prev_rdata_r_reg[1]_13\(1),
      I2 => \first_read_data_r_reg[3]_16\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(1),
      O => \sorted_data_last_c__0\(1)
    );
\mul_1_a_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(2),
      I1 => \prev_rdata_r_reg[1]_13\(2),
      I2 => \rdata_reg[3]_0\(2),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(2),
      O => \sorted_data_c__0\(2)
    );
\mul_1_a_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(2),
      I1 => \prev_rdata_r_reg[1]_13\(2),
      I2 => \first_read_data_r_reg[3]_16\(2),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(2),
      O => \sorted_data_last_c__0\(2)
    );
\mul_1_a_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(3),
      I1 => \prev_rdata_r_reg[1]_13\(3),
      I2 => \rdata_reg[3]_0\(3),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(3),
      O => \sorted_data_c__0\(3)
    );
\mul_1_a_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(3),
      I1 => \prev_rdata_r_reg[1]_13\(3),
      I2 => \first_read_data_r_reg[3]_16\(3),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(3),
      O => \sorted_data_last_c__0\(3)
    );
\mul_1_a_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(4),
      I1 => \prev_rdata_r_reg[1]_13\(4),
      I2 => \rdata_reg[3]_0\(4),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(4),
      O => \sorted_data_c__0\(4)
    );
\mul_1_a_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(4),
      I1 => \prev_rdata_r_reg[1]_13\(4),
      I2 => \first_read_data_r_reg[3]_16\(4),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(4),
      O => \sorted_data_last_c__0\(4)
    );
\mul_1_a_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(5),
      I1 => \prev_rdata_r_reg[1]_13\(5),
      I2 => \rdata_reg[3]_0\(5),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(5),
      O => \sorted_data_c__0\(5)
    );
\mul_1_a_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(5),
      I1 => \prev_rdata_r_reg[1]_13\(5),
      I2 => \first_read_data_r_reg[3]_16\(5),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(5),
      O => \sorted_data_last_c__0\(5)
    );
\mul_1_a_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(6),
      I1 => \prev_rdata_r_reg[1]_13\(6),
      I2 => \rdata_reg[3]_0\(6),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(6),
      O => \sorted_data_c__0\(6)
    );
\mul_1_a_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(6),
      I1 => \prev_rdata_r_reg[1]_13\(6),
      I2 => \first_read_data_r_reg[3]_16\(6),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(6),
      O => \sorted_data_last_c__0\(6)
    );
\mul_1_a_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(7),
      I1 => \prev_rdata_r_reg[1]_13\(7),
      I2 => \rdata_reg[3]_0\(7),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(7),
      O => \sorted_data_c__0\(7)
    );
\mul_1_a_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(7),
      I1 => \prev_rdata_r_reg[1]_13\(7),
      I2 => \first_read_data_r_reg[3]_16\(7),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(7),
      O => \sorted_data_last_c__0\(7)
    );
\mul_1_a_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(8),
      I1 => \prev_rdata_r_reg[1]_13\(8),
      I2 => \rdata_reg[3]_0\(8),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(8),
      O => \sorted_data_c__0\(8)
    );
\mul_1_a_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(8),
      I1 => \prev_rdata_r_reg[1]_13\(8),
      I2 => \first_read_data_r_reg[3]_16\(8),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(8),
      O => \sorted_data_last_c__0\(8)
    );
\mul_1_a_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(9),
      I1 => \prev_rdata_r_reg[1]_13\(9),
      I2 => \rdata_reg[3]_0\(9),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \rdata_reg[2]_1\(9),
      O => \sorted_data_c__0\(9)
    );
\mul_1_a_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(9),
      I1 => \prev_rdata_r_reg[1]_13\(9),
      I2 => \first_read_data_r_reg[3]_16\(9),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \^x_0_addr_r_reg[1]_0\(1),
      I5 => \first_read_data_r_reg[2]_17\(9),
      O => \sorted_data_last_c__0\(9)
    );
\mul_1_a_r_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(0),
      I1 => \sorted_data_last_c__0\(0),
      O => \x_fifo_data[1]_28\(0),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(10),
      I1 => \sorted_data_last_c__0\(10),
      O => \x_fifo_data[1]_28\(10),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(11),
      I1 => \sorted_data_last_c__0\(11),
      O => \x_fifo_data[1]_28\(11),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(12),
      I1 => \sorted_data_last_c__0\(12),
      O => \x_fifo_data[1]_28\(12),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(13),
      I1 => \sorted_data_last_c__0\(13),
      O => \x_fifo_data[1]_28\(13),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(14),
      I1 => \sorted_data_last_c__0\(14),
      O => \x_fifo_data[1]_28\(14),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(15),
      I1 => \sorted_data_last_c__0\(15),
      O => \x_fifo_data[1]_28\(15),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(1),
      I1 => \sorted_data_last_c__0\(1),
      O => \x_fifo_data[1]_28\(1),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(2),
      I1 => \sorted_data_last_c__0\(2),
      O => \x_fifo_data[1]_28\(2),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(3),
      I1 => \sorted_data_last_c__0\(3),
      O => \x_fifo_data[1]_28\(3),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(4),
      I1 => \sorted_data_last_c__0\(4),
      O => \x_fifo_data[1]_28\(4),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(5),
      I1 => \sorted_data_last_c__0\(5),
      O => \x_fifo_data[1]_28\(5),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(6),
      I1 => \sorted_data_last_c__0\(6),
      O => \x_fifo_data[1]_28\(6),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(7),
      I1 => \sorted_data_last_c__0\(7),
      O => \x_fifo_data[1]_28\(7),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(8),
      I1 => \sorted_data_last_c__0\(8),
      O => \x_fifo_data[1]_28\(8),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_1_a_r_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sorted_data_c__0\(9),
      I1 => \sorted_data_last_c__0\(9),
      O => \x_fifo_data[1]_28\(9),
      S => \^x_fifo_last_read_d_d_r_reg_0\
    );
\mul_n_a_r[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(0),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(0),
      I5 => \mul_n_a_r[0][0]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(0)
    );
\mul_n_a_r[0][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(0),
      I1 => \prev_rdata_r_reg[2]_14\(0),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(0),
      O => \mul_n_a_r[0][0]_i_3_n_0\
    );
\mul_n_a_r[0][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(10),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(10),
      I5 => \mul_n_a_r[0][10]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(10)
    );
\mul_n_a_r[0][10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(10),
      I1 => \prev_rdata_r_reg[2]_14\(10),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(10),
      O => \mul_n_a_r[0][10]_i_3_n_0\
    );
\mul_n_a_r[0][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(11),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(11),
      I5 => \mul_n_a_r[0][11]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(11)
    );
\mul_n_a_r[0][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(11),
      I1 => \prev_rdata_r_reg[2]_14\(11),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(11),
      O => \mul_n_a_r[0][11]_i_3_n_0\
    );
\mul_n_a_r[0][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(12),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(12),
      I5 => \mul_n_a_r[0][12]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(12)
    );
\mul_n_a_r[0][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(12),
      I1 => \prev_rdata_r_reg[2]_14\(12),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(12),
      O => \mul_n_a_r[0][12]_i_3_n_0\
    );
\mul_n_a_r[0][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(13),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(13),
      I5 => \mul_n_a_r[0][13]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(13)
    );
\mul_n_a_r[0][13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(13),
      I1 => \prev_rdata_r_reg[2]_14\(13),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(13),
      O => \mul_n_a_r[0][13]_i_3_n_0\
    );
\mul_n_a_r[0][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(14),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(14),
      I5 => \mul_n_a_r[0][14]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(14)
    );
\mul_n_a_r[0][14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(14),
      I1 => \prev_rdata_r_reg[2]_14\(14),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(14),
      O => \mul_n_a_r[0][14]_i_3_n_0\
    );
\mul_n_a_r[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(15),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(15),
      I5 => \mul_n_a_r[0][15]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(15)
    );
\mul_n_a_r[0][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(15),
      I1 => \prev_rdata_r_reg[2]_14\(15),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(15),
      O => \mul_n_a_r[0][15]_i_3_n_0\
    );
\mul_n_a_r[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(1),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(1),
      I5 => \mul_n_a_r[0][1]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(1)
    );
\mul_n_a_r[0][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(1),
      I1 => \prev_rdata_r_reg[2]_14\(1),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(1),
      O => \mul_n_a_r[0][1]_i_3_n_0\
    );
\mul_n_a_r[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(2),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(2),
      I5 => \mul_n_a_r[0][2]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(2)
    );
\mul_n_a_r[0][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(2),
      I1 => \prev_rdata_r_reg[2]_14\(2),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(2),
      O => \mul_n_a_r[0][2]_i_3_n_0\
    );
\mul_n_a_r[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(3),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(3),
      I5 => \mul_n_a_r[0][3]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(3)
    );
\mul_n_a_r[0][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(3),
      I1 => \prev_rdata_r_reg[2]_14\(3),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(3),
      O => \mul_n_a_r[0][3]_i_3_n_0\
    );
\mul_n_a_r[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(4),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(4),
      I5 => \mul_n_a_r[0][4]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(4)
    );
\mul_n_a_r[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(4),
      I1 => \prev_rdata_r_reg[2]_14\(4),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(4),
      O => \mul_n_a_r[0][4]_i_3_n_0\
    );
\mul_n_a_r[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(5),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(5),
      I5 => \mul_n_a_r[0][5]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(5)
    );
\mul_n_a_r[0][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(5),
      I1 => \prev_rdata_r_reg[2]_14\(5),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(5),
      O => \mul_n_a_r[0][5]_i_3_n_0\
    );
\mul_n_a_r[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(6),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(6),
      I5 => \mul_n_a_r[0][6]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(6)
    );
\mul_n_a_r[0][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(6),
      I1 => \prev_rdata_r_reg[2]_14\(6),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(6),
      O => \mul_n_a_r[0][6]_i_3_n_0\
    );
\mul_n_a_r[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(7),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(7),
      I5 => \mul_n_a_r[0][7]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(7)
    );
\mul_n_a_r[0][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(7),
      I1 => \prev_rdata_r_reg[2]_14\(7),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(7),
      O => \mul_n_a_r[0][7]_i_3_n_0\
    );
\mul_n_a_r[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(8),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(8),
      I5 => \mul_n_a_r[0][8]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(8)
    );
\mul_n_a_r[0][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(8),
      I1 => \prev_rdata_r_reg[2]_14\(8),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(8),
      O => \mul_n_a_r[0][8]_i_3_n_0\
    );
\mul_n_a_r[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => \first_read_data_r_reg[3]_16\(9),
      I1 => \^x_fifo_last_read_d_d_r_reg_0\,
      I2 => \^x_0_addr_r_reg[1]_0\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \rdata_reg[3]_0\(9),
      I5 => \mul_n_a_r[0][9]_i_3_n_0\,
      O => \x_fifo_data[2]_29\(9)
    );
\mul_n_a_r[0][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \^prev_rdata_r_reg[0][15]_0\(9),
      I1 => \prev_rdata_r_reg[2]_14\(9),
      I2 => \^x_0_addr_r_reg[1]_0\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(0),
      I4 => \prev_rdata_r_reg[1]_13\(9),
      O => \mul_n_a_r[0][9]_i_3_n_0\
    );
\mul_n_a_r[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(0),
      I1 => \^prev_rdata_r_reg[0][15]_0\(0),
      I2 => \prev_rdata_r_reg[3]_15\(0),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(0),
      O => \x_fifo_data[3]_30\(0)
    );
\mul_n_a_r[1][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(10),
      I1 => \^prev_rdata_r_reg[0][15]_0\(10),
      I2 => \prev_rdata_r_reg[3]_15\(10),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(10),
      O => \x_fifo_data[3]_30\(10)
    );
\mul_n_a_r[1][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(11),
      I1 => \^prev_rdata_r_reg[0][15]_0\(11),
      I2 => \prev_rdata_r_reg[3]_15\(11),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(11),
      O => \x_fifo_data[3]_30\(11)
    );
\mul_n_a_r[1][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(12),
      I1 => \^prev_rdata_r_reg[0][15]_0\(12),
      I2 => \prev_rdata_r_reg[3]_15\(12),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(12),
      O => \x_fifo_data[3]_30\(12)
    );
\mul_n_a_r[1][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(13),
      I1 => \^prev_rdata_r_reg[0][15]_0\(13),
      I2 => \prev_rdata_r_reg[3]_15\(13),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(13),
      O => \x_fifo_data[3]_30\(13)
    );
\mul_n_a_r[1][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(14),
      I1 => \^prev_rdata_r_reg[0][15]_0\(14),
      I2 => \prev_rdata_r_reg[3]_15\(14),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(14),
      O => \x_fifo_data[3]_30\(14)
    );
\mul_n_a_r[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(15),
      I1 => \^prev_rdata_r_reg[0][15]_0\(15),
      I2 => \prev_rdata_r_reg[3]_15\(15),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(15),
      O => \x_fifo_data[3]_30\(15)
    );
\mul_n_a_r[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(1),
      I1 => \^prev_rdata_r_reg[0][15]_0\(1),
      I2 => \prev_rdata_r_reg[3]_15\(1),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(1),
      O => \x_fifo_data[3]_30\(1)
    );
\mul_n_a_r[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(2),
      I1 => \^prev_rdata_r_reg[0][15]_0\(2),
      I2 => \prev_rdata_r_reg[3]_15\(2),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(2),
      O => \x_fifo_data[3]_30\(2)
    );
\mul_n_a_r[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(3),
      I1 => \^prev_rdata_r_reg[0][15]_0\(3),
      I2 => \prev_rdata_r_reg[3]_15\(3),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(3),
      O => \x_fifo_data[3]_30\(3)
    );
\mul_n_a_r[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(4),
      I1 => \^prev_rdata_r_reg[0][15]_0\(4),
      I2 => \prev_rdata_r_reg[3]_15\(4),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(4),
      O => \x_fifo_data[3]_30\(4)
    );
\mul_n_a_r[1][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(5),
      I1 => \^prev_rdata_r_reg[0][15]_0\(5),
      I2 => \prev_rdata_r_reg[3]_15\(5),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(5),
      O => \x_fifo_data[3]_30\(5)
    );
\mul_n_a_r[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(6),
      I1 => \^prev_rdata_r_reg[0][15]_0\(6),
      I2 => \prev_rdata_r_reg[3]_15\(6),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(6),
      O => \x_fifo_data[3]_30\(6)
    );
\mul_n_a_r[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(7),
      I1 => \^prev_rdata_r_reg[0][15]_0\(7),
      I2 => \prev_rdata_r_reg[3]_15\(7),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(7),
      O => \x_fifo_data[3]_30\(7)
    );
\mul_n_a_r[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(8),
      I1 => \^prev_rdata_r_reg[0][15]_0\(8),
      I2 => \prev_rdata_r_reg[3]_15\(8),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(8),
      O => \x_fifo_data[3]_30\(8)
    );
\mul_n_a_r[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \prev_rdata_r_reg[1]_13\(9),
      I1 => \^prev_rdata_r_reg[0][15]_0\(9),
      I2 => \prev_rdata_r_reg[3]_15\(9),
      I3 => \^x_0_addr_r_reg[1]_0\(1),
      I4 => \^x_0_addr_r_reg[1]_0\(0),
      I5 => \prev_rdata_r_reg[2]_14\(9),
      O => \x_fifo_data[3]_30\(9)
    );
\prev_rdata_r_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(0),
      Q => \^prev_rdata_r_reg[0][15]_0\(0)
    );
\prev_rdata_r_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(10),
      Q => \^prev_rdata_r_reg[0][15]_0\(10)
    );
\prev_rdata_r_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(11),
      Q => \^prev_rdata_r_reg[0][15]_0\(11)
    );
\prev_rdata_r_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(12),
      Q => \^prev_rdata_r_reg[0][15]_0\(12)
    );
\prev_rdata_r_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(13),
      Q => \^prev_rdata_r_reg[0][15]_0\(13)
    );
\prev_rdata_r_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(14),
      Q => \^prev_rdata_r_reg[0][15]_0\(14)
    );
\prev_rdata_r_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(15),
      Q => \^prev_rdata_r_reg[0][15]_0\(15)
    );
\prev_rdata_r_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(1),
      Q => \^prev_rdata_r_reg[0][15]_0\(1)
    );
\prev_rdata_r_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(2),
      Q => \^prev_rdata_r_reg[0][15]_0\(2)
    );
\prev_rdata_r_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(3),
      Q => \^prev_rdata_r_reg[0][15]_0\(3)
    );
\prev_rdata_r_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(4),
      Q => \^prev_rdata_r_reg[0][15]_0\(4)
    );
\prev_rdata_r_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(5),
      Q => \^prev_rdata_r_reg[0][15]_0\(5)
    );
\prev_rdata_r_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(6),
      Q => \^prev_rdata_r_reg[0][15]_0\(6)
    );
\prev_rdata_r_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(7),
      Q => \^prev_rdata_r_reg[0][15]_0\(7)
    );
\prev_rdata_r_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(8),
      Q => \^prev_rdata_r_reg[0][15]_0\(8)
    );
\prev_rdata_r_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[0]_2\(9),
      Q => \^prev_rdata_r_reg[0][15]_0\(9)
    );
\prev_rdata_r_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(0),
      Q => \prev_rdata_r_reg[1]_13\(0)
    );
\prev_rdata_r_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(10),
      Q => \prev_rdata_r_reg[1]_13\(10)
    );
\prev_rdata_r_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(11),
      Q => \prev_rdata_r_reg[1]_13\(11)
    );
\prev_rdata_r_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(12),
      Q => \prev_rdata_r_reg[1]_13\(12)
    );
\prev_rdata_r_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(13),
      Q => \prev_rdata_r_reg[1]_13\(13)
    );
\prev_rdata_r_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(14),
      Q => \prev_rdata_r_reg[1]_13\(14)
    );
\prev_rdata_r_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(15),
      Q => \prev_rdata_r_reg[1]_13\(15)
    );
\prev_rdata_r_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(1),
      Q => \prev_rdata_r_reg[1]_13\(1)
    );
\prev_rdata_r_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(2),
      Q => \prev_rdata_r_reg[1]_13\(2)
    );
\prev_rdata_r_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(3),
      Q => \prev_rdata_r_reg[1]_13\(3)
    );
\prev_rdata_r_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(4),
      Q => \prev_rdata_r_reg[1]_13\(4)
    );
\prev_rdata_r_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(5),
      Q => \prev_rdata_r_reg[1]_13\(5)
    );
\prev_rdata_r_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(6),
      Q => \prev_rdata_r_reg[1]_13\(6)
    );
\prev_rdata_r_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(7),
      Q => \prev_rdata_r_reg[1]_13\(7)
    );
\prev_rdata_r_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(8),
      Q => \prev_rdata_r_reg[1]_13\(8)
    );
\prev_rdata_r_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[1]_3\(9),
      Q => \prev_rdata_r_reg[1]_13\(9)
    );
\prev_rdata_r_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(0),
      Q => \prev_rdata_r_reg[2]_14\(0)
    );
\prev_rdata_r_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(10),
      Q => \prev_rdata_r_reg[2]_14\(10)
    );
\prev_rdata_r_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(11),
      Q => \prev_rdata_r_reg[2]_14\(11)
    );
\prev_rdata_r_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(12),
      Q => \prev_rdata_r_reg[2]_14\(12)
    );
\prev_rdata_r_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(13),
      Q => \prev_rdata_r_reg[2]_14\(13)
    );
\prev_rdata_r_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(14),
      Q => \prev_rdata_r_reg[2]_14\(14)
    );
\prev_rdata_r_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(15),
      Q => \prev_rdata_r_reg[2]_14\(15)
    );
\prev_rdata_r_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(1),
      Q => \prev_rdata_r_reg[2]_14\(1)
    );
\prev_rdata_r_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(2),
      Q => \prev_rdata_r_reg[2]_14\(2)
    );
\prev_rdata_r_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(3),
      Q => \prev_rdata_r_reg[2]_14\(3)
    );
\prev_rdata_r_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(4),
      Q => \prev_rdata_r_reg[2]_14\(4)
    );
\prev_rdata_r_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(5),
      Q => \prev_rdata_r_reg[2]_14\(5)
    );
\prev_rdata_r_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(6),
      Q => \prev_rdata_r_reg[2]_14\(6)
    );
\prev_rdata_r_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(7),
      Q => \prev_rdata_r_reg[2]_14\(7)
    );
\prev_rdata_r_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(8),
      Q => \prev_rdata_r_reg[2]_14\(8)
    );
\prev_rdata_r_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[2]_1\(9),
      Q => \prev_rdata_r_reg[2]_14\(9)
    );
\prev_rdata_r_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(0),
      Q => \prev_rdata_r_reg[3]_15\(0)
    );
\prev_rdata_r_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(10),
      Q => \prev_rdata_r_reg[3]_15\(10)
    );
\prev_rdata_r_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(11),
      Q => \prev_rdata_r_reg[3]_15\(11)
    );
\prev_rdata_r_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(12),
      Q => \prev_rdata_r_reg[3]_15\(12)
    );
\prev_rdata_r_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(13),
      Q => \prev_rdata_r_reg[3]_15\(13)
    );
\prev_rdata_r_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(14),
      Q => \prev_rdata_r_reg[3]_15\(14)
    );
\prev_rdata_r_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(15),
      Q => \prev_rdata_r_reg[3]_15\(15)
    );
\prev_rdata_r_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(1),
      Q => \prev_rdata_r_reg[3]_15\(1)
    );
\prev_rdata_r_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(2),
      Q => \prev_rdata_r_reg[3]_15\(2)
    );
\prev_rdata_r_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(3),
      Q => \prev_rdata_r_reg[3]_15\(3)
    );
\prev_rdata_r_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(4),
      Q => \prev_rdata_r_reg[3]_15\(4)
    );
\prev_rdata_r_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(5),
      Q => \prev_rdata_r_reg[3]_15\(5)
    );
\prev_rdata_r_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(6),
      Q => \prev_rdata_r_reg[3]_15\(6)
    );
\prev_rdata_r_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(7),
      Q => \prev_rdata_r_reg[3]_15\(7)
    );
\prev_rdata_r_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(8),
      Q => \prev_rdata_r_reg[3]_15\(8)
    );
\prev_rdata_r_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => x_fifo_re_d_r,
      CLR => bram_rst_a,
      D => \rdata_reg[3]_0\(9),
      Q => \prev_rdata_r_reg[3]_15\(9)
    );
samples_ready_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      Q => x_fifo_samples_ready
    );
\x_0_addr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \fifo_fsm_state_nxt_c__4\(1),
      I2 => \fifo_fsm_state_nxt_c__4\(0),
      O => \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\
    );
\x_0_addr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\,
      CLR => bram_rst_a,
      D => \^fifo_wptr_r_reg[6]_0\(0),
      Q => \^x_0_addr_r_reg[1]_0\(0)
    );
\x_0_addr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\,
      CLR => bram_rst_a,
      D => \^fifo_wptr_r_reg[6]_0\(1),
      Q => \^x_0_addr_r_reg[1]_0\(1)
    );
\x_0_addr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\,
      CLR => bram_rst_a,
      D => x_fifo_buff_waddr(2),
      Q => x_0_addr_r(2)
    );
\x_0_addr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\,
      CLR => bram_rst_a,
      D => \^fifo_wptr_r_reg[6]_0\(2),
      Q => x_0_addr_r(3)
    );
\x_0_addr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\,
      CLR => bram_rst_a,
      D => \^fifo_wptr_r_reg[6]_0\(3),
      Q => x_0_addr_r(4)
    );
\x_0_addr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\,
      CLR => bram_rst_a,
      D => \^fifo_wptr_r_reg[6]_0\(4),
      Q => x_0_addr_r(5)
    );
\x_0_addr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_FETCH_SAMPLES__PUSH_TO_FIFO\,
      CLR => bram_rst_a,
      D => \^fifo_wptr_r_reg[6]_0\(5),
      Q => x_0_addr_r(6)
    );
\x_0_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(0),
      Q => \x_0_r_reg[15]_0\(0)
    );
\x_0_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(10),
      Q => \x_0_r_reg[15]_0\(10)
    );
\x_0_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(11),
      Q => \x_0_r_reg[15]_0\(11)
    );
\x_0_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(12),
      Q => \x_0_r_reg[15]_0\(12)
    );
\x_0_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(13),
      Q => \x_0_r_reg[15]_0\(13)
    );
\x_0_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(14),
      Q => \x_0_r_reg[15]_0\(14)
    );
\x_0_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(15),
      Q => \x_0_r_reg[15]_0\(15)
    );
\x_0_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(1),
      Q => \x_0_r_reg[15]_0\(1)
    );
\x_0_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(2),
      Q => \x_0_r_reg[15]_0\(2)
    );
\x_0_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(3),
      Q => \x_0_r_reg[15]_0\(3)
    );
\x_0_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(4),
      Q => \x_0_r_reg[15]_0\(4)
    );
\x_0_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(5),
      Q => \x_0_r_reg[15]_0\(5)
    );
\x_0_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(6),
      Q => \x_0_r_reg[15]_0\(6)
    );
\x_0_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(7),
      Q => \x_0_r_reg[15]_0\(7)
    );
\x_0_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(8),
      Q => \x_0_r_reg[15]_0\(8)
    );
\x_0_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_0_r_reg[15]_1\(9),
      Q => \x_0_r_reg[15]_0\(9)
    );
x_d_re_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF0808"
    )
        port map (
      I0 => \FSM_onehot_fifo_fsm_state_r_reg_n_0_[1]\,
      I1 => \fifo_fsm_state_nxt_c__4\(0),
      I2 => \fifo_fsm_state_nxt_c__4\(1),
      I3 => p_1_in8_in,
      I4 => \^d_buff_re\,
      O => x_d_re_r_i_1_n_0
    );
x_d_re_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => x_d_re_r_i_1_n_0,
      Q => \^d_buff_re\
    );
x_fifo_last_read_d_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => x_fifo_last_read_d_r,
      Q => \^x_fifo_last_read_d_d_r_reg_0\
    );
x_fifo_last_read_d_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080820"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => fifo_read_samples_cnt_r(2),
      I2 => h_coef_blocks_count(0),
      I3 => h_coef_blocks_count(1),
      I4 => fifo_read_samples_cnt_r(3),
      O => \FSM_onehot_fifo_fsm_state_r_reg[3]_0\
    );
x_fifo_last_read_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => x_fifo_last_read_c,
      Q => x_fifo_last_read_d_r
    );
x_fifo_re_d_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => x_fifo_re_r_reg_n_0,
      Q => x_fifo_re_d_r
    );
x_fifo_re_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \tran_FIFO_FSM_IDLE__OUTPUT_SAMPLES\,
      I1 => x_fifo_last_read_c,
      I2 => x_fifo_re_r_reg_n_0,
      O => x_fifo_re_r_i_1_n_0
    );
x_fifo_re_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => x_fifo_re_r_i_1_n_0,
      Q => x_fifo_re_r_reg_n_0
    );
x_fifo_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => x_fifo_re_d_r,
      Q => x_fifo_valid
    );
\x_thrown_away_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(0),
      Q => \^x_thrown_away_r_reg[15]_0\(0)
    );
\x_thrown_away_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(10),
      Q => \^x_thrown_away_r_reg[15]_0\(10)
    );
\x_thrown_away_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(11),
      Q => \^x_thrown_away_r_reg[15]_0\(11)
    );
\x_thrown_away_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(12),
      Q => \^x_thrown_away_r_reg[15]_0\(12)
    );
\x_thrown_away_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(13),
      Q => \^x_thrown_away_r_reg[15]_0\(13)
    );
\x_thrown_away_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(14),
      Q => \^x_thrown_away_r_reg[15]_0\(14)
    );
\x_thrown_away_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(15),
      Q => \^x_thrown_away_r_reg[15]_0\(15)
    );
\x_thrown_away_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(1),
      Q => \^x_thrown_away_r_reg[15]_0\(1)
    );
\x_thrown_away_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(2),
      Q => \^x_thrown_away_r_reg[15]_0\(2)
    );
\x_thrown_away_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(3),
      Q => \^x_thrown_away_r_reg[15]_0\(3)
    );
\x_thrown_away_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(4),
      Q => \^x_thrown_away_r_reg[15]_0\(4)
    );
\x_thrown_away_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(5),
      Q => \^x_thrown_away_r_reg[15]_0\(5)
    );
\x_thrown_away_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(6),
      Q => \^x_thrown_away_r_reg[15]_0\(6)
    );
\x_thrown_away_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(7),
      Q => \^x_thrown_away_r_reg[15]_0\(7)
    );
\x_thrown_away_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(8),
      Q => \^x_thrown_away_r_reg[15]_0\(8)
    );
\x_thrown_away_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \tran_FIFO_FSM_PUSH_TO_FIFO__IDLE\,
      CLR => bram_rst_a,
      D => \x_thrown_away_r_reg[15]_1\(9),
      Q => \^x_thrown_away_r_reg[15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_int_buff_control is
  port (
    x_fifo_samples_ready : out STD_LOGIC;
    x_fifo_last : out STD_LOGIC;
    x_fifo_valid : out STD_LOGIC;
    h_fetched_valid : out STD_LOGIC;
    out_buff_we : out STD_LOGIC;
    out_written : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \fifo_raddr_r_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    x_fifo_buff_re : out STD_LOGIC;
    d_buff_re : out STD_LOGIC;
    x_fifo_buff_final_we_c : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_read_samples_cnt_r_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_0_addr_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_raddr_r_reg[4]\ : out STD_LOGIC;
    adaptation_finished : out STD_LOGIC;
    \written_blocks_cnt_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \h_buff_raddr_r_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fifo_fsm_state_r_reg[3]\ : out STD_LOGIC;
    filter_adaptation_r : out STD_LOGIC;
    h_buff_re : out STD_LOGIC;
    \curr_x_d_sample_addr_r_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out_buff_waddr_r_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_fifo_data[0]_27\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \prev_rdata_r_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[1]_28\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[2]_29\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[3]_30\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_fetched_data_r_reg[3][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[3][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_fetched_data_r_reg[2][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_fetched_data_r_reg[1][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[1][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \h_fetched_data_r_reg[0][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_1_b_nxt_c : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_0_r_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mi_reg_r_reg[0]\ : out STD_LOGIC;
    \x_thrown_away_r_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mi_reg_r_reg[1]\ : out STD_LOGIC;
    \mi_reg_r_reg[2]\ : out STD_LOGIC;
    \mi_reg_r_reg[3]\ : out STD_LOGIC;
    \mi_reg_r_reg[4]\ : out STD_LOGIC;
    \mi_reg_r_reg[5]\ : out STD_LOGIC;
    \mi_reg_r_reg[6]\ : out STD_LOGIC;
    \mi_reg_r_reg[7]\ : out STD_LOGIC;
    \mi_reg_r_reg[8]\ : out STD_LOGIC;
    \mi_reg_r_reg[9]\ : out STD_LOGIC;
    \mi_reg_r_reg[10]\ : out STD_LOGIC;
    \mi_reg_r_reg[11]\ : out STD_LOGIC;
    \mi_reg_r_reg[12]\ : out STD_LOGIC;
    \mi_reg_r_reg[13]\ : out STD_LOGIC;
    \mi_reg_r_reg[14]\ : out STD_LOGIC;
    \mi_reg_r_reg[15]\ : out STD_LOGIC;
    mul_n_input_data_valid_nxt_c : out STD_LOGIC;
    \h_fetched_data_r_reg[3][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[3][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[3][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[2][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[2][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[2][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[1][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[1][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_fetched_data_r_reg[0][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_sample_r_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_buff_wdata_r_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \written_blocks_cnt_r_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_wptr_nxt_c2_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_wptr_r_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_fifo_last_read_c : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_buff_we_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out_ptr : in STD_LOGIC;
    x_fifo_start_outputting_data : in STD_LOGIC;
    \continue_fetching_c__1\ : in STD_LOGIC;
    busy : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_content_reg_1 : in STD_LOGIC;
    mem_content_reg : in STD_LOGIC;
    x_fifo_get_new_x_d_samples : in STD_LOGIC;
    \fifo_raddr_r_reg[6]_0\ : in STD_LOGIC;
    \fifo_raddr_r_reg[5]\ : in STD_LOGIC;
    h_coef_blocks_count : in STD_LOGIC_VECTOR ( 2 downto 0 );
    h_buff_last_read_d_r_reg : in STD_LOGIC;
    h_buff_last_read_d_r_reg_0 : in STD_LOGIC;
    h_buff_last_read_d_r_reg_1 : in STD_LOGIC;
    mul_n_new_product_c : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_1_new_product_c : in STD_LOGIC;
    adaptation_coef_valid_nxt_c : in STD_LOGIC;
    start_filter_adaptation : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \h_buff_raddr_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \written_blocks_cnt_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_buff_waddr_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sorted_data_c__1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[3]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[2]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[3][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[2][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    muls_fsm_state_nxt_c : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul_1_b_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[1]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_thrown_away_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_0_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \d_sample_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \h_buff_wdata_r_reg[3][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata_r_reg[2][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata_r_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata_r_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_buff_wdata_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_buff_waddr_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_content_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \h_buff_wdata[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_buff_wdata[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_int_buff_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_int_buff_control is
  signal \h_fetched_data[0]_22\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^h_fetched_data_r_reg[0][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^x_0_r_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^x_fifo_valid\ : STD_LOGIC;
begin
  \h_fetched_data_r_reg[0][14]\(14 downto 0) <= \^h_fetched_data_r_reg[0][14]\(14 downto 0);
  \x_0_r_reg[15]\(15 downto 0) <= \^x_0_r_reg[15]\(15 downto 0);
  x_fifo_valid <= \^x_fifo_valid\;
nlms_h_fetch_manager_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_h_fetch_manager
     port map (
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(4 downto 0) => \h_buff_raddr_r_reg[4]\(4 downto 0),
      adaptation_coef_valid_nxt_c => adaptation_coef_valid_nxt_c,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \continue_fetching_c__1\ => \continue_fetching_c__1\,
      filter_adaptation_r_reg_0 => filter_adaptation_r,
      \h_adapted_data_r_reg[0][15]\(15 downto 0) => \h_adapted_data_r_reg[0][15]\(15 downto 0),
      \h_adapted_data_r_reg[1][15]\(15 downto 0) => \h_adapted_data_r_reg[1][15]\(15 downto 0),
      \h_adapted_data_r_reg[2][15]\(15 downto 0) => \h_adapted_data_r_reg[2][15]\(15 downto 0),
      \h_adapted_data_r_reg[3][15]\(15 downto 0) => \h_adapted_data_r_reg[3][15]\(15 downto 0),
      h_buff_last_read_d_r_reg_0 => h_buff_last_read_d_r_reg,
      h_buff_last_read_d_r_reg_1 => h_buff_last_read_d_r_reg_0,
      h_buff_last_read_d_r_reg_2 => h_buff_last_read_d_r_reg_1,
      \h_buff_raddr_r_reg[0]_0\(0) => \h_buff_raddr_r_reg[0]\(0),
      h_buff_re => h_buff_re,
      h_coef_blocks_count(2 downto 0) => h_coef_blocks_count(2 downto 0),
      \h_fetched_data_r_reg[0][11]_0\(3 downto 0) => \h_fetched_data_r_reg[0][11]\(3 downto 0),
      \h_fetched_data_r_reg[0][15]_0\(3 downto 0) => \h_fetched_data_r_reg[0][15]\(3 downto 0),
      \h_fetched_data_r_reg[0][15]_1\(15) => \h_fetched_data[0]_22\(15),
      \h_fetched_data_r_reg[0][15]_1\(14 downto 0) => \^h_fetched_data_r_reg[0][14]\(14 downto 0),
      \h_fetched_data_r_reg[0][3]_0\(3 downto 0) => \h_fetched_data_r_reg[0][3]\(3 downto 0),
      \h_fetched_data_r_reg[0][7]_0\(3 downto 0) => \h_fetched_data_r_reg[0][7]\(3 downto 0),
      \h_fetched_data_r_reg[1][11]_0\(3 downto 0) => \h_fetched_data_r_reg[1][11]\(3 downto 0),
      \h_fetched_data_r_reg[1][14]_0\(14 downto 0) => \h_fetched_data_r_reg[1][14]\(14 downto 0),
      \h_fetched_data_r_reg[1][15]_0\(3 downto 0) => \h_fetched_data_r_reg[1][15]\(3 downto 0),
      \h_fetched_data_r_reg[1][3]_0\(3 downto 0) => \h_fetched_data_r_reg[1][3]\(3 downto 0),
      \h_fetched_data_r_reg[1][7]_0\(3 downto 0) => \h_fetched_data_r_reg[1][7]\(3 downto 0),
      \h_fetched_data_r_reg[2][11]_0\(3 downto 0) => \h_fetched_data_r_reg[2][11]\(3 downto 0),
      \h_fetched_data_r_reg[2][15]_0\(3 downto 0) => \h_fetched_data_r_reg[2][15]\(3 downto 0),
      \h_fetched_data_r_reg[2][15]_1\(15 downto 0) => \h_fetched_data_r_reg[2][15]_0\(15 downto 0),
      \h_fetched_data_r_reg[2][3]_0\(3 downto 0) => \h_fetched_data_r_reg[2][3]\(3 downto 0),
      \h_fetched_data_r_reg[2][7]_0\(3 downto 0) => \h_fetched_data_r_reg[2][7]\(3 downto 0),
      \h_fetched_data_r_reg[3][11]_0\(3 downto 0) => \h_fetched_data_r_reg[3][11]\(3 downto 0),
      \h_fetched_data_r_reg[3][15]_0\(3 downto 0) => \h_fetched_data_r_reg[3][15]\(3 downto 0),
      \h_fetched_data_r_reg[3][15]_1\(15 downto 0) => \h_fetched_data_r_reg[3][15]_0\(15 downto 0),
      \h_fetched_data_r_reg[3][3]_0\(3 downto 0) => \h_fetched_data_r_reg[3][3]\(3 downto 0),
      \h_fetched_data_r_reg[3][7]_0\(3 downto 0) => \h_fetched_data_r_reg[3][7]\(3 downto 0),
      h_fetched_valid_r_reg_0 => h_fetched_valid,
      mul_1_b_nxt_c(15 downto 0) => mul_1_b_nxt_c(15 downto 0),
      \mul_1_b_r_reg[15]\(15 downto 0) => \^x_0_r_reg[15]\(15 downto 0),
      \mul_1_b_r_reg[15]_0\(15 downto 0) => \mul_1_b_r_reg[15]\(15 downto 0),
      mul_1_new_product_c => mul_1_new_product_c,
      mul_n_input_data_valid_nxt_c => mul_n_input_data_valid_nxt_c,
      mul_n_new_product_c(0) => mul_n_new_product_c(0),
      muls_fsm_state_nxt_c(2 downto 0) => muls_fsm_state_nxt_c(2 downto 0),
      start_filter_adaptation => start_filter_adaptation,
      x_fifo_start_outputting_data => x_fifo_start_outputting_data,
      x_fifo_valid => \^x_fifo_valid\
    );
nlms_h_write_manager_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_h_write_manager
     port map (
      E(0) => E(0),
      Q(0) => \written_blocks_cnt_r_reg[0]\(0),
      WEBWE(0) => WEBWE(0),
      adaptation_finished => adaptation_finished,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      busy => busy,
      \h_buff_wdata[0]\(15 downto 0) => \h_buff_wdata[0]\(15 downto 0),
      \h_buff_wdata[1]\(15 downto 0) => \h_buff_wdata[1]\(15 downto 0),
      \h_buff_wdata[2]\(15 downto 0) => \h_buff_wdata[2]\(15 downto 0),
      \h_buff_wdata[3]\(15 downto 0) => \h_buff_wdata[3]\(15 downto 0),
      \h_buff_wdata_r_reg[0][15]_0\(15 downto 0) => \h_buff_wdata_r_reg[0][15]\(15 downto 0),
      \h_buff_wdata_r_reg[1][15]_0\(15 downto 0) => \h_buff_wdata_r_reg[1][15]\(15 downto 0),
      \h_buff_wdata_r_reg[2][15]_0\(15 downto 0) => \h_buff_wdata_r_reg[2][15]\(15 downto 0),
      \h_buff_wdata_r_reg[3][15]_0\(15 downto 0) => \h_buff_wdata_r_reg[3][15]\(15 downto 0),
      h_coef_blocks_count(2 downto 0) => h_coef_blocks_count(2 downto 0),
      mem_content_reg => mem_content_reg,
      mem_content_reg_0(4 downto 0) => mem_content_reg_0(4 downto 0),
      p_0_out(63 downto 0) => p_0_out(63 downto 0),
      start_filter_adaptation => start_filter_adaptation,
      start_filter_adaptation_r_reg => h_buff_last_read_d_r_reg,
      start_filter_adaptation_r_reg_0 => h_buff_last_read_d_r_reg_0,
      \written_blocks_cnt_r_reg[0]_0\(0) => \written_blocks_cnt_r_reg[0]_0\(0),
      \written_blocks_cnt_r_reg[4]_0\(4 downto 0) => \written_blocks_cnt_r_reg[4]\(4 downto 0)
    );
out_buff_manager_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_out_buff_write_manager
     port map (
      Q(6 downto 0) => \out_buff_waddr_r_reg[6]\(6 downto 0),
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \out_buff_waddr_r_reg[0]_0\(0) => \out_buff_waddr_r_reg[0]_0\(0),
      \out_buff_waddr_r_reg[0]_1\(0) => \out_buff_waddr_r_reg[0]\(0),
      \out_buff_wdata_r_reg[15]_0\(15 downto 0) => \out_buff_wdata_r_reg[15]\(15 downto 0),
      \out_buff_wdata_r_reg[15]_1\(15 downto 0) => \out_buff_wdata_r_reg[15]_0\(15 downto 0),
      out_buff_we => out_buff_we,
      out_buff_we_r_reg_0(0) => out_buff_we_r_reg(0),
      out_written => out_written,
      reset_out_ptr => reset_out_ptr
    );
x_fifo_buff_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_x_fifo_buff
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => ADDRBWRADDR(4 downto 0),
      D(0) => D(0),
      \FSM_onehot_fifo_fsm_state_r_reg[3]_0\ => \FSM_onehot_fifo_fsm_state_r_reg[3]\,
      Q(4 downto 0) => \fifo_raddr_r_reg[6]\(4 downto 0),
      S(2 downto 0) => S(2 downto 0),
      bram_addr_a(8 downto 0) => bram_addr_a(8 downto 0),
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      busy => busy,
      \curr_x_d_sample_addr_r_reg[6]_0\(6 downto 0) => \curr_x_d_sample_addr_r_reg[6]\(6 downto 0),
      d_buff_re => d_buff_re,
      \d_sample_r_reg[15]_0\(15 downto 0) => \d_sample_r_reg[15]\(15 downto 0),
      \d_sample_r_reg[15]_1\(15 downto 0) => \d_sample_r_reg[15]_0\(15 downto 0),
      \fifo_raddr_r_reg[4]_0\ => \fifo_raddr_r_reg[4]\,
      \fifo_raddr_r_reg[5]_0\ => \fifo_raddr_r_reg[5]\,
      \fifo_raddr_r_reg[6]_0\ => \fifo_raddr_r_reg[6]_0\,
      \fifo_read_samples_cnt_r_reg[6]_0\(2 downto 0) => \fifo_read_samples_cnt_r_reg[6]\(2 downto 0),
      \fifo_wptr_nxt_c2_carry__1_0\(3 downto 0) => \fifo_wptr_nxt_c2_carry__1\(3 downto 0),
      \fifo_wptr_r_reg[0]_0\(2 downto 0) => \fifo_wptr_r_reg[0]\(2 downto 0),
      \fifo_wptr_r_reg[6]_0\(5 downto 0) => Q(5 downto 0),
      h_coef_blocks_count(2 downto 0) => h_coef_blocks_count(2 downto 0),
      mem_content_reg_1 => mem_content_reg_1,
      mi(15 downto 0) => mi(15 downto 0),
      \mi_reg_r_reg[0]\ => \mi_reg_r_reg[0]\,
      \mi_reg_r_reg[10]\ => \mi_reg_r_reg[10]\,
      \mi_reg_r_reg[11]\ => \mi_reg_r_reg[11]\,
      \mi_reg_r_reg[12]\ => \mi_reg_r_reg[12]\,
      \mi_reg_r_reg[13]\ => \mi_reg_r_reg[13]\,
      \mi_reg_r_reg[14]\ => \mi_reg_r_reg[14]\,
      \mi_reg_r_reg[15]\ => \mi_reg_r_reg[15]\,
      \mi_reg_r_reg[1]\ => \mi_reg_r_reg[1]\,
      \mi_reg_r_reg[2]\ => \mi_reg_r_reg[2]\,
      \mi_reg_r_reg[3]\ => \mi_reg_r_reg[3]\,
      \mi_reg_r_reg[4]\ => \mi_reg_r_reg[4]\,
      \mi_reg_r_reg[5]\ => \mi_reg_r_reg[5]\,
      \mi_reg_r_reg[6]\ => \mi_reg_r_reg[6]\,
      \mi_reg_r_reg[7]\ => \mi_reg_r_reg[7]\,
      \mi_reg_r_reg[8]\ => \mi_reg_r_reg[8]\,
      \mi_reg_r_reg[9]\ => \mi_reg_r_reg[9]\,
      \mul_0_b_r_reg[15]\(15) => \h_fetched_data[0]_22\(15),
      \mul_0_b_r_reg[15]\(14 downto 0) => \^h_fetched_data_r_reg[0][14]\(14 downto 0),
      muls_fsm_state_nxt_c(1 downto 0) => muls_fsm_state_nxt_c(1 downto 0),
      \prev_rdata_r_reg[0][15]_0\(15 downto 0) => \prev_rdata_r_reg[0][15]\(15 downto 0),
      \rdata_reg[0]_2\(15 downto 0) => \rdata_reg[0]_2\(15 downto 0),
      \rdata_reg[1]_3\(15 downto 0) => \rdata_reg[1]_3\(15 downto 0),
      \rdata_reg[2]_1\(15 downto 0) => \rdata_reg[2]_1\(15 downto 0),
      \rdata_reg[3]_0\(15 downto 0) => \rdata_reg[3]_0\(15 downto 0),
      reset_out_ptr => reset_out_ptr,
      \sorted_data_c__1\(15 downto 0) => \sorted_data_c__1\(15 downto 0),
      \x_0_addr_r_reg[1]_0\(1 downto 0) => \x_0_addr_r_reg[1]\(1 downto 0),
      \x_0_r_reg[15]_0\(15 downto 0) => \^x_0_r_reg[15]\(15 downto 0),
      \x_0_r_reg[15]_1\(15 downto 0) => \x_0_r_reg[15]_0\(15 downto 0),
      x_fifo_buff_final_we_c => x_fifo_buff_final_we_c,
      x_fifo_buff_re => x_fifo_buff_re,
      \x_fifo_data[0]_27\(15 downto 0) => \x_fifo_data[0]_27\(15 downto 0),
      \x_fifo_data[1]_28\(15 downto 0) => \x_fifo_data[1]_28\(15 downto 0),
      \x_fifo_data[2]_29\(15 downto 0) => \x_fifo_data[2]_29\(15 downto 0),
      \x_fifo_data[3]_30\(15 downto 0) => \x_fifo_data[3]_30\(15 downto 0),
      x_fifo_get_new_x_d_samples => x_fifo_get_new_x_d_samples,
      x_fifo_last_read_c => x_fifo_last_read_c,
      x_fifo_last_read_d_d_r_reg_0 => x_fifo_last,
      x_fifo_samples_ready => x_fifo_samples_ready,
      x_fifo_start_outputting_data => x_fifo_start_outputting_data,
      x_fifo_valid => \^x_fifo_valid\,
      \x_thrown_away_r_reg[15]_0\(15 downto 0) => \x_thrown_away_r_reg[15]\(15 downto 0),
      \x_thrown_away_r_reg[15]_1\(15 downto 0) => \x_thrown_away_r_reg[15]_0\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_int_buffers is
  port (
    mem_content_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_content_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_content_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_content_reg_4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[1]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[0]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[3]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[2]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sorted_data_c__1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_clk_a : in STD_LOGIC;
    d_buff_re : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_content_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    h_buff_re : in STD_LOGIC;
    mem_content_reg_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_content_reg_5 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_buff_we : in STD_LOGIC;
    mem_content_reg_6 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    bram_addr_b : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_content_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_content_reg_8 : in STD_LOGIC;
    bram_en_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_0_a_r_reg[15]_i_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_0_a_r_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_fifo_buff_final_we_c : in STD_LOGIC;
    x_fifo_buff_re : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    busy : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_int_buffers;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_int_buffers is
  signal x_fifo_buff_final_wdata_c : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
d_buff_bram_ping_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0\
     port map (
      bram_addr_a(8 downto 0) => bram_addr_a(8 downto 0),
      bram_clk_a => bram_clk_a,
      bram_wrdata_a(15 downto 0) => bram_wrdata_a(15 downto 0),
      d_buff_re => d_buff_re,
      mem_content_reg_0(15 downto 0) => mem_content_reg_0(15 downto 0),
      mem_content_reg_1(6 downto 0) => mem_content_reg_2(6 downto 0),
      mem_content_reg_2 => mem_content_reg_8
    );
h_buff_bram_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized1\
     port map (
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      WEBWE(0) => WEBWE(0),
      bram_clk_a => bram_clk_a,
      h_buff_re => h_buff_re,
      mem_content_reg_0(4 downto 0) => mem_content_reg_3(4 downto 0),
      mem_content_reg_1(4 downto 0) => mem_content_reg_5(4 downto 0),
      p_0_out(63 downto 0) => p_0_out(63 downto 0)
    );
out_buff_bram_ping_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_0\
     port map (
      bram_addr_b(9 downto 0) => bram_addr_b(9 downto 0),
      bram_clk_a => bram_clk_a,
      bram_en_b => bram_en_b,
      mem_content_reg_0(15 downto 0) => mem_content_reg_1(15 downto 0),
      mem_content_reg_1(6 downto 0) => mem_content_reg_6(6 downto 0),
      mem_content_reg_2(15 downto 0) => mem_content_reg_7(15 downto 0),
      out_buff_we => out_buff_we
    );
x_buff_bram_ping_INST: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram__parameterized0_1\
     port map (
      DIADI(15 downto 0) => x_fifo_buff_final_wdata_c(15 downto 0),
      bram_addr_a(8 downto 0) => bram_addr_a(8 downto 0),
      bram_clk_a => bram_clk_a,
      bram_wrdata_a(15 downto 0) => bram_wrdata_a(15 downto 0),
      busy => busy,
      d_buff_re => d_buff_re,
      mem_content_reg_0(15 downto 0) => mem_content_reg(15 downto 0),
      mem_content_reg_1(6 downto 0) => mem_content_reg_2(6 downto 0),
      mem_content_reg_2 => mem_content_reg_8
    );
x_fifo_buff_bram_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_bram
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => ADDRBWRADDR(4 downto 0),
      DIADI(15 downto 0) => x_fifo_buff_final_wdata_c(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      bram_clk_a => bram_clk_a,
      mem_content_reg_4_0(15 downto 0) => mem_content_reg_4(15 downto 0),
      \mul_0_a_r_reg[0]_i_2\(1 downto 0) => \mul_0_a_r_reg[0]_i_2\(1 downto 0),
      \mul_0_a_r_reg[15]_i_5\(15 downto 0) => \mul_0_a_r_reg[15]_i_5\(15 downto 0),
      \rdata_reg[0]_1\(15 downto 0) => \rdata_reg[0]_1\(15 downto 0),
      \rdata_reg[1]_0\(15 downto 0) => \rdata_reg[1]_0\(15 downto 0),
      \rdata_reg[2]_3\(15 downto 0) => \rdata_reg[2]_3\(15 downto 0),
      \rdata_reg[3]_2\(15 downto 0) => \rdata_reg[3]_2\(15 downto 0),
      \sorted_data_c__1\(15 downto 0) => \sorted_data_c__1\(15 downto 0),
      x_fifo_buff_final_we_c => x_fifo_buff_final_we_c,
      x_fifo_buff_re => x_fifo_buff_re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_multipliers is
  port (
    in_type_res_stage_out_valid_r_reg : out STD_LOGIC;
    mul_n_b_fract_r_reg_0 : out STD_LOGIC;
    out_type_res_stage_out_valid_r_reg : out STD_LOGIC;
    out_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    stop_feeding_muls_r_reg_0 : out STD_LOGIC;
    mul_0_a_u2_r_reg_0 : out STD_LOGIC;
    mul_0_b_u2_r_reg_0 : out STD_LOGIC;
    mul_1_a_u2_r_reg_0 : out STD_LOGIC;
    mul_1_b_u2_r_reg_0 : out STD_LOGIC;
    mul_n_a_u2_r_reg_0 : out STD_LOGIC;
    out_type_res_stage_out_valid_r_reg_1 : out STD_LOGIC;
    in_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    in_type_res_stage_out_valid_r_reg_1 : out STD_LOGIC;
    \continue_fetching_c__1\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][11]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][14]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][13]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][12]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][13]_1\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][10]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][9]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][8]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][5]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][4]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][2]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][1]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][0]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][11]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][14]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][13]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][12]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][13]_1\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][10]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][9]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][8]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][5]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][4]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][2]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][1]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][0]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][11]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][14]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][13]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][12]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][13]_1\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][10]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][9]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][8]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][5]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][4]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][2]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][1]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][0]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][11]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][14]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][13]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][12]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][13]_1\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][10]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][9]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][8]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][5]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][4]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][2]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][1]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][0]_0\ : out STD_LOGIC;
    \mul_0_a_r_reg[11]_0\ : out STD_LOGIC;
    \mul_0_a_r_reg[14]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_0_a_r_reg[13]_0\ : out STD_LOGIC;
    \mul_0_b_r_reg[11]_0\ : out STD_LOGIC;
    \mul_0_b_r_reg[14]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_0_b_r_reg[13]_0\ : out STD_LOGIC;
    \mul_1_a_r_reg[11]_0\ : out STD_LOGIC;
    \mul_1_a_r_reg[14]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_1_a_r_reg[13]_0\ : out STD_LOGIC;
    \mul_1_b_r_reg[11]_0\ : out STD_LOGIC;
    \mul_1_b_r_reg[14]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_1_b_r_reg[13]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_muls_fsm_state_r_reg[1]_0\ : out STD_LOGIC;
    stop_feeding_muls_r_reg_1 : out STD_LOGIC;
    fir_y_en_c : out STD_LOGIC;
    adaptation_processing_nxt_c3_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \product_r_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \product_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \product_r_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \product_r_reg[15]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \product_r_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \product_r_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \product_r_reg[13]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adaptation_coef_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_muls_fsm_state_r_reg[4]_0\ : out STD_LOGIC;
    stop_feeding_muls_r_reg_2 : out STD_LOGIC;
    h_fetched_ready : out STD_LOGIC;
    adaptation_processing_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \product_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \product_r_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \product_r_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adaptation_coef_valid : out STD_LOGIC;
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    x_fifo_last : in STD_LOGIC;
    mul_0_a_fract_nxt_c : in STD_LOGIC;
    mul_0_a_u2_nxt_c : in STD_LOGIC;
    mul_0_b_fract_nxt_c : in STD_LOGIC;
    mul_0_b_u2_nxt_c : in STD_LOGIC;
    mul_1_a_fract_nxt_c : in STD_LOGIC;
    mul_1_a_u2_nxt_c : in STD_LOGIC;
    mul_1_b_fract_nxt_c : in STD_LOGIC;
    mul_1_b_u2_nxt_c : in STD_LOGIC;
    mul_n_input_data_valid_nxt_c : in STD_LOGIC;
    mul_n_a_fract_nxt_c : in STD_LOGIC;
    mul_n_a_u2_nxt_c : in STD_LOGIC;
    mul_n_b_fract_r_reg_1 : in STD_LOGIC;
    \product_r_reg[15]_3\ : in STD_LOGIC;
    \product_r_reg[15]_i_8__0\ : in STD_LOGIC;
    \product_r_reg[15]_i_8__1\ : in STD_LOGIC;
    h_fetched_valid : in STD_LOGIC;
    filter_adaptation_r : in STD_LOGIC;
    act_input_bits : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_sign_r_reg[14]\ : in STD_LOGIC;
    \a_sign_r_reg[13]\ : in STD_LOGIC;
    \a_sign_r_reg[12]\ : in STD_LOGIC;
    \a_sign_r_reg[10]\ : in STD_LOGIC;
    \a_sign_r_reg[9]\ : in STD_LOGIC;
    \a_sign_r_reg[8]\ : in STD_LOGIC;
    \a_sign_r_reg[5]\ : in STD_LOGIC;
    \a_sign_r_reg[4]\ : in STD_LOGIC;
    \a_sign_r_reg[2]\ : in STD_LOGIC;
    \b_sign_r_reg[14]\ : in STD_LOGIC;
    \b_sign_r_reg[13]\ : in STD_LOGIC;
    \b_sign_r_reg[12]\ : in STD_LOGIC;
    \b_sign_r_reg[10]\ : in STD_LOGIC;
    \b_sign_r_reg[9]\ : in STD_LOGIC;
    \b_sign_r_reg[8]\ : in STD_LOGIC;
    \b_sign_r_reg[5]\ : in STD_LOGIC;
    \b_sign_r_reg[4]\ : in STD_LOGIC;
    \b_sign_r_reg[2]\ : in STD_LOGIC;
    \a_sign_r_reg[14]_0\ : in STD_LOGIC;
    \a_sign_r_reg[13]_0\ : in STD_LOGIC;
    \a_sign_r_reg[12]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_0\ : in STD_LOGIC;
    \a_sign_r_reg[9]_0\ : in STD_LOGIC;
    \a_sign_r_reg[8]_0\ : in STD_LOGIC;
    \a_sign_r_reg[5]_0\ : in STD_LOGIC;
    \a_sign_r_reg[4]_0\ : in STD_LOGIC;
    \a_sign_r_reg[2]_0\ : in STD_LOGIC;
    \b_sign_r_reg[14]_0\ : in STD_LOGIC;
    \b_sign_r_reg[13]_0\ : in STD_LOGIC;
    \b_sign_r_reg[12]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_0\ : in STD_LOGIC;
    \b_sign_r_reg[9]_0\ : in STD_LOGIC;
    \b_sign_r_reg[8]_0\ : in STD_LOGIC;
    \b_sign_r_reg[5]_0\ : in STD_LOGIC;
    \b_sign_r_reg[4]_0\ : in STD_LOGIC;
    \b_sign_r_reg[2]_0\ : in STD_LOGIC;
    \a_sign_r_reg[14]_1\ : in STD_LOGIC;
    \a_sign_r_reg[13]_1\ : in STD_LOGIC;
    \a_sign_r_reg[12]_1\ : in STD_LOGIC;
    \a_sign_r_reg[10]_1\ : in STD_LOGIC;
    \a_sign_r_reg[9]_1\ : in STD_LOGIC;
    \a_sign_r_reg[8]_1\ : in STD_LOGIC;
    \a_sign_r_reg[5]_1\ : in STD_LOGIC;
    \a_sign_r_reg[4]_1\ : in STD_LOGIC;
    \a_sign_r_reg[2]_1\ : in STD_LOGIC;
    \b_sign_r_reg[14]_1\ : in STD_LOGIC;
    \b_sign_r_reg[13]_1\ : in STD_LOGIC;
    \b_sign_r_reg[12]_1\ : in STD_LOGIC;
    \b_sign_r_reg[10]_1\ : in STD_LOGIC;
    \b_sign_r_reg[9]_1\ : in STD_LOGIC;
    \b_sign_r_reg[8]_1\ : in STD_LOGIC;
    \b_sign_r_reg[5]_1\ : in STD_LOGIC;
    \b_sign_r_reg[4]_1\ : in STD_LOGIC;
    \b_sign_r_reg[2]_1\ : in STD_LOGIC;
    \a_sign_r_reg[14]_2\ : in STD_LOGIC;
    \a_sign_r_reg[13]_2\ : in STD_LOGIC;
    \a_sign_r_reg[12]_2\ : in STD_LOGIC;
    \a_sign_r_reg[10]_2\ : in STD_LOGIC;
    \a_sign_r_reg[9]_2\ : in STD_LOGIC;
    \a_sign_r_reg[8]_2\ : in STD_LOGIC;
    \a_sign_r_reg[5]_2\ : in STD_LOGIC;
    \a_sign_r_reg[4]_2\ : in STD_LOGIC;
    \a_sign_r_reg[2]_2\ : in STD_LOGIC;
    \b_sign_r_reg[14]_2\ : in STD_LOGIC;
    \b_sign_r_reg[13]_2\ : in STD_LOGIC;
    \b_sign_r_reg[12]_2\ : in STD_LOGIC;
    \b_sign_r_reg[10]_2\ : in STD_LOGIC;
    \b_sign_r_reg[9]_2\ : in STD_LOGIC;
    \b_sign_r_reg[8]_2\ : in STD_LOGIC;
    \b_sign_r_reg[5]_2\ : in STD_LOGIC;
    \b_sign_r_reg[4]_2\ : in STD_LOGIC;
    \b_sign_r_reg[2]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_fir_filtration : in STD_LOGIC;
    \err_r_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_fifo_valid : in STD_LOGIC;
    muls_fsm_state_nxt_c : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prev_products_new_r : in STD_LOGIC;
    fir_processing_r : in STD_LOGIC;
    start_filter_adaptation : in STD_LOGIC;
    adaptation_processing_r : in STD_LOGIC;
    \mul_0_b_r_reg[0]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[1]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[2]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[3]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[4]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[5]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[6]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[7]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[8]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[9]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[10]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[11]_1\ : in STD_LOGIC;
    \mul_0_b_r_reg[12]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[13]_1\ : in STD_LOGIC;
    \mul_0_b_r_reg[14]_1\ : in STD_LOGIC;
    \mul_0_b_r_reg[15]_0\ : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[0]_0\ : in STD_LOGIC;
    \a_sign_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_sign_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_sign_r_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_muls_fsm_state_r_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[1]_1\ : in STD_LOGIC;
    mul_0_a_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_1_a_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_1_b_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_n_a_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_n_b_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_n_a_r_reg[1][15]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][14]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][13]_2\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][12]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][11]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][10]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][9]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][8]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][7]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][6]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][5]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][4]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][3]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][2]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][1]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][0]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][15]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][14]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][13]_2\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][12]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][11]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][10]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][9]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][8]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][7]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][6]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][5]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][4]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][3]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][2]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][1]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_multipliers;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_multipliers is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \FSM_onehot_muls_fsm_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_muls_fsm_state_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_muls_fsm_state_r_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_muls_fsm_state_r_reg[4]_0\ : STD_LOGIC;
  signal \FSM_onehot_muls_fsm_state_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_muls_fsm_state_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \MUL_N_GEN[2].mul_n_n_6\ : STD_LOGIC;
  signal a_fract_d_d_r : STD_LOGIC;
  signal adaptation_coef_en_c : STD_LOGIC;
  signal adaptation_coef_get_r_reg_n_0 : STD_LOGIC;
  signal \^adaptation_coef_r_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adaptation_coef_valid\ : STD_LOGIC;
  signal b_fract_d_d_r : STD_LOGIC;
  signal \^in_type_res_stage_out_valid_r_reg\ : STD_LOGIC;
  signal mul_0_a_fract_r : STD_LOGIC;
  signal mul_0_a_r : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \^mul_0_a_r_reg[14]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^mul_0_a_u2_r_reg_0\ : STD_LOGIC;
  signal mul_0_b_fract_r : STD_LOGIC;
  signal mul_0_b_r : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \mul_0_b_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \mul_0_b_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \^mul_0_b_r_reg[14]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^mul_0_b_u2_r_reg_0\ : STD_LOGIC;
  signal mul_0_input_data_valid_nxt_c : STD_LOGIC;
  signal mul_0_input_data_valid_r : STD_LOGIC;
  signal mul_0_n_10 : STD_LOGIC;
  signal mul_0_n_11 : STD_LOGIC;
  signal mul_1_a_fract_r : STD_LOGIC;
  signal mul_1_a_r : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \^mul_1_a_r_reg[14]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^mul_1_a_u2_r_reg_0\ : STD_LOGIC;
  signal mul_1_b_fract_r : STD_LOGIC;
  signal mul_1_b_r : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \^mul_1_b_r_reg[14]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^mul_1_b_u2_r_reg_0\ : STD_LOGIC;
  signal mul_1_input_data_valid_nxt_c : STD_LOGIC;
  signal mul_1_input_data_valid_r : STD_LOGIC;
  signal mul_n_a_fract_r : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][0]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][10]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][12]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][13]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][14]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][1]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][2]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][4]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][5]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][8]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[0][9]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][0]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][10]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][12]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][13]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][14]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][1]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][2]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][4]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][5]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][8]_0\ : STD_LOGIC;
  signal \^mul_n_a_r_reg[1][9]_0\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \mul_n_a_r_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \^mul_n_a_u2_r_reg_0\ : STD_LOGIC;
  signal \^mul_n_b_fract_r_reg_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][0]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][10]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][12]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][13]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][14]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][1]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][2]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][4]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][5]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][8]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[0][9]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][0]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][10]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][12]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][13]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][14]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][1]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][2]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][4]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][5]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][8]_0\ : STD_LOGIC;
  signal \^mul_n_b_r_reg[1][9]_0\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \mul_n_b_r_reg_n_0_[1][7]\ : STD_LOGIC;
  signal mul_n_input_data_valid_r : STD_LOGIC;
  signal mul_stage_out_valid_r : STD_LOGIC;
  signal \^out_type_res_stage_out_valid_r_reg\ : STD_LOGIC;
  signal \^out_type_res_stage_out_valid_r_reg_0\ : STD_LOGIC;
  signal \^out_type_res_stage_out_valid_r_reg_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal product_nxt_c1 : STD_LOGIC;
  signal \^product_r_reg[15]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^product_r_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^product_r_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^product_r_reg[15]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^stop_feeding_muls_r_reg_0\ : STD_LOGIC;
  signal \^stop_feeding_muls_r_reg_1\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_muls_fsm_state_r_reg[0]\ : label is "MULS_FSM_SUM_OF_SQUARES:01000,MULS_FSM_ADAP_COEF:00100,MULS_FSM_FIR_FILTRATION:10000,MULS_FSM_ADAPTATION:00001,MULS_FSM_IDLE:00010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_muls_fsm_state_r_reg[1]\ : label is "MULS_FSM_SUM_OF_SQUARES:01000,MULS_FSM_ADAP_COEF:00100,MULS_FSM_FIR_FILTRATION:10000,MULS_FSM_ADAPTATION:00001,MULS_FSM_IDLE:00010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_muls_fsm_state_r_reg[2]\ : label is "MULS_FSM_SUM_OF_SQUARES:01000,MULS_FSM_ADAP_COEF:00100,MULS_FSM_FIR_FILTRATION:10000,MULS_FSM_ADAPTATION:00001,MULS_FSM_IDLE:00010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_muls_fsm_state_r_reg[3]\ : label is "MULS_FSM_SUM_OF_SQUARES:01000,MULS_FSM_ADAP_COEF:00100,MULS_FSM_FIR_FILTRATION:10000,MULS_FSM_ADAPTATION:00001,MULS_FSM_IDLE:00010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_muls_fsm_state_r_reg[4]\ : label is "MULS_FSM_SUM_OF_SQUARES:01000,MULS_FSM_ADAP_COEF:00100,MULS_FSM_FIR_FILTRATION:10000,MULS_FSM_ADAPTATION:00001,MULS_FSM_IDLE:00010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_0_b_r[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mul_0_b_r[10]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mul_0_b_r[11]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mul_0_b_r[12]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mul_0_b_r[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mul_0_b_r[14]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mul_0_b_r[15]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mul_0_b_r[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mul_0_b_r[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mul_0_b_r[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mul_0_b_r[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mul_0_b_r[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mul_0_b_r[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mul_0_b_r[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mul_0_b_r[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mul_0_b_r[9]_i_1\ : label is "soft_lutpair94";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \FSM_onehot_muls_fsm_state_r_reg[1]_0\ <= \^fsm_onehot_muls_fsm_state_r_reg[1]_0\;
  \FSM_onehot_muls_fsm_state_r_reg[4]_0\ <= \^fsm_onehot_muls_fsm_state_r_reg[4]_0\;
  \adaptation_coef_r_reg[15]_0\(15 downto 0) <= \^adaptation_coef_r_reg[15]_0\(15 downto 0);
  adaptation_coef_valid <= \^adaptation_coef_valid\;
  in_type_res_stage_out_valid_r_reg <= \^in_type_res_stage_out_valid_r_reg\;
  \mul_0_a_r_reg[14]_0\(10 downto 0) <= \^mul_0_a_r_reg[14]_0\(10 downto 0);
  mul_0_a_u2_r_reg_0 <= \^mul_0_a_u2_r_reg_0\;
  \mul_0_b_r_reg[14]_0\(10 downto 0) <= \^mul_0_b_r_reg[14]_0\(10 downto 0);
  mul_0_b_u2_r_reg_0 <= \^mul_0_b_u2_r_reg_0\;
  \mul_1_a_r_reg[14]_0\(10 downto 0) <= \^mul_1_a_r_reg[14]_0\(10 downto 0);
  mul_1_a_u2_r_reg_0 <= \^mul_1_a_u2_r_reg_0\;
  \mul_1_b_r_reg[14]_0\(10 downto 0) <= \^mul_1_b_r_reg[14]_0\(10 downto 0);
  mul_1_b_u2_r_reg_0 <= \^mul_1_b_u2_r_reg_0\;
  \mul_n_a_r_reg[0][0]_0\ <= \^mul_n_a_r_reg[0][0]_0\;
  \mul_n_a_r_reg[0][10]_0\ <= \^mul_n_a_r_reg[0][10]_0\;
  \mul_n_a_r_reg[0][12]_0\ <= \^mul_n_a_r_reg[0][12]_0\;
  \mul_n_a_r_reg[0][13]_0\ <= \^mul_n_a_r_reg[0][13]_0\;
  \mul_n_a_r_reg[0][14]_0\ <= \^mul_n_a_r_reg[0][14]_0\;
  \mul_n_a_r_reg[0][1]_0\ <= \^mul_n_a_r_reg[0][1]_0\;
  \mul_n_a_r_reg[0][2]_0\ <= \^mul_n_a_r_reg[0][2]_0\;
  \mul_n_a_r_reg[0][4]_0\ <= \^mul_n_a_r_reg[0][4]_0\;
  \mul_n_a_r_reg[0][5]_0\ <= \^mul_n_a_r_reg[0][5]_0\;
  \mul_n_a_r_reg[0][8]_0\ <= \^mul_n_a_r_reg[0][8]_0\;
  \mul_n_a_r_reg[0][9]_0\ <= \^mul_n_a_r_reg[0][9]_0\;
  \mul_n_a_r_reg[1][0]_0\ <= \^mul_n_a_r_reg[1][0]_0\;
  \mul_n_a_r_reg[1][10]_0\ <= \^mul_n_a_r_reg[1][10]_0\;
  \mul_n_a_r_reg[1][12]_0\ <= \^mul_n_a_r_reg[1][12]_0\;
  \mul_n_a_r_reg[1][13]_0\ <= \^mul_n_a_r_reg[1][13]_0\;
  \mul_n_a_r_reg[1][14]_0\ <= \^mul_n_a_r_reg[1][14]_0\;
  \mul_n_a_r_reg[1][1]_0\ <= \^mul_n_a_r_reg[1][1]_0\;
  \mul_n_a_r_reg[1][2]_0\ <= \^mul_n_a_r_reg[1][2]_0\;
  \mul_n_a_r_reg[1][4]_0\ <= \^mul_n_a_r_reg[1][4]_0\;
  \mul_n_a_r_reg[1][5]_0\ <= \^mul_n_a_r_reg[1][5]_0\;
  \mul_n_a_r_reg[1][8]_0\ <= \^mul_n_a_r_reg[1][8]_0\;
  \mul_n_a_r_reg[1][9]_0\ <= \^mul_n_a_r_reg[1][9]_0\;
  mul_n_a_u2_r_reg_0 <= \^mul_n_a_u2_r_reg_0\;
  mul_n_b_fract_r_reg_0 <= \^mul_n_b_fract_r_reg_0\;
  \mul_n_b_r_reg[0][0]_0\ <= \^mul_n_b_r_reg[0][0]_0\;
  \mul_n_b_r_reg[0][10]_0\ <= \^mul_n_b_r_reg[0][10]_0\;
  \mul_n_b_r_reg[0][12]_0\ <= \^mul_n_b_r_reg[0][12]_0\;
  \mul_n_b_r_reg[0][13]_0\ <= \^mul_n_b_r_reg[0][13]_0\;
  \mul_n_b_r_reg[0][14]_0\ <= \^mul_n_b_r_reg[0][14]_0\;
  \mul_n_b_r_reg[0][1]_0\ <= \^mul_n_b_r_reg[0][1]_0\;
  \mul_n_b_r_reg[0][2]_0\ <= \^mul_n_b_r_reg[0][2]_0\;
  \mul_n_b_r_reg[0][4]_0\ <= \^mul_n_b_r_reg[0][4]_0\;
  \mul_n_b_r_reg[0][5]_0\ <= \^mul_n_b_r_reg[0][5]_0\;
  \mul_n_b_r_reg[0][8]_0\ <= \^mul_n_b_r_reg[0][8]_0\;
  \mul_n_b_r_reg[0][9]_0\ <= \^mul_n_b_r_reg[0][9]_0\;
  \mul_n_b_r_reg[1][0]_0\ <= \^mul_n_b_r_reg[1][0]_0\;
  \mul_n_b_r_reg[1][10]_0\ <= \^mul_n_b_r_reg[1][10]_0\;
  \mul_n_b_r_reg[1][12]_0\ <= \^mul_n_b_r_reg[1][12]_0\;
  \mul_n_b_r_reg[1][13]_0\ <= \^mul_n_b_r_reg[1][13]_0\;
  \mul_n_b_r_reg[1][14]_0\ <= \^mul_n_b_r_reg[1][14]_0\;
  \mul_n_b_r_reg[1][1]_0\ <= \^mul_n_b_r_reg[1][1]_0\;
  \mul_n_b_r_reg[1][2]_0\ <= \^mul_n_b_r_reg[1][2]_0\;
  \mul_n_b_r_reg[1][4]_0\ <= \^mul_n_b_r_reg[1][4]_0\;
  \mul_n_b_r_reg[1][5]_0\ <= \^mul_n_b_r_reg[1][5]_0\;
  \mul_n_b_r_reg[1][8]_0\ <= \^mul_n_b_r_reg[1][8]_0\;
  \mul_n_b_r_reg[1][9]_0\ <= \^mul_n_b_r_reg[1][9]_0\;
  out_type_res_stage_out_valid_r_reg <= \^out_type_res_stage_out_valid_r_reg\;
  out_type_res_stage_out_valid_r_reg_0 <= \^out_type_res_stage_out_valid_r_reg_0\;
  out_type_res_stage_out_valid_r_reg_1 <= \^out_type_res_stage_out_valid_r_reg_1\;
  \product_r_reg[15]\(14 downto 0) <= \^product_r_reg[15]\(14 downto 0);
  \product_r_reg[15]_0\(15 downto 0) <= \^product_r_reg[15]_0\(15 downto 0);
  \product_r_reg[15]_1\(15 downto 0) <= \^product_r_reg[15]_1\(15 downto 0);
  \product_r_reg[15]_2\(15 downto 0) <= \^product_r_reg[15]_2\(15 downto 0);
  stop_feeding_muls_r_reg_0 <= \^stop_feeding_muls_r_reg_0\;
  stop_feeding_muls_r_reg_1 <= \^stop_feeding_muls_r_reg_1\;
\FSM_onehot_muls_fsm_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \FSM_onehot_muls_fsm_state_r_reg[0]_0\,
      I1 => \^fsm_onehot_muls_fsm_state_r_reg[1]_0\,
      I2 => \^fsm_onehot_muls_fsm_state_r_reg[4]_0\,
      I3 => \FSM_onehot_muls_fsm_state_r_reg_n_0_[3]\,
      I4 => \^stop_feeding_muls_r_reg_0\,
      I5 => \FSM_onehot_muls_fsm_state_r_reg_n_0_[2]\,
      O => \FSM_onehot_muls_fsm_state_r[0]_i_1_n_0\
    );
\FSM_onehot_muls_fsm_state_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFE"
    )
        port map (
      I0 => \^stop_feeding_muls_r_reg_0\,
      I1 => \FSM_onehot_muls_fsm_state_r_reg_n_0_[2]\,
      I2 => \FSM_onehot_muls_fsm_state_r_reg_n_0_[3]\,
      I3 => \^fsm_onehot_muls_fsm_state_r_reg[4]_0\,
      O => stop_feeding_muls_r_reg_2
    );
\FSM_onehot_muls_fsm_state_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => start_fir_filtration,
      I1 => \^fsm_onehot_muls_fsm_state_r_reg[1]_0\,
      I2 => \^fsm_onehot_muls_fsm_state_r_reg[4]_0\,
      I3 => \^stop_feeding_muls_r_reg_0\,
      O => \FSM_onehot_muls_fsm_state_r[4]_i_1_n_0\
    );
\FSM_onehot_muls_fsm_state_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \FSM_onehot_muls_fsm_state_r[0]_i_1_n_0\,
      Q => p_0_in
    );
\FSM_onehot_muls_fsm_state_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      D => \FSM_onehot_muls_fsm_state_r_reg[1]_1\,
      PRE => bram_rst_a,
      Q => \^fsm_onehot_muls_fsm_state_r_reg[1]_0\
    );
\FSM_onehot_muls_fsm_state_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \FSM_onehot_muls_fsm_state_r_reg[2]_0\,
      Q => \FSM_onehot_muls_fsm_state_r_reg_n_0_[2]\
    );
\FSM_onehot_muls_fsm_state_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \FSM_onehot_muls_fsm_state_r_reg[3]_0\,
      Q => \FSM_onehot_muls_fsm_state_r_reg_n_0_[3]\
    );
\FSM_onehot_muls_fsm_state_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \FSM_onehot_muls_fsm_state_r[4]_i_1_n_0\,
      Q => \^fsm_onehot_muls_fsm_state_r_reg[4]_0\
    );
\MUL_N_GEN[2].mul_n\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul
     port map (
      DI(0) => \^di\(1),
      E(0) => mul_n_input_data_valid_r,
      Q(2) => \^product_r_reg[15]\(14),
      Q(1) => \^product_r_reg[15]\(0),
      Q(0) => \^di\(0),
      a_fract_d_d_r => a_fract_d_d_r,
      \a_sign_r_reg[0]_0\(0) => \a_sign_r_reg[0]\(0),
      \a_sign_r_reg[10]_0\ => \^mul_n_a_r_reg[0][10]_0\,
      \a_sign_r_reg[10]_1\ => \a_sign_r_reg[10]\,
      \a_sign_r_reg[11]_0\ => \mul_n_a_r_reg_n_0_[0][11]\,
      \a_sign_r_reg[12]_0\ => \^mul_n_a_r_reg[0][12]_0\,
      \a_sign_r_reg[12]_1\ => \a_sign_r_reg[12]\,
      \a_sign_r_reg[13]_0\ => \^mul_n_a_r_reg[0][13]_0\,
      \a_sign_r_reg[13]_1\ => \a_sign_r_reg[13]\,
      \a_sign_r_reg[14]_0\ => \^mul_n_a_r_reg[0][14]_0\,
      \a_sign_r_reg[14]_1\ => \a_sign_r_reg[14]\,
      \a_sign_r_reg[15]_0\ => \mul_n_a_r_reg_n_0_[0][15]\,
      \a_sign_r_reg[15]_1\ => \^mul_n_a_u2_r_reg_0\,
      \a_sign_r_reg[1]_0\ => \^mul_n_a_r_reg[0][1]_0\,
      \a_sign_r_reg[2]_0\ => \^mul_n_a_r_reg[0][2]_0\,
      \a_sign_r_reg[2]_1\ => \a_sign_r_reg[2]\,
      \a_sign_r_reg[3]_0\ => \mul_n_a_r_reg_n_0_[0][3]\,
      \a_sign_r_reg[3]_1\ => \^mul_n_a_r_reg[0][0]_0\,
      \a_sign_r_reg[4]_0\ => \^mul_n_a_r_reg[0][4]_0\,
      \a_sign_r_reg[4]_1\ => \a_sign_r_reg[4]\,
      \a_sign_r_reg[5]_0\ => \^mul_n_a_r_reg[0][5]_0\,
      \a_sign_r_reg[5]_1\ => \a_sign_r_reg[5]\,
      \a_sign_r_reg[6]_0\ => \mul_n_a_r_reg_n_0_[0][6]\,
      \a_sign_r_reg[7]_0\ => \mul_n_a_r_reg_n_0_[0][7]\,
      \a_sign_r_reg[8]_0\ => \^mul_n_a_r_reg[0][8]_0\,
      \a_sign_r_reg[8]_1\ => \a_sign_r_reg[8]\,
      \a_sign_r_reg[9]_0\ => \^mul_n_a_r_reg[0][9]_0\,
      \a_sign_r_reg[9]_1\ => \a_sign_r_reg[9]\,
      act_input_bits(3 downto 0) => act_input_bits(3 downto 0),
      b_fract_d_d_r => b_fract_d_d_r,
      b_fract_d_r_reg_0 => \^mul_n_b_fract_r_reg_0\,
      \b_sign_r_reg[0]_0\(0) => \b_sign_r_reg[0]\(0),
      \b_sign_r_reg[10]_0\ => \^mul_n_b_r_reg[0][10]_0\,
      \b_sign_r_reg[10]_1\ => \b_sign_r_reg[10]\,
      \b_sign_r_reg[11]_0\ => \mul_n_b_r_reg_n_0_[0][11]\,
      \b_sign_r_reg[12]_0\ => \^mul_n_b_r_reg[0][12]_0\,
      \b_sign_r_reg[12]_1\ => \b_sign_r_reg[12]\,
      \b_sign_r_reg[13]_0\ => \^mul_n_b_r_reg[0][13]_0\,
      \b_sign_r_reg[13]_1\ => \b_sign_r_reg[13]\,
      \b_sign_r_reg[14]_0\ => \^mul_n_b_r_reg[0][14]_0\,
      \b_sign_r_reg[14]_1\ => \b_sign_r_reg[14]\,
      \b_sign_r_reg[15]_0\ => \mul_n_b_r_reg_n_0_[0][15]\,
      \b_sign_r_reg[1]_0\ => \^mul_n_b_r_reg[0][1]_0\,
      \b_sign_r_reg[2]_0\ => \^mul_n_b_r_reg[0][2]_0\,
      \b_sign_r_reg[2]_1\ => \b_sign_r_reg[2]\,
      \b_sign_r_reg[3]_0\ => \mul_n_b_r_reg_n_0_[0][3]\,
      \b_sign_r_reg[3]_1\ => \^mul_n_b_r_reg[0][0]_0\,
      \b_sign_r_reg[4]_0\ => \^mul_n_b_r_reg[0][4]_0\,
      \b_sign_r_reg[4]_1\ => \b_sign_r_reg[4]\,
      \b_sign_r_reg[5]_0\ => \^mul_n_b_r_reg[0][5]_0\,
      \b_sign_r_reg[5]_1\ => \b_sign_r_reg[5]\,
      \b_sign_r_reg[6]_0\ => \mul_n_b_r_reg_n_0_[0][6]\,
      \b_sign_r_reg[7]_0\ => \mul_n_b_r_reg_n_0_[0][7]\,
      \b_sign_r_reg[8]_0\ => \^mul_n_b_r_reg[0][8]_0\,
      \b_sign_r_reg[8]_1\ => \b_sign_r_reg[8]\,
      \b_sign_r_reg[9]_0\ => \^mul_n_b_r_reg[0][9]_0\,
      \b_sign_r_reg[9]_1\ => \b_sign_r_reg[9]\,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \fir_y_nxt_c1__2_carry__2_i_4\(2) => \^product_r_reg[15]_2\(15),
      \fir_y_nxt_c1__2_carry__2_i_4\(1 downto 0) => \^product_r_reg[15]_2\(1 downto 0),
      \fir_y_nxt_c1__2_carry__2_i_4_0\(2) => \^product_r_reg[15]_0\(15),
      \fir_y_nxt_c1__2_carry__2_i_4_0\(1 downto 0) => \^product_r_reg[15]_0\(1 downto 0),
      mul_n_a_fract_r => mul_n_a_fract_r,
      \mul_n_a_r_reg[0][11]\ => \mul_n_a_r_reg[0][11]_0\,
      \mul_n_a_r_reg[0][13]\ => \mul_n_a_r_reg[0][13]_1\,
      \mul_n_b_r_reg[0][11]\ => \mul_n_b_r_reg[0][11]_0\,
      \mul_n_b_r_reg[0][13]\ => \mul_n_b_r_reg[0][13]_1\,
      prod_raw_sign_nxt_c_0 => \^in_type_res_stage_out_valid_r_reg\,
      product_nxt_c1 => product_nxt_c1,
      \product_r_reg[0]_0\(1 downto 0) => \product_r_reg[3]\(1 downto 0),
      \product_r_reg[15]_0\ => \MUL_N_GEN[2].mul_n_n_6\,
      \product_r_reg[15]_1\(15 downto 0) => \^product_r_reg[15]_1\(15 downto 0),
      \product_r_reg[15]_2\ => \product_r_reg[15]_3\,
      \product_r_reg[15]_3\(0) => mul_stage_out_valid_r
    );
\MUL_N_GEN[3].mul_n\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_2
     port map (
      CO(0) => CO(0),
      D(3 downto 0) => D(3 downto 0),
      DI(1 downto 0) => \^di\(3 downto 2),
      E(0) => mul_n_input_data_valid_r,
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(2 downto 0) => S(2 downto 0),
      a_fract_d_d_r => a_fract_d_d_r,
      \a_sign_r_reg[0]_0\(0) => \a_sign_r_reg[0]_0\(0),
      \a_sign_r_reg[10]_0\ => \^mul_n_a_r_reg[1][10]_0\,
      \a_sign_r_reg[10]_1\ => \a_sign_r_reg[10]_0\,
      \a_sign_r_reg[11]_0\ => \mul_n_a_r_reg_n_0_[1][11]\,
      \a_sign_r_reg[12]_0\ => \^mul_n_a_r_reg[1][12]_0\,
      \a_sign_r_reg[12]_1\ => \a_sign_r_reg[12]_0\,
      \a_sign_r_reg[13]_0\ => \^mul_n_a_r_reg[1][13]_0\,
      \a_sign_r_reg[13]_1\ => \a_sign_r_reg[13]_0\,
      \a_sign_r_reg[14]_0\ => \^mul_n_a_r_reg[1][14]_0\,
      \a_sign_r_reg[14]_1\ => \a_sign_r_reg[14]_0\,
      \a_sign_r_reg[15]_0\ => \mul_n_a_r_reg_n_0_[1][15]\,
      \a_sign_r_reg[15]_1\ => \^mul_n_a_u2_r_reg_0\,
      \a_sign_r_reg[1]_0\ => \^mul_n_a_r_reg[1][1]_0\,
      \a_sign_r_reg[2]_0\ => \^mul_n_a_r_reg[1][2]_0\,
      \a_sign_r_reg[2]_1\ => \a_sign_r_reg[2]_0\,
      \a_sign_r_reg[3]_0\ => \mul_n_a_r_reg_n_0_[1][3]\,
      \a_sign_r_reg[3]_1\ => \^mul_n_a_r_reg[1][0]_0\,
      \a_sign_r_reg[4]_0\ => \^mul_n_a_r_reg[1][4]_0\,
      \a_sign_r_reg[4]_1\ => \a_sign_r_reg[4]_0\,
      \a_sign_r_reg[5]_0\ => \^mul_n_a_r_reg[1][5]_0\,
      \a_sign_r_reg[5]_1\ => \a_sign_r_reg[5]_0\,
      \a_sign_r_reg[6]_0\ => \mul_n_a_r_reg_n_0_[1][6]\,
      \a_sign_r_reg[7]_0\ => \mul_n_a_r_reg_n_0_[1][7]\,
      \a_sign_r_reg[8]_0\ => \^mul_n_a_r_reg[1][8]_0\,
      \a_sign_r_reg[8]_1\ => \a_sign_r_reg[8]_0\,
      \a_sign_r_reg[9]_0\ => \^mul_n_a_r_reg[1][9]_0\,
      \a_sign_r_reg[9]_1\ => \a_sign_r_reg[9]_0\,
      act_input_bits(3 downto 0) => act_input_bits(3 downto 0),
      adaptation_processing_nxt_c3_in => adaptation_processing_nxt_c3_in,
      adaptation_processing_r => adaptation_processing_r,
      adaptation_processing_r_reg(0) => adaptation_processing_r_reg(0),
      b_fract_d_d_r => b_fract_d_d_r,
      \b_sign_r_reg[0]_0\(0) => \b_sign_r_reg[0]_0\(0),
      \b_sign_r_reg[10]_0\ => \^mul_n_b_r_reg[1][10]_0\,
      \b_sign_r_reg[10]_1\ => \b_sign_r_reg[10]_0\,
      \b_sign_r_reg[11]_0\ => \mul_n_b_r_reg_n_0_[1][11]\,
      \b_sign_r_reg[12]_0\ => \^mul_n_b_r_reg[1][12]_0\,
      \b_sign_r_reg[12]_1\ => \b_sign_r_reg[12]_0\,
      \b_sign_r_reg[13]_0\ => \^mul_n_b_r_reg[1][13]_0\,
      \b_sign_r_reg[13]_1\ => \b_sign_r_reg[13]_0\,
      \b_sign_r_reg[14]_0\ => \^mul_n_b_r_reg[1][14]_0\,
      \b_sign_r_reg[14]_1\ => \b_sign_r_reg[14]_0\,
      \b_sign_r_reg[15]_0\ => \mul_n_b_r_reg_n_0_[1][15]\,
      \b_sign_r_reg[15]_1\ => \^mul_n_b_fract_r_reg_0\,
      \b_sign_r_reg[1]_0\ => \^mul_n_b_r_reg[1][1]_0\,
      \b_sign_r_reg[2]_0\ => \^mul_n_b_r_reg[1][2]_0\,
      \b_sign_r_reg[2]_1\ => \b_sign_r_reg[2]_0\,
      \b_sign_r_reg[3]_0\ => \mul_n_b_r_reg_n_0_[1][3]\,
      \b_sign_r_reg[3]_1\ => \^mul_n_b_r_reg[1][0]_0\,
      \b_sign_r_reg[4]_0\ => \^mul_n_b_r_reg[1][4]_0\,
      \b_sign_r_reg[4]_1\ => \b_sign_r_reg[4]_0\,
      \b_sign_r_reg[5]_0\ => \^mul_n_b_r_reg[1][5]_0\,
      \b_sign_r_reg[5]_1\ => \b_sign_r_reg[5]_0\,
      \b_sign_r_reg[6]_0\ => \mul_n_b_r_reg_n_0_[1][6]\,
      \b_sign_r_reg[7]_0\ => \mul_n_b_r_reg_n_0_[1][7]\,
      \b_sign_r_reg[8]_0\ => \^mul_n_b_r_reg[1][8]_0\,
      \b_sign_r_reg[8]_1\ => \b_sign_r_reg[8]_0\,
      \b_sign_r_reg[9]_0\ => \^mul_n_b_r_reg[1][9]_0\,
      \b_sign_r_reg[9]_1\ => \b_sign_r_reg[9]_0\,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \err_r_reg[15]\(3 downto 0) => \err_r_reg[15]\(3 downto 0),
      fir_processing_r => fir_processing_r,
      fir_processing_r_reg => \^out_type_res_stage_out_valid_r_reg_0\,
      fir_processing_r_reg_0 => \^out_type_res_stage_out_valid_r_reg\,
      fir_y_en_c => fir_y_en_c,
      \fir_y_nxt_c1__2_carry__2\(13 downto 0) => \^product_r_reg[15]\(13 downto 0),
      \fir_y_nxt_c1__2_carry__2_i_5_0\(13 downto 0) => \^product_r_reg[15]_1\(14 downto 1),
      \fir_y_nxt_c1__2_carry__2_i_5_1\(13 downto 0) => \^product_r_reg[15]_2\(14 downto 1),
      in_type_res_stage_out_valid_r_reg_0 => \^in_type_res_stage_out_valid_r_reg\,
      \mul_n_a_r_reg[1][11]\ => \mul_n_a_r_reg[1][11]_0\,
      \mul_n_a_r_reg[1][13]\ => \mul_n_a_r_reg[1][13]_1\,
      \mul_n_b_r_reg[1][11]\ => \mul_n_b_r_reg[1][11]_0\,
      \mul_n_b_r_reg[1][13]\ => \mul_n_b_r_reg[1][13]_1\,
      mul_stage_out_valid_r_reg_0(0) => mul_stage_out_valid_r,
      out_type_res_stage_out_valid_r_reg_0 => \^out_type_res_stage_out_valid_r_reg_1\,
      prev_products_new_r => prev_products_new_r,
      product_nxt_c1 => product_nxt_c1,
      \product_r_reg[10]_0\(3 downto 0) => \product_r_reg[10]\(3 downto 0),
      \product_r_reg[11]_0\(3 downto 0) => \product_r_reg[11]\(3 downto 0),
      \product_r_reg[13]_0\(2 downto 0) => \product_r_reg[13]\(2 downto 0),
      \product_r_reg[15]_0\(15 downto 0) => \^product_r_reg[15]_0\(15 downto 0),
      \product_r_reg[15]_1\ => \product_r_reg[15]_3\,
      \product_r_reg[3]_0\(1 downto 0) => \product_r_reg[3]\(3 downto 2),
      \product_r_reg[6]_0\(3 downto 0) => \product_r_reg[6]\(3 downto 0),
      \product_r_reg[7]_0\(3 downto 0) => \product_r_reg[7]\(3 downto 0),
      start_filter_adaptation => start_filter_adaptation,
      start_fir_filtration => start_fir_filtration
    );
adaptation_coef_get_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_n_10,
      Q => adaptation_coef_get_r_reg_n_0
    );
\adaptation_coef_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^di\(0),
      Q => \^adaptation_coef_r_reg[15]_0\(0)
    );
\adaptation_coef_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(9),
      Q => \^adaptation_coef_r_reg[15]_0\(10)
    );
\adaptation_coef_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(10),
      Q => \^adaptation_coef_r_reg[15]_0\(11)
    );
\adaptation_coef_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(11),
      Q => \^adaptation_coef_r_reg[15]_0\(12)
    );
\adaptation_coef_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(12),
      Q => \^adaptation_coef_r_reg[15]_0\(13)
    );
\adaptation_coef_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(13),
      Q => \^adaptation_coef_r_reg[15]_0\(14)
    );
\adaptation_coef_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(14),
      Q => \^adaptation_coef_r_reg[15]_0\(15)
    );
\adaptation_coef_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(0),
      Q => \^adaptation_coef_r_reg[15]_0\(1)
    );
\adaptation_coef_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(1),
      Q => \^adaptation_coef_r_reg[15]_0\(2)
    );
\adaptation_coef_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(2),
      Q => \^adaptation_coef_r_reg[15]_0\(3)
    );
\adaptation_coef_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(3),
      Q => \^adaptation_coef_r_reg[15]_0\(4)
    );
\adaptation_coef_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(4),
      Q => \^adaptation_coef_r_reg[15]_0\(5)
    );
\adaptation_coef_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(5),
      Q => \^adaptation_coef_r_reg[15]_0\(6)
    );
\adaptation_coef_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(6),
      Q => \^adaptation_coef_r_reg[15]_0\(7)
    );
\adaptation_coef_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(7),
      Q => \^adaptation_coef_r_reg[15]_0\(8)
    );
\adaptation_coef_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => adaptation_coef_en_c,
      CLR => bram_rst_a,
      D => \^product_r_reg[15]\(8),
      Q => \^adaptation_coef_r_reg[15]_0\(9)
    );
adaptation_coef_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_n_11,
      Q => \^adaptation_coef_valid\
    );
mul_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_3
     port map (
      E(0) => mul_0_input_data_valid_r,
      \FSM_onehot_muls_fsm_state_r_reg[2]\ => mul_0_n_10,
      Q(15 downto 1) => \^product_r_reg[15]\(14 downto 0),
      Q(0) => \^di\(0),
      \a_sign_r_reg[0]_0\(0) => \a_sign_r_reg[0]_1\(0),
      \a_sign_r_reg[10]_0\ => \a_sign_r_reg[10]_1\,
      \a_sign_r_reg[12]_0\ => \a_sign_r_reg[12]_1\,
      \a_sign_r_reg[13]_0\ => \a_sign_r_reg[13]_1\,
      \a_sign_r_reg[14]_0\(10 downto 0) => \^mul_0_a_r_reg[14]_0\(10 downto 0),
      \a_sign_r_reg[14]_1\ => \a_sign_r_reg[14]_1\,
      \a_sign_r_reg[15]_0\ => \^mul_0_a_u2_r_reg_0\,
      \a_sign_r_reg[2]_0\ => \a_sign_r_reg[2]_1\,
      \a_sign_r_reg[4]_0\ => \a_sign_r_reg[4]_1\,
      \a_sign_r_reg[5]_0\ => \a_sign_r_reg[5]_1\,
      \a_sign_r_reg[8]_0\ => \a_sign_r_reg[8]_1\,
      \a_sign_r_reg[9]_0\ => \a_sign_r_reg[9]_1\,
      act_input_bits(3 downto 0) => act_input_bits(3 downto 0),
      adaptation_coef_get_r_reg(0) => adaptation_coef_en_c,
      adaptation_coef_get_r_reg_0 => adaptation_coef_get_r_reg_n_0,
      adaptation_coef_get_r_reg_1 => \FSM_onehot_muls_fsm_state_r_reg_n_0_[2]\,
      adaptation_coef_valid => \^adaptation_coef_valid\,
      \b_sign_r_reg[0]_0\(0) => \b_sign_r_reg[0]_1\(0),
      \b_sign_r_reg[10]_0\ => \b_sign_r_reg[10]_1\,
      \b_sign_r_reg[12]_0\ => \b_sign_r_reg[12]_1\,
      \b_sign_r_reg[13]_0\ => \b_sign_r_reg[13]_1\,
      \b_sign_r_reg[14]_0\(10 downto 0) => \^mul_0_b_r_reg[14]_0\(10 downto 0),
      \b_sign_r_reg[14]_1\ => \b_sign_r_reg[14]_1\,
      \b_sign_r_reg[15]_0\ => \^mul_0_b_u2_r_reg_0\,
      \b_sign_r_reg[2]_0\ => \b_sign_r_reg[2]_1\,
      \b_sign_r_reg[4]_0\ => \b_sign_r_reg[4]_1\,
      \b_sign_r_reg[5]_0\ => \b_sign_r_reg[5]_1\,
      \b_sign_r_reg[8]_0\ => \b_sign_r_reg[8]_1\,
      \b_sign_r_reg[9]_0\ => \b_sign_r_reg[9]_1\,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \continue_fetching_c__1\ => \continue_fetching_c__1\,
      filter_adaptation_r => filter_adaptation_r,
      fir_processing_r => fir_processing_r,
      fir_processing_r_reg(0) => E(0),
      h_fetched_ready => h_fetched_ready,
      h_fetched_valid => h_fetched_valid,
      in_type_res_stage_out_valid_r_reg_0 => in_type_res_stage_out_valid_r_reg_0,
      mul_0_a_fract_r => mul_0_a_fract_r,
      mul_0_a_r(4) => mul_0_a_r(15),
      mul_0_a_r(3) => mul_0_a_r(11),
      mul_0_a_r(2 downto 1) => mul_0_a_r(7 downto 6),
      mul_0_a_r(0) => mul_0_a_r(3),
      \mul_0_a_r_reg[11]\ => \mul_0_a_r_reg[11]_0\,
      \mul_0_a_r_reg[13]\ => \mul_0_a_r_reg[13]_0\,
      mul_0_b_fract_r => mul_0_b_fract_r,
      mul_0_b_r(4) => mul_0_b_r(15),
      mul_0_b_r(3) => mul_0_b_r(11),
      mul_0_b_r(2 downto 1) => mul_0_b_r(7 downto 6),
      mul_0_b_r(0) => mul_0_b_r(3),
      \mul_0_b_r_reg[11]\ => \mul_0_b_r_reg[11]_0\,
      \mul_0_b_r_reg[13]\ => \mul_0_b_r_reg[13]_0\,
      out_type_res_stage_out_valid_r_reg_0 => \^out_type_res_stage_out_valid_r_reg\,
      out_type_res_stage_out_valid_r_reg_1 => mul_0_n_11,
      \out_val_data_r_reg[15]\ => \^out_type_res_stage_out_valid_r_reg_0\,
      \out_val_data_r_reg[15]_0\ => \^out_type_res_stage_out_valid_r_reg_1\,
      prev_products_new_r => prev_products_new_r,
      \product_r_reg[15]_i_8__0\ => \product_r_reg[15]_i_8__0\,
      start_filter_adaptation => start_filter_adaptation
    );
mul_0_a_fract_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_fract_nxt_c,
      Q => mul_0_a_fract_r
    );
\mul_0_a_r[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^stop_feeding_muls_r_reg_0\,
      I1 => p_0_in,
      I2 => \FSM_onehot_muls_fsm_state_r_reg[0]_0\,
      I3 => \^fsm_onehot_muls_fsm_state_r_reg[1]_0\,
      O => \^stop_feeding_muls_r_reg_1\
    );
\mul_0_a_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(0),
      Q => \^mul_0_a_r_reg[14]_0\(0)
    );
\mul_0_a_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(10),
      Q => \^mul_0_a_r_reg[14]_0\(7)
    );
\mul_0_a_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(11),
      Q => mul_0_a_r(11)
    );
\mul_0_a_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(12),
      Q => \^mul_0_a_r_reg[14]_0\(8)
    );
\mul_0_a_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(13),
      Q => \^mul_0_a_r_reg[14]_0\(9)
    );
\mul_0_a_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(14),
      Q => \^mul_0_a_r_reg[14]_0\(10)
    );
\mul_0_a_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(15),
      Q => mul_0_a_r(15)
    );
\mul_0_a_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(1),
      Q => \^mul_0_a_r_reg[14]_0\(1)
    );
\mul_0_a_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(2),
      Q => \^mul_0_a_r_reg[14]_0\(2)
    );
\mul_0_a_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(3),
      Q => mul_0_a_r(3)
    );
\mul_0_a_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(4),
      Q => \^mul_0_a_r_reg[14]_0\(3)
    );
\mul_0_a_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(5),
      Q => \^mul_0_a_r_reg[14]_0\(4)
    );
\mul_0_a_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(6),
      Q => mul_0_a_r(6)
    );
\mul_0_a_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(7),
      Q => mul_0_a_r(7)
    );
\mul_0_a_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(8),
      Q => \^mul_0_a_r_reg[14]_0\(5)
    );
\mul_0_a_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_nxt_c(9),
      Q => \^mul_0_a_r_reg[14]_0\(6)
    );
mul_0_a_u2_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_a_u2_nxt_c,
      Q => \^mul_0_a_u2_r_reg_0\
    );
mul_0_b_fract_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_b_fract_nxt_c,
      Q => mul_0_b_fract_r
    );
\mul_0_b_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(0),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[0]_0\,
      O => \mul_0_b_r[0]_i_1_n_0\
    );
\mul_0_b_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(10),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[10]_0\,
      O => \mul_0_b_r[10]_i_1_n_0\
    );
\mul_0_b_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(11),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[11]_1\,
      O => \mul_0_b_r[11]_i_1_n_0\
    );
\mul_0_b_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(12),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[12]_0\,
      O => \mul_0_b_r[12]_i_1_n_0\
    );
\mul_0_b_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(13),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[13]_1\,
      O => \mul_0_b_r[13]_i_1_n_0\
    );
\mul_0_b_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(14),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[14]_1\,
      O => \mul_0_b_r[14]_i_1_n_0\
    );
\mul_0_b_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(15),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[15]_0\,
      O => \mul_0_b_r[15]_i_1_n_0\
    );
\mul_0_b_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(1),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[1]_0\,
      O => \mul_0_b_r[1]_i_1_n_0\
    );
\mul_0_b_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(2),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[2]_0\,
      O => \mul_0_b_r[2]_i_1_n_0\
    );
\mul_0_b_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(3),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[3]_0\,
      O => \mul_0_b_r[3]_i_1_n_0\
    );
\mul_0_b_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(4),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[4]_0\,
      O => \mul_0_b_r[4]_i_1_n_0\
    );
\mul_0_b_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(5),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[5]_0\,
      O => \mul_0_b_r[5]_i_1_n_0\
    );
\mul_0_b_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(6),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[6]_0\,
      O => \mul_0_b_r[6]_i_1_n_0\
    );
\mul_0_b_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(7),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[7]_0\,
      O => \mul_0_b_r[7]_i_1_n_0\
    );
\mul_0_b_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(8),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[8]_0\,
      O => \mul_0_b_r[8]_i_1_n_0\
    );
\mul_0_b_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adaptation_coef_r_reg[15]_0\(9),
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => \mul_0_b_r_reg[9]_0\,
      O => \mul_0_b_r[9]_i_1_n_0\
    );
\mul_0_b_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[0]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(0)
    );
\mul_0_b_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[10]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(7)
    );
\mul_0_b_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[11]_i_1_n_0\,
      Q => mul_0_b_r(11)
    );
\mul_0_b_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[12]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(8)
    );
\mul_0_b_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[13]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(9)
    );
\mul_0_b_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[14]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(10)
    );
\mul_0_b_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[15]_i_1_n_0\,
      Q => mul_0_b_r(15)
    );
\mul_0_b_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[1]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(1)
    );
\mul_0_b_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[2]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(2)
    );
\mul_0_b_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[3]_i_1_n_0\,
      Q => mul_0_b_r(3)
    );
\mul_0_b_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[4]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(3)
    );
\mul_0_b_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[5]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(4)
    );
\mul_0_b_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[6]_i_1_n_0\,
      Q => mul_0_b_r(6)
    );
\mul_0_b_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[7]_i_1_n_0\,
      Q => mul_0_b_r(7)
    );
\mul_0_b_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[8]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(5)
    );
\mul_0_b_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_0_b_r[9]_i_1_n_0\,
      Q => \^mul_0_b_r_reg[14]_0\(6)
    );
mul_0_b_u2_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_b_u2_nxt_c,
      Q => \^mul_0_b_u2_r_reg_0\
    );
mul_0_input_data_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"223022C0220022C0"
    )
        port map (
      I0 => \^fsm_onehot_muls_fsm_state_r_reg[1]_0\,
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => x_fifo_valid,
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(0),
      I5 => h_fetched_valid,
      O => mul_0_input_data_valid_nxt_c
    );
mul_0_input_data_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_0_input_data_valid_nxt_c,
      Q => mul_0_input_data_valid_r
    );
mul_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_mul_4
     port map (
      D(0) => \^product_r_reg[15]\(13),
      E(0) => mul_1_input_data_valid_r,
      S(0) => S(3),
      \a_sign_r_reg[0]_0\(0) => \a_sign_r_reg[0]_2\(0),
      \a_sign_r_reg[10]_0\ => \a_sign_r_reg[10]_2\,
      \a_sign_r_reg[12]_0\ => \a_sign_r_reg[12]_2\,
      \a_sign_r_reg[13]_0\ => \a_sign_r_reg[13]_2\,
      \a_sign_r_reg[14]_0\(10 downto 0) => \^mul_1_a_r_reg[14]_0\(10 downto 0),
      \a_sign_r_reg[14]_1\ => \a_sign_r_reg[14]_2\,
      \a_sign_r_reg[15]_0\ => \^mul_1_a_u2_r_reg_0\,
      \a_sign_r_reg[2]_0\ => \a_sign_r_reg[2]_2\,
      \a_sign_r_reg[4]_0\ => \a_sign_r_reg[4]_2\,
      \a_sign_r_reg[5]_0\ => \a_sign_r_reg[5]_2\,
      \a_sign_r_reg[8]_0\ => \a_sign_r_reg[8]_2\,
      \a_sign_r_reg[9]_0\ => \a_sign_r_reg[9]_2\,
      act_input_bits(3 downto 0) => act_input_bits(3 downto 0),
      \b_sign_r_reg[0]_0\(0) => \b_sign_r_reg[0]_2\(0),
      \b_sign_r_reg[10]_0\ => \b_sign_r_reg[10]_2\,
      \b_sign_r_reg[12]_0\ => \b_sign_r_reg[12]_2\,
      \b_sign_r_reg[13]_0\ => \b_sign_r_reg[13]_2\,
      \b_sign_r_reg[14]_0\(10 downto 0) => \^mul_1_b_r_reg[14]_0\(10 downto 0),
      \b_sign_r_reg[14]_1\ => \b_sign_r_reg[14]_2\,
      \b_sign_r_reg[15]_0\ => \^mul_1_b_u2_r_reg_0\,
      \b_sign_r_reg[2]_0\ => \b_sign_r_reg[2]_2\,
      \b_sign_r_reg[4]_0\ => \b_sign_r_reg[4]_2\,
      \b_sign_r_reg[5]_0\ => \b_sign_r_reg[5]_2\,
      \b_sign_r_reg[8]_0\ => \b_sign_r_reg[8]_2\,
      \b_sign_r_reg[9]_0\ => \b_sign_r_reg[9]_2\,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \fir_y_nxt_c1__2_carry__2\ => \MUL_N_GEN[2].mul_n_n_6\,
      \fir_y_nxt_c1__2_carry__2_0\(1 downto 0) => \^product_r_reg[15]_1\(14 downto 13),
      \fir_y_nxt_c1__2_carry__2_1\(1 downto 0) => \^product_r_reg[15]_0\(14 downto 13),
      in_type_res_stage_out_valid_r_reg_0 => in_type_res_stage_out_valid_r_reg_1,
      mul_1_a_fract_r => mul_1_a_fract_r,
      mul_1_a_r(4) => mul_1_a_r(15),
      mul_1_a_r(3) => mul_1_a_r(11),
      mul_1_a_r(2 downto 1) => mul_1_a_r(7 downto 6),
      mul_1_a_r(0) => mul_1_a_r(3),
      \mul_1_a_r_reg[11]\ => \mul_1_a_r_reg[11]_0\,
      \mul_1_a_r_reg[13]\ => \mul_1_a_r_reg[13]_0\,
      mul_1_b_fract_r => mul_1_b_fract_r,
      mul_1_b_r(4) => mul_1_b_r(15),
      mul_1_b_r(3) => mul_1_b_r(11),
      mul_1_b_r(2 downto 1) => mul_1_b_r(7 downto 6),
      mul_1_b_r(0) => mul_1_b_r(3),
      \mul_1_b_r_reg[11]\ => \mul_1_b_r_reg[11]_0\,
      \mul_1_b_r_reg[13]\ => \mul_1_b_r_reg[13]_0\,
      out_type_res_stage_out_valid_r_reg_0 => \^out_type_res_stage_out_valid_r_reg_0\,
      \product_r_reg[15]_0\(15 downto 0) => \^product_r_reg[15]_2\(15 downto 0),
      \product_r_reg[15]_i_8__1\ => \product_r_reg[15]_i_8__1\
    );
mul_1_a_fract_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_fract_nxt_c,
      Q => mul_1_a_fract_r
    );
\mul_1_a_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(0),
      Q => \^mul_1_a_r_reg[14]_0\(0)
    );
\mul_1_a_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(10),
      Q => \^mul_1_a_r_reg[14]_0\(7)
    );
\mul_1_a_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(11),
      Q => mul_1_a_r(11)
    );
\mul_1_a_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(12),
      Q => \^mul_1_a_r_reg[14]_0\(8)
    );
\mul_1_a_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(13),
      Q => \^mul_1_a_r_reg[14]_0\(9)
    );
\mul_1_a_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(14),
      Q => \^mul_1_a_r_reg[14]_0\(10)
    );
\mul_1_a_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(15),
      Q => mul_1_a_r(15)
    );
\mul_1_a_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(1),
      Q => \^mul_1_a_r_reg[14]_0\(1)
    );
\mul_1_a_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(2),
      Q => \^mul_1_a_r_reg[14]_0\(2)
    );
\mul_1_a_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(3),
      Q => mul_1_a_r(3)
    );
\mul_1_a_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(4),
      Q => \^mul_1_a_r_reg[14]_0\(3)
    );
\mul_1_a_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(5),
      Q => \^mul_1_a_r_reg[14]_0\(4)
    );
\mul_1_a_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(6),
      Q => mul_1_a_r(6)
    );
\mul_1_a_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(7),
      Q => mul_1_a_r(7)
    );
\mul_1_a_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(8),
      Q => \^mul_1_a_r_reg[14]_0\(5)
    );
\mul_1_a_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_nxt_c(9),
      Q => \^mul_1_a_r_reg[14]_0\(6)
    );
mul_1_a_u2_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_a_u2_nxt_c,
      Q => \^mul_1_a_u2_r_reg_0\
    );
mul_1_b_fract_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_fract_nxt_c,
      Q => mul_1_b_fract_r
    );
\mul_1_b_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(0),
      Q => \^mul_1_b_r_reg[14]_0\(0)
    );
\mul_1_b_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(10),
      Q => \^mul_1_b_r_reg[14]_0\(7)
    );
\mul_1_b_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(11),
      Q => mul_1_b_r(11)
    );
\mul_1_b_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(12),
      Q => \^mul_1_b_r_reg[14]_0\(8)
    );
\mul_1_b_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(13),
      Q => \^mul_1_b_r_reg[14]_0\(9)
    );
\mul_1_b_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(14),
      Q => \^mul_1_b_r_reg[14]_0\(10)
    );
\mul_1_b_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(15),
      Q => mul_1_b_r(15)
    );
\mul_1_b_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(1),
      Q => \^mul_1_b_r_reg[14]_0\(1)
    );
\mul_1_b_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(2),
      Q => \^mul_1_b_r_reg[14]_0\(2)
    );
\mul_1_b_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(3),
      Q => mul_1_b_r(3)
    );
\mul_1_b_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(4),
      Q => \^mul_1_b_r_reg[14]_0\(3)
    );
\mul_1_b_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(5),
      Q => \^mul_1_b_r_reg[14]_0\(4)
    );
\mul_1_b_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(6),
      Q => mul_1_b_r(6)
    );
\mul_1_b_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(7),
      Q => mul_1_b_r(7)
    );
\mul_1_b_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(8),
      Q => \^mul_1_b_r_reg[14]_0\(5)
    );
\mul_1_b_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_nxt_c(9),
      Q => \^mul_1_b_r_reg[14]_0\(6)
    );
mul_1_b_u2_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_b_u2_nxt_c,
      Q => \^mul_1_b_u2_r_reg_0\
    );
mul_1_input_data_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003022C0000022C0"
    )
        port map (
      I0 => \^fsm_onehot_muls_fsm_state_r_reg[1]_0\,
      I1 => \^stop_feeding_muls_r_reg_1\,
      I2 => x_fifo_valid,
      I3 => muls_fsm_state_nxt_c(1),
      I4 => muls_fsm_state_nxt_c(0),
      I5 => h_fetched_valid,
      O => mul_1_input_data_valid_nxt_c
    );
mul_1_input_data_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_1_input_data_valid_nxt_c,
      Q => mul_1_input_data_valid_r
    );
mul_n_a_fract_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_fract_nxt_c,
      Q => mul_n_a_fract_r
    );
\mul_n_a_r_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(0),
      Q => \^mul_n_a_r_reg[0][0]_0\
    );
\mul_n_a_r_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(10),
      Q => \^mul_n_a_r_reg[0][10]_0\
    );
\mul_n_a_r_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(11),
      Q => \mul_n_a_r_reg_n_0_[0][11]\
    );
\mul_n_a_r_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(12),
      Q => \^mul_n_a_r_reg[0][12]_0\
    );
\mul_n_a_r_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(13),
      Q => \^mul_n_a_r_reg[0][13]_0\
    );
\mul_n_a_r_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(14),
      Q => \^mul_n_a_r_reg[0][14]_0\
    );
\mul_n_a_r_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(15),
      Q => \mul_n_a_r_reg_n_0_[0][15]\
    );
\mul_n_a_r_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(1),
      Q => \^mul_n_a_r_reg[0][1]_0\
    );
\mul_n_a_r_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(2),
      Q => \^mul_n_a_r_reg[0][2]_0\
    );
\mul_n_a_r_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(3),
      Q => \mul_n_a_r_reg_n_0_[0][3]\
    );
\mul_n_a_r_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(4),
      Q => \^mul_n_a_r_reg[0][4]_0\
    );
\mul_n_a_r_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(5),
      Q => \^mul_n_a_r_reg[0][5]_0\
    );
\mul_n_a_r_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(6),
      Q => \mul_n_a_r_reg_n_0_[0][6]\
    );
\mul_n_a_r_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(7),
      Q => \mul_n_a_r_reg_n_0_[0][7]\
    );
\mul_n_a_r_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(8),
      Q => \^mul_n_a_r_reg[0][8]_0\
    );
\mul_n_a_r_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_nxt_c(9),
      Q => \^mul_n_a_r_reg[0][9]_0\
    );
\mul_n_a_r_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][0]_1\,
      Q => \^mul_n_a_r_reg[1][0]_0\
    );
\mul_n_a_r_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][10]_1\,
      Q => \^mul_n_a_r_reg[1][10]_0\
    );
\mul_n_a_r_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][11]_1\,
      Q => \mul_n_a_r_reg_n_0_[1][11]\
    );
\mul_n_a_r_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][12]_1\,
      Q => \^mul_n_a_r_reg[1][12]_0\
    );
\mul_n_a_r_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][13]_2\,
      Q => \^mul_n_a_r_reg[1][13]_0\
    );
\mul_n_a_r_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][14]_1\,
      Q => \^mul_n_a_r_reg[1][14]_0\
    );
\mul_n_a_r_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][15]_0\,
      Q => \mul_n_a_r_reg_n_0_[1][15]\
    );
\mul_n_a_r_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][1]_1\,
      Q => \^mul_n_a_r_reg[1][1]_0\
    );
\mul_n_a_r_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][2]_1\,
      Q => \^mul_n_a_r_reg[1][2]_0\
    );
\mul_n_a_r_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][3]_0\,
      Q => \mul_n_a_r_reg_n_0_[1][3]\
    );
\mul_n_a_r_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][4]_1\,
      Q => \^mul_n_a_r_reg[1][4]_0\
    );
\mul_n_a_r_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][5]_1\,
      Q => \^mul_n_a_r_reg[1][5]_0\
    );
\mul_n_a_r_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][6]_0\,
      Q => \mul_n_a_r_reg_n_0_[1][6]\
    );
\mul_n_a_r_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][7]_0\,
      Q => \mul_n_a_r_reg_n_0_[1][7]\
    );
\mul_n_a_r_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][8]_1\,
      Q => \^mul_n_a_r_reg[1][8]_0\
    );
\mul_n_a_r_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_a_r_reg[1][9]_1\,
      Q => \^mul_n_a_r_reg[1][9]_0\
    );
mul_n_a_u2_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_a_u2_nxt_c,
      Q => \^mul_n_a_u2_r_reg_0\
    );
mul_n_b_fract_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_fract_r_reg_1,
      Q => \^mul_n_b_fract_r_reg_0\
    );
\mul_n_b_r_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(0),
      Q => \^mul_n_b_r_reg[0][0]_0\
    );
\mul_n_b_r_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(10),
      Q => \^mul_n_b_r_reg[0][10]_0\
    );
\mul_n_b_r_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(11),
      Q => \mul_n_b_r_reg_n_0_[0][11]\
    );
\mul_n_b_r_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(12),
      Q => \^mul_n_b_r_reg[0][12]_0\
    );
\mul_n_b_r_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(13),
      Q => \^mul_n_b_r_reg[0][13]_0\
    );
\mul_n_b_r_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(14),
      Q => \^mul_n_b_r_reg[0][14]_0\
    );
\mul_n_b_r_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(15),
      Q => \mul_n_b_r_reg_n_0_[0][15]\
    );
\mul_n_b_r_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(1),
      Q => \^mul_n_b_r_reg[0][1]_0\
    );
\mul_n_b_r_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(2),
      Q => \^mul_n_b_r_reg[0][2]_0\
    );
\mul_n_b_r_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(3),
      Q => \mul_n_b_r_reg_n_0_[0][3]\
    );
\mul_n_b_r_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(4),
      Q => \^mul_n_b_r_reg[0][4]_0\
    );
\mul_n_b_r_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(5),
      Q => \^mul_n_b_r_reg[0][5]_0\
    );
\mul_n_b_r_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(6),
      Q => \mul_n_b_r_reg_n_0_[0][6]\
    );
\mul_n_b_r_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(7),
      Q => \mul_n_b_r_reg_n_0_[0][7]\
    );
\mul_n_b_r_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(8),
      Q => \^mul_n_b_r_reg[0][8]_0\
    );
\mul_n_b_r_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_b_nxt_c(9),
      Q => \^mul_n_b_r_reg[0][9]_0\
    );
\mul_n_b_r_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][0]_1\,
      Q => \^mul_n_b_r_reg[1][0]_0\
    );
\mul_n_b_r_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][10]_1\,
      Q => \^mul_n_b_r_reg[1][10]_0\
    );
\mul_n_b_r_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][11]_1\,
      Q => \mul_n_b_r_reg_n_0_[1][11]\
    );
\mul_n_b_r_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][12]_1\,
      Q => \^mul_n_b_r_reg[1][12]_0\
    );
\mul_n_b_r_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][13]_2\,
      Q => \^mul_n_b_r_reg[1][13]_0\
    );
\mul_n_b_r_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][14]_1\,
      Q => \^mul_n_b_r_reg[1][14]_0\
    );
\mul_n_b_r_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][15]_0\,
      Q => \mul_n_b_r_reg_n_0_[1][15]\
    );
\mul_n_b_r_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][1]_1\,
      Q => \^mul_n_b_r_reg[1][1]_0\
    );
\mul_n_b_r_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][2]_1\,
      Q => \^mul_n_b_r_reg[1][2]_0\
    );
\mul_n_b_r_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][3]_0\,
      Q => \mul_n_b_r_reg_n_0_[1][3]\
    );
\mul_n_b_r_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][4]_1\,
      Q => \^mul_n_b_r_reg[1][4]_0\
    );
\mul_n_b_r_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][5]_1\,
      Q => \^mul_n_b_r_reg[1][5]_0\
    );
\mul_n_b_r_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][6]_0\,
      Q => \mul_n_b_r_reg_n_0_[1][6]\
    );
\mul_n_b_r_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][7]_0\,
      Q => \mul_n_b_r_reg_n_0_[1][7]\
    );
\mul_n_b_r_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][8]_1\,
      Q => \^mul_n_b_r_reg[1][8]_0\
    );
\mul_n_b_r_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => \mul_n_b_r_reg[1][9]_1\,
      Q => \^mul_n_b_r_reg[1][9]_0\
    );
mul_n_input_data_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => mul_n_input_data_valid_nxt_c,
      Q => mul_n_input_data_valid_r
    );
stop_feeding_muls_r_reg: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => x_fifo_last,
      Q => \^stop_feeding_muls_r_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_datapath is
  port (
    in_type_res_stage_out_valid_r_reg : out STD_LOGIC;
    mul_n_b_u2_r : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adaptation_coef_valid_nxt_c : out STD_LOGIC;
    mul_1_new_product_c : out STD_LOGIC;
    stop_feeding_muls_r : out STD_LOGIC;
    mul_0_a_u2_r : out STD_LOGIC;
    mul_0_b_u2_r : out STD_LOGIC;
    mul_1_a_u2_r : out STD_LOGIC;
    mul_1_b_u2_r : out STD_LOGIC;
    mul_n_a_u2_r : out STD_LOGIC;
    mul_n_new_product_c : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    h_adapted_valid_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    in_type_res_stage_out_valid_r_reg_1 : out STD_LOGIC;
    \continue_fetching_c__1\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][11]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][14]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][13]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][12]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][13]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][10]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][9]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][8]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][5]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][4]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][2]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][1]\ : out STD_LOGIC;
    \mul_n_a_r_reg[0][0]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][11]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][14]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][13]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][12]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][13]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][10]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][9]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][8]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][5]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][4]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][2]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][1]\ : out STD_LOGIC;
    \mul_n_b_r_reg[0][0]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][11]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][14]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][13]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][12]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][13]_0\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][10]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][9]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][8]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][5]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][4]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][2]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][1]\ : out STD_LOGIC;
    \mul_n_a_r_reg[1][0]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][11]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][14]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][13]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][12]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][13]_0\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][10]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][9]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][8]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][5]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][4]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][2]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][1]\ : out STD_LOGIC;
    \mul_n_b_r_reg[1][0]\ : out STD_LOGIC;
    \mul_0_a_r_reg[14]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_0_a_r_reg[11]\ : out STD_LOGIC;
    \mul_0_a_r_reg[13]\ : out STD_LOGIC;
    \mul_0_b_r_reg[14]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_0_b_r_reg[11]\ : out STD_LOGIC;
    \mul_0_b_r_reg[13]\ : out STD_LOGIC;
    \mul_1_a_r_reg[14]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_1_a_r_reg[11]\ : out STD_LOGIC;
    \mul_1_a_r_reg[13]\ : out STD_LOGIC;
    \mul_1_b_r_reg[14]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mul_1_b_r_reg[11]\ : out STD_LOGIC;
    \mul_1_b_r_reg[13]\ : out STD_LOGIC;
    stop_feeding_muls_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_muls_fsm_state_r_reg[1]\ : out STD_LOGIC;
    \product_r_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \product_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \product_r_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \adaptation_coef_r_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_muls_fsm_state_r_reg[4]\ : out STD_LOGIC;
    stop_feeding_muls_r_reg_0 : out STD_LOGIC;
    adaptation_coef_valid : out STD_LOGIC;
    x_sum_of_squares_valid : out STD_LOGIC;
    \out_val_data_r_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[3][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[2][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \h_adapted_data_r_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    \h_adapted_data_r_reg[3][15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[3][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[3][11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[3][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[2][15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \h_adapted_data_r_reg[2][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[2][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[2][11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[2][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \h_adapted_data_r_reg[1][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[1][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[1][11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[1][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \h_adapted_data_r_reg[0][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[0][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[0][11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \h_adapted_data_r_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_fifo_last : in STD_LOGIC;
    mul_0_a_fract_nxt_c : in STD_LOGIC;
    mul_0_a_u2_nxt_c : in STD_LOGIC;
    mul_0_b_fract_nxt_c : in STD_LOGIC;
    mul_0_b_u2_nxt_c : in STD_LOGIC;
    mul_1_a_fract_nxt_c : in STD_LOGIC;
    mul_1_a_u2_nxt_c : in STD_LOGIC;
    mul_1_b_fract_nxt_c : in STD_LOGIC;
    mul_1_b_u2_nxt_c : in STD_LOGIC;
    mul_n_input_data_valid_nxt_c : in STD_LOGIC;
    mul_n_a_fract_nxt_c : in STD_LOGIC;
    mul_n_a_u2_nxt_c : in STD_LOGIC;
    mul_n_b_fract_r_reg : in STD_LOGIC;
    start_fir_filtration : in STD_LOGIC;
    \product_r_reg[15]_2\ : in STD_LOGIC;
    \product_r_reg[15]_i_8__0\ : in STD_LOGIC;
    \product_r_reg[15]_i_8__1\ : in STD_LOGIC;
    h_fetched_valid : in STD_LOGIC;
    filter_adaptation_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    act_input_bits : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_sign_r_reg[14]\ : in STD_LOGIC;
    \a_sign_r_reg[13]\ : in STD_LOGIC;
    \a_sign_r_reg[12]\ : in STD_LOGIC;
    \a_sign_r_reg[10]\ : in STD_LOGIC;
    \a_sign_r_reg[9]\ : in STD_LOGIC;
    \a_sign_r_reg[8]\ : in STD_LOGIC;
    \a_sign_r_reg[5]\ : in STD_LOGIC;
    \a_sign_r_reg[4]\ : in STD_LOGIC;
    \a_sign_r_reg[2]\ : in STD_LOGIC;
    \b_sign_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[14]\ : in STD_LOGIC;
    \b_sign_r_reg[13]\ : in STD_LOGIC;
    \b_sign_r_reg[12]\ : in STD_LOGIC;
    \b_sign_r_reg[10]\ : in STD_LOGIC;
    \b_sign_r_reg[9]\ : in STD_LOGIC;
    \b_sign_r_reg[8]\ : in STD_LOGIC;
    \b_sign_r_reg[5]\ : in STD_LOGIC;
    \b_sign_r_reg[4]\ : in STD_LOGIC;
    \b_sign_r_reg[2]\ : in STD_LOGIC;
    \a_sign_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_sign_r_reg[14]_0\ : in STD_LOGIC;
    \a_sign_r_reg[13]_0\ : in STD_LOGIC;
    \a_sign_r_reg[12]_0\ : in STD_LOGIC;
    \a_sign_r_reg[10]_0\ : in STD_LOGIC;
    \a_sign_r_reg[9]_0\ : in STD_LOGIC;
    \a_sign_r_reg[8]_0\ : in STD_LOGIC;
    \a_sign_r_reg[5]_0\ : in STD_LOGIC;
    \a_sign_r_reg[4]_0\ : in STD_LOGIC;
    \a_sign_r_reg[2]_0\ : in STD_LOGIC;
    \b_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[14]_0\ : in STD_LOGIC;
    \b_sign_r_reg[13]_0\ : in STD_LOGIC;
    \b_sign_r_reg[12]_0\ : in STD_LOGIC;
    \b_sign_r_reg[10]_0\ : in STD_LOGIC;
    \b_sign_r_reg[9]_0\ : in STD_LOGIC;
    \b_sign_r_reg[8]_0\ : in STD_LOGIC;
    \b_sign_r_reg[5]_0\ : in STD_LOGIC;
    \b_sign_r_reg[4]_0\ : in STD_LOGIC;
    \b_sign_r_reg[2]_0\ : in STD_LOGIC;
    \a_sign_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_sign_r_reg[14]_1\ : in STD_LOGIC;
    \a_sign_r_reg[13]_1\ : in STD_LOGIC;
    \a_sign_r_reg[12]_1\ : in STD_LOGIC;
    \a_sign_r_reg[10]_1\ : in STD_LOGIC;
    \a_sign_r_reg[9]_1\ : in STD_LOGIC;
    \a_sign_r_reg[8]_1\ : in STD_LOGIC;
    \a_sign_r_reg[5]_1\ : in STD_LOGIC;
    \a_sign_r_reg[4]_1\ : in STD_LOGIC;
    \a_sign_r_reg[2]_1\ : in STD_LOGIC;
    \b_sign_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[14]_1\ : in STD_LOGIC;
    \b_sign_r_reg[13]_1\ : in STD_LOGIC;
    \b_sign_r_reg[12]_1\ : in STD_LOGIC;
    \b_sign_r_reg[10]_1\ : in STD_LOGIC;
    \b_sign_r_reg[9]_1\ : in STD_LOGIC;
    \b_sign_r_reg[8]_1\ : in STD_LOGIC;
    \b_sign_r_reg[5]_1\ : in STD_LOGIC;
    \b_sign_r_reg[4]_1\ : in STD_LOGIC;
    \b_sign_r_reg[2]_1\ : in STD_LOGIC;
    \a_sign_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_sign_r_reg[14]_2\ : in STD_LOGIC;
    \a_sign_r_reg[13]_2\ : in STD_LOGIC;
    \a_sign_r_reg[12]_2\ : in STD_LOGIC;
    \a_sign_r_reg[10]_2\ : in STD_LOGIC;
    \a_sign_r_reg[9]_2\ : in STD_LOGIC;
    \a_sign_r_reg[8]_2\ : in STD_LOGIC;
    \a_sign_r_reg[5]_2\ : in STD_LOGIC;
    \a_sign_r_reg[4]_2\ : in STD_LOGIC;
    \a_sign_r_reg[2]_2\ : in STD_LOGIC;
    \b_sign_r_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_sign_r_reg[14]_2\ : in STD_LOGIC;
    \b_sign_r_reg[13]_2\ : in STD_LOGIC;
    \b_sign_r_reg[12]_2\ : in STD_LOGIC;
    \b_sign_r_reg[10]_2\ : in STD_LOGIC;
    \b_sign_r_reg[9]_2\ : in STD_LOGIC;
    \b_sign_r_reg[8]_2\ : in STD_LOGIC;
    \b_sign_r_reg[5]_2\ : in STD_LOGIC;
    \b_sign_r_reg[4]_2\ : in STD_LOGIC;
    \b_sign_r_reg[2]_2\ : in STD_LOGIC;
    \err_r_reg[3]\ : in STD_LOGIC;
    \err_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    muls_fsm_state_nxt_c : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_0_a_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_fifo_data[0]_27\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    x_fifo_valid : in STD_LOGIC;
    start_filter_adaptation : in STD_LOGIC;
    \mul_0_b_r_reg[0]\ : in STD_LOGIC;
    \mul_0_b_r_reg[1]\ : in STD_LOGIC;
    \mul_0_b_r_reg[2]\ : in STD_LOGIC;
    \mul_0_b_r_reg[3]\ : in STD_LOGIC;
    \mul_0_b_r_reg[4]\ : in STD_LOGIC;
    \mul_0_b_r_reg[5]\ : in STD_LOGIC;
    \mul_0_b_r_reg[6]\ : in STD_LOGIC;
    \mul_0_b_r_reg[7]\ : in STD_LOGIC;
    \mul_0_b_r_reg[8]\ : in STD_LOGIC;
    \mul_0_b_r_reg[9]\ : in STD_LOGIC;
    \mul_0_b_r_reg[10]\ : in STD_LOGIC;
    \mul_0_b_r_reg[11]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[12]\ : in STD_LOGIC;
    \mul_0_b_r_reg[13]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[14]_0\ : in STD_LOGIC;
    \mul_0_b_r_reg[15]\ : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[0]\ : in STD_LOGIC;
    y_as_out : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[3]\ : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[2]\ : in STD_LOGIC;
    \FSM_onehot_muls_fsm_state_r_reg[1]_0\ : in STD_LOGIC;
    mul_1_a_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_1_b_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_n_a_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_n_b_nxt_c : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_n_a_r_reg[1][15]\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][14]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][13]_1\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][12]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][11]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][10]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][9]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][8]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][7]\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][6]\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][5]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][4]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][3]\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][2]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][1]_0\ : in STD_LOGIC;
    \mul_n_a_r_reg[1][0]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][15]\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][14]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][13]_1\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][12]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][11]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][10]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][9]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][8]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][7]\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][6]\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][5]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][4]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][3]\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][2]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][1]_0\ : in STD_LOGIC;
    \mul_n_b_r_reg[1][0]_0\ : in STD_LOGIC;
    update_x_sum_of_squares : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_datapath;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_datapath is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adaptation_coef_valid_nxt_c\ : STD_LOGIC;
  signal adaptation_processing_nxt_c3_in : STD_LOGIC;
  signal adaptation_processing_r : STD_LOGIC;
  signal err : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal fir_processing_r : STD_LOGIC;
  signal fir_y_en_c : STD_LOGIC;
  signal h_adapted_data_en_c : STD_LOGIC;
  signal h_fetched_ready : STD_LOGIC;
  signal mul_0_a_nxt_c : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^mul_1_new_product_c\ : STD_LOGIC;
  signal \^mul_n_new_product_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal multipliers_INST_n_118 : STD_LOGIC;
  signal multipliers_INST_n_119 : STD_LOGIC;
  signal multipliers_INST_n_120 : STD_LOGIC;
  signal multipliers_INST_n_121 : STD_LOGIC;
  signal multipliers_INST_n_127 : STD_LOGIC;
  signal multipliers_INST_n_128 : STD_LOGIC;
  signal multipliers_INST_n_129 : STD_LOGIC;
  signal multipliers_INST_n_194 : STD_LOGIC;
  signal multipliers_INST_n_195 : STD_LOGIC;
  signal multipliers_INST_n_196 : STD_LOGIC;
  signal multipliers_INST_n_197 : STD_LOGIC;
  signal multipliers_INST_n_198 : STD_LOGIC;
  signal multipliers_INST_n_199 : STD_LOGIC;
  signal multipliers_INST_n_200 : STD_LOGIC;
  signal multipliers_INST_n_201 : STD_LOGIC;
  signal multipliers_INST_n_202 : STD_LOGIC;
  signal multipliers_INST_n_203 : STD_LOGIC;
  signal multipliers_INST_n_204 : STD_LOGIC;
  signal multipliers_INST_n_205 : STD_LOGIC;
  signal multipliers_INST_n_206 : STD_LOGIC;
  signal multipliers_INST_n_207 : STD_LOGIC;
  signal multipliers_INST_n_208 : STD_LOGIC;
  signal multipliers_INST_n_229 : STD_LOGIC;
  signal multipliers_INST_n_230 : STD_LOGIC;
  signal multipliers_INST_n_231 : STD_LOGIC;
  signal multipliers_INST_n_232 : STD_LOGIC;
  signal multipliers_INST_n_233 : STD_LOGIC;
  signal multipliers_INST_n_234 : STD_LOGIC;
  signal multipliers_INST_n_235 : STD_LOGIC;
  signal multipliers_INST_n_236 : STD_LOGIC;
  signal multipliers_INST_n_237 : STD_LOGIC;
  signal multipliers_INST_n_238 : STD_LOGIC;
  signal multipliers_INST_n_239 : STD_LOGIC;
  signal multipliers_INST_n_240 : STD_LOGIC;
  signal nlms_product_processor_INST_n_0 : STD_LOGIC;
  signal nlms_product_processor_INST_n_1 : STD_LOGIC;
  signal nlms_product_processor_INST_n_2 : STD_LOGIC;
  signal nlms_product_processor_INST_n_3 : STD_LOGIC;
  signal nlms_product_processor_INST_n_9 : STD_LOGIC;
  signal out_val_valid_nxt_c : STD_LOGIC;
  signal prev_products_new_r : STD_LOGIC;
  signal \^stop_feeding_muls_r_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  adaptation_coef_valid_nxt_c <= \^adaptation_coef_valid_nxt_c\;
  mul_1_new_product_c <= \^mul_1_new_product_c\;
  mul_n_new_product_c(0) <= \^mul_n_new_product_c\(0);
  stop_feeding_muls_r_reg(0) <= \^stop_feeding_muls_r_reg\(0);
multipliers_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_multipliers
     port map (
      CO(0) => nlms_product_processor_INST_n_9,
      D(3) => multipliers_INST_n_118,
      D(2) => multipliers_INST_n_119,
      D(1) => multipliers_INST_n_120,
      D(0) => multipliers_INST_n_121,
      DI(3) => multipliers_INST_n_127,
      DI(2) => multipliers_INST_n_128,
      DI(1) => multipliers_INST_n_129,
      DI(0) => \^q\(0),
      E(0) => out_val_valid_nxt_c,
      \FSM_onehot_muls_fsm_state_r_reg[0]_0\ => \FSM_onehot_muls_fsm_state_r_reg[0]\,
      \FSM_onehot_muls_fsm_state_r_reg[1]_0\ => \FSM_onehot_muls_fsm_state_r_reg[1]\,
      \FSM_onehot_muls_fsm_state_r_reg[1]_1\ => \FSM_onehot_muls_fsm_state_r_reg[1]_0\,
      \FSM_onehot_muls_fsm_state_r_reg[2]_0\ => \FSM_onehot_muls_fsm_state_r_reg[2]\,
      \FSM_onehot_muls_fsm_state_r_reg[3]_0\ => \FSM_onehot_muls_fsm_state_r_reg[3]\,
      \FSM_onehot_muls_fsm_state_r_reg[4]_0\ => \FSM_onehot_muls_fsm_state_r_reg[4]\,
      O(3) => nlms_product_processor_INST_n_0,
      O(2) => nlms_product_processor_INST_n_1,
      O(1) => nlms_product_processor_INST_n_2,
      O(0) => nlms_product_processor_INST_n_3,
      Q(3 downto 0) => err(15 downto 12),
      S(3) => multipliers_INST_n_205,
      S(2) => multipliers_INST_n_206,
      S(1) => multipliers_INST_n_207,
      S(0) => multipliers_INST_n_208,
      \a_sign_r_reg[0]\(0) => D(0),
      \a_sign_r_reg[0]_0\(0) => \a_sign_r_reg[0]\(0),
      \a_sign_r_reg[0]_1\(0) => \a_sign_r_reg[0]_0\(0),
      \a_sign_r_reg[0]_2\(0) => \a_sign_r_reg[0]_1\(0),
      \a_sign_r_reg[10]\ => \a_sign_r_reg[10]\,
      \a_sign_r_reg[10]_0\ => \a_sign_r_reg[10]_0\,
      \a_sign_r_reg[10]_1\ => \a_sign_r_reg[10]_1\,
      \a_sign_r_reg[10]_2\ => \a_sign_r_reg[10]_2\,
      \a_sign_r_reg[12]\ => \a_sign_r_reg[12]\,
      \a_sign_r_reg[12]_0\ => \a_sign_r_reg[12]_0\,
      \a_sign_r_reg[12]_1\ => \a_sign_r_reg[12]_1\,
      \a_sign_r_reg[12]_2\ => \a_sign_r_reg[12]_2\,
      \a_sign_r_reg[13]\ => \a_sign_r_reg[13]\,
      \a_sign_r_reg[13]_0\ => \a_sign_r_reg[13]_0\,
      \a_sign_r_reg[13]_1\ => \a_sign_r_reg[13]_1\,
      \a_sign_r_reg[13]_2\ => \a_sign_r_reg[13]_2\,
      \a_sign_r_reg[14]\ => \a_sign_r_reg[14]\,
      \a_sign_r_reg[14]_0\ => \a_sign_r_reg[14]_0\,
      \a_sign_r_reg[14]_1\ => \a_sign_r_reg[14]_1\,
      \a_sign_r_reg[14]_2\ => \a_sign_r_reg[14]_2\,
      \a_sign_r_reg[2]\ => \a_sign_r_reg[2]\,
      \a_sign_r_reg[2]_0\ => \a_sign_r_reg[2]_0\,
      \a_sign_r_reg[2]_1\ => \a_sign_r_reg[2]_1\,
      \a_sign_r_reg[2]_2\ => \a_sign_r_reg[2]_2\,
      \a_sign_r_reg[4]\ => \a_sign_r_reg[4]\,
      \a_sign_r_reg[4]_0\ => \a_sign_r_reg[4]_0\,
      \a_sign_r_reg[4]_1\ => \a_sign_r_reg[4]_1\,
      \a_sign_r_reg[4]_2\ => \a_sign_r_reg[4]_2\,
      \a_sign_r_reg[5]\ => \a_sign_r_reg[5]\,
      \a_sign_r_reg[5]_0\ => \a_sign_r_reg[5]_0\,
      \a_sign_r_reg[5]_1\ => \a_sign_r_reg[5]_1\,
      \a_sign_r_reg[5]_2\ => \a_sign_r_reg[5]_2\,
      \a_sign_r_reg[8]\ => \a_sign_r_reg[8]\,
      \a_sign_r_reg[8]_0\ => \a_sign_r_reg[8]_0\,
      \a_sign_r_reg[8]_1\ => \a_sign_r_reg[8]_1\,
      \a_sign_r_reg[8]_2\ => \a_sign_r_reg[8]_2\,
      \a_sign_r_reg[9]\ => \a_sign_r_reg[9]\,
      \a_sign_r_reg[9]_0\ => \a_sign_r_reg[9]_0\,
      \a_sign_r_reg[9]_1\ => \a_sign_r_reg[9]_1\,
      \a_sign_r_reg[9]_2\ => \a_sign_r_reg[9]_2\,
      act_input_bits(3 downto 0) => act_input_bits(3 downto 0),
      \adaptation_coef_r_reg[15]_0\(15 downto 0) => \adaptation_coef_r_reg[15]\(15 downto 0),
      adaptation_coef_valid => adaptation_coef_valid,
      adaptation_processing_nxt_c3_in => adaptation_processing_nxt_c3_in,
      adaptation_processing_r => adaptation_processing_r,
      adaptation_processing_r_reg(0) => h_adapted_data_en_c,
      \b_sign_r_reg[0]\(0) => \b_sign_r_reg[0]\(0),
      \b_sign_r_reg[0]_0\(0) => \b_sign_r_reg[0]_0\(0),
      \b_sign_r_reg[0]_1\(0) => \b_sign_r_reg[0]_1\(0),
      \b_sign_r_reg[0]_2\(0) => \b_sign_r_reg[0]_2\(0),
      \b_sign_r_reg[10]\ => \b_sign_r_reg[10]\,
      \b_sign_r_reg[10]_0\ => \b_sign_r_reg[10]_0\,
      \b_sign_r_reg[10]_1\ => \b_sign_r_reg[10]_1\,
      \b_sign_r_reg[10]_2\ => \b_sign_r_reg[10]_2\,
      \b_sign_r_reg[12]\ => \b_sign_r_reg[12]\,
      \b_sign_r_reg[12]_0\ => \b_sign_r_reg[12]_0\,
      \b_sign_r_reg[12]_1\ => \b_sign_r_reg[12]_1\,
      \b_sign_r_reg[12]_2\ => \b_sign_r_reg[12]_2\,
      \b_sign_r_reg[13]\ => \b_sign_r_reg[13]\,
      \b_sign_r_reg[13]_0\ => \b_sign_r_reg[13]_0\,
      \b_sign_r_reg[13]_1\ => \b_sign_r_reg[13]_1\,
      \b_sign_r_reg[13]_2\ => \b_sign_r_reg[13]_2\,
      \b_sign_r_reg[14]\ => \b_sign_r_reg[14]\,
      \b_sign_r_reg[14]_0\ => \b_sign_r_reg[14]_0\,
      \b_sign_r_reg[14]_1\ => \b_sign_r_reg[14]_1\,
      \b_sign_r_reg[14]_2\ => \b_sign_r_reg[14]_2\,
      \b_sign_r_reg[2]\ => \b_sign_r_reg[2]\,
      \b_sign_r_reg[2]_0\ => \b_sign_r_reg[2]_0\,
      \b_sign_r_reg[2]_1\ => \b_sign_r_reg[2]_1\,
      \b_sign_r_reg[2]_2\ => \b_sign_r_reg[2]_2\,
      \b_sign_r_reg[4]\ => \b_sign_r_reg[4]\,
      \b_sign_r_reg[4]_0\ => \b_sign_r_reg[4]_0\,
      \b_sign_r_reg[4]_1\ => \b_sign_r_reg[4]_1\,
      \b_sign_r_reg[4]_2\ => \b_sign_r_reg[4]_2\,
      \b_sign_r_reg[5]\ => \b_sign_r_reg[5]\,
      \b_sign_r_reg[5]_0\ => \b_sign_r_reg[5]_0\,
      \b_sign_r_reg[5]_1\ => \b_sign_r_reg[5]_1\,
      \b_sign_r_reg[5]_2\ => \b_sign_r_reg[5]_2\,
      \b_sign_r_reg[8]\ => \b_sign_r_reg[8]\,
      \b_sign_r_reg[8]_0\ => \b_sign_r_reg[8]_0\,
      \b_sign_r_reg[8]_1\ => \b_sign_r_reg[8]_1\,
      \b_sign_r_reg[8]_2\ => \b_sign_r_reg[8]_2\,
      \b_sign_r_reg[9]\ => \b_sign_r_reg[9]\,
      \b_sign_r_reg[9]_0\ => \b_sign_r_reg[9]_0\,
      \b_sign_r_reg[9]_1\ => \b_sign_r_reg[9]_1\,
      \b_sign_r_reg[9]_2\ => \b_sign_r_reg[9]_2\,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \continue_fetching_c__1\ => \continue_fetching_c__1\,
      \err_r_reg[15]\(3 downto 0) => \err_r_reg[15]\(15 downto 12),
      filter_adaptation_r => filter_adaptation_r,
      fir_processing_r => fir_processing_r,
      fir_y_en_c => fir_y_en_c,
      h_fetched_ready => h_fetched_ready,
      h_fetched_valid => h_fetched_valid,
      in_type_res_stage_out_valid_r_reg => in_type_res_stage_out_valid_r_reg,
      in_type_res_stage_out_valid_r_reg_0 => in_type_res_stage_out_valid_r_reg_0,
      in_type_res_stage_out_valid_r_reg_1 => in_type_res_stage_out_valid_r_reg_1,
      mul_0_a_fract_nxt_c => mul_0_a_fract_nxt_c,
      mul_0_a_nxt_c(15 downto 0) => mul_0_a_nxt_c(15 downto 0),
      \mul_0_a_r_reg[11]_0\ => \mul_0_a_r_reg[11]\,
      \mul_0_a_r_reg[13]_0\ => \mul_0_a_r_reg[13]\,
      \mul_0_a_r_reg[14]_0\(10 downto 0) => \mul_0_a_r_reg[14]\(10 downto 0),
      mul_0_a_u2_nxt_c => mul_0_a_u2_nxt_c,
      mul_0_a_u2_r_reg_0 => mul_0_a_u2_r,
      mul_0_b_fract_nxt_c => mul_0_b_fract_nxt_c,
      \mul_0_b_r_reg[0]_0\ => \mul_0_b_r_reg[0]\,
      \mul_0_b_r_reg[10]_0\ => \mul_0_b_r_reg[10]\,
      \mul_0_b_r_reg[11]_0\ => \mul_0_b_r_reg[11]\,
      \mul_0_b_r_reg[11]_1\ => \mul_0_b_r_reg[11]_0\,
      \mul_0_b_r_reg[12]_0\ => \mul_0_b_r_reg[12]\,
      \mul_0_b_r_reg[13]_0\ => \mul_0_b_r_reg[13]\,
      \mul_0_b_r_reg[13]_1\ => \mul_0_b_r_reg[13]_0\,
      \mul_0_b_r_reg[14]_0\(10 downto 0) => \mul_0_b_r_reg[14]\(10 downto 0),
      \mul_0_b_r_reg[14]_1\ => \mul_0_b_r_reg[14]_0\,
      \mul_0_b_r_reg[15]_0\ => \mul_0_b_r_reg[15]\,
      \mul_0_b_r_reg[1]_0\ => \mul_0_b_r_reg[1]\,
      \mul_0_b_r_reg[2]_0\ => \mul_0_b_r_reg[2]\,
      \mul_0_b_r_reg[3]_0\ => \mul_0_b_r_reg[3]\,
      \mul_0_b_r_reg[4]_0\ => \mul_0_b_r_reg[4]\,
      \mul_0_b_r_reg[5]_0\ => \mul_0_b_r_reg[5]\,
      \mul_0_b_r_reg[6]_0\ => \mul_0_b_r_reg[6]\,
      \mul_0_b_r_reg[7]_0\ => \mul_0_b_r_reg[7]\,
      \mul_0_b_r_reg[8]_0\ => \mul_0_b_r_reg[8]\,
      \mul_0_b_r_reg[9]_0\ => \mul_0_b_r_reg[9]\,
      mul_0_b_u2_nxt_c => mul_0_b_u2_nxt_c,
      mul_0_b_u2_r_reg_0 => mul_0_b_u2_r,
      mul_1_a_fract_nxt_c => mul_1_a_fract_nxt_c,
      mul_1_a_nxt_c(15 downto 0) => mul_1_a_nxt_c(15 downto 0),
      \mul_1_a_r_reg[11]_0\ => \mul_1_a_r_reg[11]\,
      \mul_1_a_r_reg[13]_0\ => \mul_1_a_r_reg[13]\,
      \mul_1_a_r_reg[14]_0\(10 downto 0) => \mul_1_a_r_reg[14]\(10 downto 0),
      mul_1_a_u2_nxt_c => mul_1_a_u2_nxt_c,
      mul_1_a_u2_r_reg_0 => mul_1_a_u2_r,
      mul_1_b_fract_nxt_c => mul_1_b_fract_nxt_c,
      mul_1_b_nxt_c(15 downto 0) => mul_1_b_nxt_c(15 downto 0),
      \mul_1_b_r_reg[11]_0\ => \mul_1_b_r_reg[11]\,
      \mul_1_b_r_reg[13]_0\ => \mul_1_b_r_reg[13]\,
      \mul_1_b_r_reg[14]_0\(10 downto 0) => \mul_1_b_r_reg[14]\(10 downto 0),
      mul_1_b_u2_nxt_c => mul_1_b_u2_nxt_c,
      mul_1_b_u2_r_reg_0 => mul_1_b_u2_r,
      mul_n_a_fract_nxt_c => mul_n_a_fract_nxt_c,
      mul_n_a_nxt_c(15 downto 0) => mul_n_a_nxt_c(15 downto 0),
      \mul_n_a_r_reg[0][0]_0\ => \mul_n_a_r_reg[0][0]\,
      \mul_n_a_r_reg[0][10]_0\ => \mul_n_a_r_reg[0][10]\,
      \mul_n_a_r_reg[0][11]_0\ => \mul_n_a_r_reg[0][11]\,
      \mul_n_a_r_reg[0][12]_0\ => \mul_n_a_r_reg[0][12]\,
      \mul_n_a_r_reg[0][13]_0\ => \mul_n_a_r_reg[0][13]\,
      \mul_n_a_r_reg[0][13]_1\ => \mul_n_a_r_reg[0][13]_0\,
      \mul_n_a_r_reg[0][14]_0\ => \mul_n_a_r_reg[0][14]\,
      \mul_n_a_r_reg[0][1]_0\ => \mul_n_a_r_reg[0][1]\,
      \mul_n_a_r_reg[0][2]_0\ => \mul_n_a_r_reg[0][2]\,
      \mul_n_a_r_reg[0][4]_0\ => \mul_n_a_r_reg[0][4]\,
      \mul_n_a_r_reg[0][5]_0\ => \mul_n_a_r_reg[0][5]\,
      \mul_n_a_r_reg[0][8]_0\ => \mul_n_a_r_reg[0][8]\,
      \mul_n_a_r_reg[0][9]_0\ => \mul_n_a_r_reg[0][9]\,
      \mul_n_a_r_reg[1][0]_0\ => \mul_n_a_r_reg[1][0]\,
      \mul_n_a_r_reg[1][0]_1\ => \mul_n_a_r_reg[1][0]_0\,
      \mul_n_a_r_reg[1][10]_0\ => \mul_n_a_r_reg[1][10]\,
      \mul_n_a_r_reg[1][10]_1\ => \mul_n_a_r_reg[1][10]_0\,
      \mul_n_a_r_reg[1][11]_0\ => \mul_n_a_r_reg[1][11]\,
      \mul_n_a_r_reg[1][11]_1\ => \mul_n_a_r_reg[1][11]_0\,
      \mul_n_a_r_reg[1][12]_0\ => \mul_n_a_r_reg[1][12]\,
      \mul_n_a_r_reg[1][12]_1\ => \mul_n_a_r_reg[1][12]_0\,
      \mul_n_a_r_reg[1][13]_0\ => \mul_n_a_r_reg[1][13]\,
      \mul_n_a_r_reg[1][13]_1\ => \mul_n_a_r_reg[1][13]_0\,
      \mul_n_a_r_reg[1][13]_2\ => \mul_n_a_r_reg[1][13]_1\,
      \mul_n_a_r_reg[1][14]_0\ => \mul_n_a_r_reg[1][14]\,
      \mul_n_a_r_reg[1][14]_1\ => \mul_n_a_r_reg[1][14]_0\,
      \mul_n_a_r_reg[1][15]_0\ => \mul_n_a_r_reg[1][15]\,
      \mul_n_a_r_reg[1][1]_0\ => \mul_n_a_r_reg[1][1]\,
      \mul_n_a_r_reg[1][1]_1\ => \mul_n_a_r_reg[1][1]_0\,
      \mul_n_a_r_reg[1][2]_0\ => \mul_n_a_r_reg[1][2]\,
      \mul_n_a_r_reg[1][2]_1\ => \mul_n_a_r_reg[1][2]_0\,
      \mul_n_a_r_reg[1][3]_0\ => \mul_n_a_r_reg[1][3]\,
      \mul_n_a_r_reg[1][4]_0\ => \mul_n_a_r_reg[1][4]\,
      \mul_n_a_r_reg[1][4]_1\ => \mul_n_a_r_reg[1][4]_0\,
      \mul_n_a_r_reg[1][5]_0\ => \mul_n_a_r_reg[1][5]\,
      \mul_n_a_r_reg[1][5]_1\ => \mul_n_a_r_reg[1][5]_0\,
      \mul_n_a_r_reg[1][6]_0\ => \mul_n_a_r_reg[1][6]\,
      \mul_n_a_r_reg[1][7]_0\ => \mul_n_a_r_reg[1][7]\,
      \mul_n_a_r_reg[1][8]_0\ => \mul_n_a_r_reg[1][8]\,
      \mul_n_a_r_reg[1][8]_1\ => \mul_n_a_r_reg[1][8]_0\,
      \mul_n_a_r_reg[1][9]_0\ => \mul_n_a_r_reg[1][9]\,
      \mul_n_a_r_reg[1][9]_1\ => \mul_n_a_r_reg[1][9]_0\,
      mul_n_a_u2_nxt_c => mul_n_a_u2_nxt_c,
      mul_n_a_u2_r_reg_0 => mul_n_a_u2_r,
      mul_n_b_fract_r_reg_0 => mul_n_b_u2_r,
      mul_n_b_fract_r_reg_1 => mul_n_b_fract_r_reg,
      mul_n_b_nxt_c(15 downto 0) => mul_n_b_nxt_c(15 downto 0),
      \mul_n_b_r_reg[0][0]_0\ => \mul_n_b_r_reg[0][0]\,
      \mul_n_b_r_reg[0][10]_0\ => \mul_n_b_r_reg[0][10]\,
      \mul_n_b_r_reg[0][11]_0\ => \mul_n_b_r_reg[0][11]\,
      \mul_n_b_r_reg[0][12]_0\ => \mul_n_b_r_reg[0][12]\,
      \mul_n_b_r_reg[0][13]_0\ => \mul_n_b_r_reg[0][13]\,
      \mul_n_b_r_reg[0][13]_1\ => \mul_n_b_r_reg[0][13]_0\,
      \mul_n_b_r_reg[0][14]_0\ => \mul_n_b_r_reg[0][14]\,
      \mul_n_b_r_reg[0][1]_0\ => \mul_n_b_r_reg[0][1]\,
      \mul_n_b_r_reg[0][2]_0\ => \mul_n_b_r_reg[0][2]\,
      \mul_n_b_r_reg[0][4]_0\ => \mul_n_b_r_reg[0][4]\,
      \mul_n_b_r_reg[0][5]_0\ => \mul_n_b_r_reg[0][5]\,
      \mul_n_b_r_reg[0][8]_0\ => \mul_n_b_r_reg[0][8]\,
      \mul_n_b_r_reg[0][9]_0\ => \mul_n_b_r_reg[0][9]\,
      \mul_n_b_r_reg[1][0]_0\ => \mul_n_b_r_reg[1][0]\,
      \mul_n_b_r_reg[1][0]_1\ => \mul_n_b_r_reg[1][0]_0\,
      \mul_n_b_r_reg[1][10]_0\ => \mul_n_b_r_reg[1][10]\,
      \mul_n_b_r_reg[1][10]_1\ => \mul_n_b_r_reg[1][10]_0\,
      \mul_n_b_r_reg[1][11]_0\ => \mul_n_b_r_reg[1][11]\,
      \mul_n_b_r_reg[1][11]_1\ => \mul_n_b_r_reg[1][11]_0\,
      \mul_n_b_r_reg[1][12]_0\ => \mul_n_b_r_reg[1][12]\,
      \mul_n_b_r_reg[1][12]_1\ => \mul_n_b_r_reg[1][12]_0\,
      \mul_n_b_r_reg[1][13]_0\ => \mul_n_b_r_reg[1][13]\,
      \mul_n_b_r_reg[1][13]_1\ => \mul_n_b_r_reg[1][13]_0\,
      \mul_n_b_r_reg[1][13]_2\ => \mul_n_b_r_reg[1][13]_1\,
      \mul_n_b_r_reg[1][14]_0\ => \mul_n_b_r_reg[1][14]\,
      \mul_n_b_r_reg[1][14]_1\ => \mul_n_b_r_reg[1][14]_0\,
      \mul_n_b_r_reg[1][15]_0\ => \mul_n_b_r_reg[1][15]\,
      \mul_n_b_r_reg[1][1]_0\ => \mul_n_b_r_reg[1][1]\,
      \mul_n_b_r_reg[1][1]_1\ => \mul_n_b_r_reg[1][1]_0\,
      \mul_n_b_r_reg[1][2]_0\ => \mul_n_b_r_reg[1][2]\,
      \mul_n_b_r_reg[1][2]_1\ => \mul_n_b_r_reg[1][2]_0\,
      \mul_n_b_r_reg[1][3]_0\ => \mul_n_b_r_reg[1][3]\,
      \mul_n_b_r_reg[1][4]_0\ => \mul_n_b_r_reg[1][4]\,
      \mul_n_b_r_reg[1][4]_1\ => \mul_n_b_r_reg[1][4]_0\,
      \mul_n_b_r_reg[1][5]_0\ => \mul_n_b_r_reg[1][5]\,
      \mul_n_b_r_reg[1][5]_1\ => \mul_n_b_r_reg[1][5]_0\,
      \mul_n_b_r_reg[1][6]_0\ => \mul_n_b_r_reg[1][6]\,
      \mul_n_b_r_reg[1][7]_0\ => \mul_n_b_r_reg[1][7]\,
      \mul_n_b_r_reg[1][8]_0\ => \mul_n_b_r_reg[1][8]\,
      \mul_n_b_r_reg[1][8]_1\ => \mul_n_b_r_reg[1][8]_0\,
      \mul_n_b_r_reg[1][9]_0\ => \mul_n_b_r_reg[1][9]\,
      \mul_n_b_r_reg[1][9]_1\ => \mul_n_b_r_reg[1][9]_0\,
      mul_n_input_data_valid_nxt_c => mul_n_input_data_valid_nxt_c,
      muls_fsm_state_nxt_c(1 downto 0) => muls_fsm_state_nxt_c(1 downto 0),
      out_type_res_stage_out_valid_r_reg => \^adaptation_coef_valid_nxt_c\,
      out_type_res_stage_out_valid_r_reg_0 => \^mul_1_new_product_c\,
      out_type_res_stage_out_valid_r_reg_1 => \^mul_n_new_product_c\(0),
      prev_products_new_r => prev_products_new_r,
      \product_r_reg[10]\(3) => multipliers_INST_n_198,
      \product_r_reg[10]\(2) => multipliers_INST_n_199,
      \product_r_reg[10]\(1) => multipliers_INST_n_200,
      \product_r_reg[10]\(0) => multipliers_INST_n_201,
      \product_r_reg[11]\(3) => multipliers_INST_n_237,
      \product_r_reg[11]\(2) => multipliers_INST_n_238,
      \product_r_reg[11]\(1) => multipliers_INST_n_239,
      \product_r_reg[11]\(0) => multipliers_INST_n_240,
      \product_r_reg[13]\(2) => multipliers_INST_n_202,
      \product_r_reg[13]\(1) => multipliers_INST_n_203,
      \product_r_reg[13]\(0) => multipliers_INST_n_204,
      \product_r_reg[15]\(14 downto 0) => \^q\(15 downto 1),
      \product_r_reg[15]_0\(15 downto 0) => \product_r_reg[15]\(15 downto 0),
      \product_r_reg[15]_1\(15 downto 0) => \product_r_reg[15]_0\(15 downto 0),
      \product_r_reg[15]_2\(15 downto 0) => \product_r_reg[15]_1\(15 downto 0),
      \product_r_reg[15]_3\ => \product_r_reg[15]_2\,
      \product_r_reg[15]_i_8__0\ => \product_r_reg[15]_i_8__0\,
      \product_r_reg[15]_i_8__1\ => \product_r_reg[15]_i_8__1\,
      \product_r_reg[3]\(3) => multipliers_INST_n_229,
      \product_r_reg[3]\(2) => multipliers_INST_n_230,
      \product_r_reg[3]\(1) => multipliers_INST_n_231,
      \product_r_reg[3]\(0) => multipliers_INST_n_232,
      \product_r_reg[6]\(3) => multipliers_INST_n_194,
      \product_r_reg[6]\(2) => multipliers_INST_n_195,
      \product_r_reg[6]\(1) => multipliers_INST_n_196,
      \product_r_reg[6]\(0) => multipliers_INST_n_197,
      \product_r_reg[7]\(3) => multipliers_INST_n_233,
      \product_r_reg[7]\(2) => multipliers_INST_n_234,
      \product_r_reg[7]\(1) => multipliers_INST_n_235,
      \product_r_reg[7]\(0) => multipliers_INST_n_236,
      start_filter_adaptation => start_filter_adaptation,
      start_fir_filtration => start_fir_filtration,
      stop_feeding_muls_r_reg_0 => stop_feeding_muls_r,
      stop_feeding_muls_r_reg_1 => \^stop_feeding_muls_r_reg\(0),
      stop_feeding_muls_r_reg_2 => stop_feeding_muls_r_reg_0,
      x_fifo_last => x_fifo_last,
      x_fifo_valid => x_fifo_valid
    );
nlms_product_processor_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_product_processor
     port map (
      CO(0) => nlms_product_processor_INST_n_9,
      D(3) => multipliers_INST_n_118,
      D(2) => multipliers_INST_n_119,
      D(1) => multipliers_INST_n_120,
      D(0) => multipliers_INST_n_121,
      DI(3) => multipliers_INST_n_127,
      DI(2) => multipliers_INST_n_128,
      DI(1) => multipliers_INST_n_129,
      DI(0) => \^q\(0),
      E(0) => E(0),
      O(3) => nlms_product_processor_INST_n_0,
      O(2) => nlms_product_processor_INST_n_1,
      O(1) => nlms_product_processor_INST_n_2,
      O(0) => nlms_product_processor_INST_n_3,
      Q(3 downto 0) => err(15 downto 12),
      S(3) => multipliers_INST_n_205,
      S(2) => multipliers_INST_n_206,
      S(1) => multipliers_INST_n_207,
      S(0) => multipliers_INST_n_208,
      adaptation_coef_valid_nxt_c => \^adaptation_coef_valid_nxt_c\,
      adaptation_processing_nxt_c3_in => adaptation_processing_nxt_c3_in,
      adaptation_processing_r => adaptation_processing_r,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \err_r[11]_i_9_0\(3) => multipliers_INST_n_198,
      \err_r[11]_i_9_0\(2) => multipliers_INST_n_199,
      \err_r[11]_i_9_0\(1) => multipliers_INST_n_200,
      \err_r[11]_i_9_0\(0) => multipliers_INST_n_201,
      \err_r[11]_i_9_1\(3) => multipliers_INST_n_237,
      \err_r[11]_i_9_1\(2) => multipliers_INST_n_238,
      \err_r[11]_i_9_1\(1) => multipliers_INST_n_239,
      \err_r[11]_i_9_1\(0) => multipliers_INST_n_240,
      \err_r[15]_i_9\(2) => multipliers_INST_n_202,
      \err_r[15]_i_9\(1) => multipliers_INST_n_203,
      \err_r[15]_i_9\(0) => multipliers_INST_n_204,
      \err_r[3]_i_10_0\(3) => multipliers_INST_n_229,
      \err_r[3]_i_10_0\(2) => multipliers_INST_n_230,
      \err_r[3]_i_10_0\(1) => multipliers_INST_n_231,
      \err_r[3]_i_10_0\(0) => multipliers_INST_n_232,
      \err_r[7]_i_9_0\(3) => multipliers_INST_n_194,
      \err_r[7]_i_9_0\(2) => multipliers_INST_n_195,
      \err_r[7]_i_9_0\(1) => multipliers_INST_n_196,
      \err_r[7]_i_9_0\(0) => multipliers_INST_n_197,
      \err_r[7]_i_9_1\(3) => multipliers_INST_n_233,
      \err_r[7]_i_9_1\(2) => multipliers_INST_n_234,
      \err_r[7]_i_9_1\(1) => multipliers_INST_n_235,
      \err_r[7]_i_9_1\(0) => multipliers_INST_n_236,
      \err_r_reg[11]_0\(11 downto 0) => \err_r_reg[15]\(11 downto 0),
      \err_r_reg[3]_0\ => \err_r_reg[3]\,
      fir_processing_r => fir_processing_r,
      fir_y_en_c => fir_y_en_c,
      \h_adapted_data_r_reg[0][11]_0\(3 downto 0) => \h_adapted_data_r_reg[0][11]\(3 downto 0),
      \h_adapted_data_r_reg[0][15]_0\(15 downto 0) => \h_adapted_data_r_reg[0][15]\(15 downto 0),
      \h_adapted_data_r_reg[0][15]_1\(14 downto 0) => \h_adapted_data_r_reg[0][15]_0\(14 downto 0),
      \h_adapted_data_r_reg[0][15]_2\(3 downto 0) => \h_adapted_data_r_reg[0][15]_1\(3 downto 0),
      \h_adapted_data_r_reg[0][3]_0\(3 downto 0) => \h_adapted_data_r_reg[0][3]\(3 downto 0),
      \h_adapted_data_r_reg[0][7]_0\(3 downto 0) => \h_adapted_data_r_reg[0][7]\(3 downto 0),
      \h_adapted_data_r_reg[1][11]_0\(3 downto 0) => \h_adapted_data_r_reg[1][11]\(3 downto 0),
      \h_adapted_data_r_reg[1][15]_0\(15 downto 0) => \h_adapted_data_r_reg[1][15]\(15 downto 0),
      \h_adapted_data_r_reg[1][15]_1\(14 downto 0) => \h_adapted_data_r_reg[1][15]_0\(14 downto 0),
      \h_adapted_data_r_reg[1][15]_2\(3 downto 0) => \h_adapted_data_r_reg[1][15]_1\(3 downto 0),
      \h_adapted_data_r_reg[1][3]_0\(3 downto 0) => \h_adapted_data_r_reg[1][3]\(3 downto 0),
      \h_adapted_data_r_reg[1][7]_0\(3 downto 0) => \h_adapted_data_r_reg[1][7]\(3 downto 0),
      \h_adapted_data_r_reg[2][11]_0\(3 downto 0) => \h_adapted_data_r_reg[2][11]\(3 downto 0),
      \h_adapted_data_r_reg[2][15]_0\(15 downto 0) => \h_adapted_data_r_reg[2][15]\(15 downto 0),
      \h_adapted_data_r_reg[2][15]_1\(14 downto 0) => \h_adapted_data_r_reg[2][15]_0\(14 downto 0),
      \h_adapted_data_r_reg[2][15]_2\(3 downto 0) => \h_adapted_data_r_reg[2][15]_1\(3 downto 0),
      \h_adapted_data_r_reg[2][3]_0\(3 downto 0) => \h_adapted_data_r_reg[2][3]\(3 downto 0),
      \h_adapted_data_r_reg[2][7]_0\(3 downto 0) => \h_adapted_data_r_reg[2][7]\(3 downto 0),
      \h_adapted_data_r_reg[3][11]_0\(3 downto 0) => \h_adapted_data_r_reg[3][11]\(3 downto 0),
      \h_adapted_data_r_reg[3][15]_0\(15 downto 0) => \h_adapted_data_r_reg[3][15]\(15 downto 0),
      \h_adapted_data_r_reg[3][15]_1\(14 downto 0) => \h_adapted_data_r_reg[3][15]_0\(14 downto 0),
      \h_adapted_data_r_reg[3][15]_2\(3 downto 0) => \h_adapted_data_r_reg[3][15]_1\(3 downto 0),
      \h_adapted_data_r_reg[3][15]_3\(0) => h_adapted_data_en_c,
      \h_adapted_data_r_reg[3][3]_0\(3 downto 0) => S(3 downto 0),
      \h_adapted_data_r_reg[3][7]_0\(3 downto 0) => \h_adapted_data_r_reg[3][7]\(3 downto 0),
      h_adapted_valid_r_reg_0(0) => h_adapted_valid_r_reg(0),
      h_fetched_ready => h_fetched_ready,
      mul_0_a_nxt_c(15 downto 0) => mul_0_a_nxt_c(15 downto 0),
      \mul_0_a_r_reg[15]\(15 downto 0) => \mul_0_a_r_reg[15]\(15 downto 0),
      \mul_0_a_r_reg[15]_0\ => \^stop_feeding_muls_r_reg\(0),
      mul_1_new_product_c => \^mul_1_new_product_c\,
      mul_n_new_product_c(0) => \^mul_n_new_product_c\(0),
      muls_fsm_state_nxt_c(1 downto 0) => muls_fsm_state_nxt_c(1 downto 0),
      \out_val_data_r_reg[15]_0\(15 downto 0) => \out_val_data_r_reg[15]\(15 downto 0),
      \out_val_data_r_reg[15]_1\(0) => out_val_valid_nxt_c,
      prev_products_new_r => prev_products_new_r,
      start_fir_filtration => start_fir_filtration,
      update_x_sum_of_squares => update_x_sum_of_squares,
      \x_fifo_data[0]_27\(15 downto 0) => \x_fifo_data[0]_27\(15 downto 0),
      x_sum_of_squares_valid => x_sum_of_squares_valid,
      y_as_out => y_as_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_top is
  port (
    bram_rddata_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_type_res_stage_out_valid_r_reg : out STD_LOGIC;
    in_type_res_stage_out_valid_r_reg_0 : out STD_LOGIC;
    in_type_res_stage_out_valid_r : out STD_LOGIC;
    \product_r_reg[15]\ : in STD_LOGIC;
    \product_r_reg[15]_i_8__0\ : in STD_LOGIC;
    \product_r_reg[15]_i_8__1\ : in STD_LOGIC;
    bram_addr_a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    bram_clk_a : in STD_LOGIC;
    bram_rst_a : in STD_LOGIC;
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_addr_b : in STD_LOGIC_VECTOR ( 9 downto 0 );
    bram_en_a : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_en_b : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_top is
  signal actual_input_bits : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adaptation_coef_valid : STD_LOGIC;
  signal adaptation_finished : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal curr_x_d_sample_addr_nxt_c : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d_buff_raddr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal d_buff_rdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal d_buff_re : STD_LOGIC;
  signal d_sample : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fifo_raddr_r : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal fifo_read_samples_cnt_r : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal filter_output_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal filter_output_valid : STD_LOGIC;
  signal \h_adapted_data[0]_38\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_adapted_data[1]_37\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_adapted_data[2]_36\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_adapted_data[3]_35\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal h_adapted_valid : STD_LOGIC;
  signal h_buff_final_waddr_c : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal h_buff_final_we_c : STD_LOGIC;
  signal h_buff_raddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal h_buff_raddr_nxt_c : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \h_buff_rdata[0]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_rdata[1]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_rdata[2]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_rdata[3]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal h_buff_re : STD_LOGIC;
  signal h_buff_system_waddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \h_buff_system_wdata[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_system_wdata[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_system_wdata[2]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_buff_system_wdata[3]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal h_buff_system_we : STD_LOGIC;
  signal h_buff_waddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal h_coefs_blocks : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \h_fetched_data[0]_22\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \h_fetched_data[1]_21\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \h_fetched_data[2]_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_fetched_data[3]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal h_fetched_valid : STD_LOGIC;
  signal main_flow_fsm_sate_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_nxt_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \multipliers_INST/MUL_N_GEN[2].mul_n/b_sign_nxt_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \multipliers_INST/MUL_N_GEN[3].mul_n/a_sign_nxt_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_nxt_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \multipliers_INST/adaptation_coef_r\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \multipliers_INST/adaptation_coef_valid_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_0/a_sign_nxt_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \multipliers_INST/mul_0/b_sign_nxt_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \multipliers_INST/mul_0_a_fract_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_0_a_r\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \multipliers_INST/mul_0_a_u2_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_0_a_u2_r\ : STD_LOGIC;
  signal \multipliers_INST/mul_0_b_fract_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_0_b_r\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \multipliers_INST/mul_0_b_u2_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_0_b_u2_r\ : STD_LOGIC;
  signal \multipliers_INST/mul_1/a_sign_nxt_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \multipliers_INST/mul_1/b_sign_nxt_c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \multipliers_INST/mul_1_a_fract_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_1_a_nxt_c\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \multipliers_INST/mul_1_a_r\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \multipliers_INST/mul_1_a_u2_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_1_a_u2_r\ : STD_LOGIC;
  signal \multipliers_INST/mul_1_b_fract_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_1_b_nxt_c\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \multipliers_INST/mul_1_b_r\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \multipliers_INST/mul_1_b_u2_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_1_b_u2_r\ : STD_LOGIC;
  signal \multipliers_INST/mul_1_new_product_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_n_a_fract_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_n_a_nxt_c\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \multipliers_INST/mul_n_a_u2_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_n_a_u2_r\ : STD_LOGIC;
  signal \multipliers_INST/mul_n_b_nxt_c\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \multipliers_INST/mul_n_b_u2_r\ : STD_LOGIC;
  signal \multipliers_INST/mul_n_input_data_valid_nxt_c\ : STD_LOGIC;
  signal \multipliers_INST/mul_n_new_product_c\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \multipliers_INST/muls_fsm_state_nxt_c\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \multipliers_INST/stop_feeding_muls_r\ : STD_LOGIC;
  signal nlms_datapath_INST_n_108 : STD_LOGIC;
  signal nlms_datapath_INST_n_109 : STD_LOGIC;
  signal nlms_datapath_INST_n_121 : STD_LOGIC;
  signal nlms_datapath_INST_n_122 : STD_LOGIC;
  signal nlms_datapath_INST_n_134 : STD_LOGIC;
  signal nlms_datapath_INST_n_135 : STD_LOGIC;
  signal nlms_datapath_INST_n_137 : STD_LOGIC;
  signal nlms_datapath_INST_n_202 : STD_LOGIC;
  signal nlms_datapath_INST_n_203 : STD_LOGIC;
  signal nlms_datapath_INST_n_32 : STD_LOGIC;
  signal nlms_datapath_INST_n_33 : STD_LOGIC;
  signal nlms_datapath_INST_n_34 : STD_LOGIC;
  signal nlms_datapath_INST_n_35 : STD_LOGIC;
  signal nlms_datapath_INST_n_36 : STD_LOGIC;
  signal nlms_datapath_INST_n_37 : STD_LOGIC;
  signal nlms_datapath_INST_n_38 : STD_LOGIC;
  signal nlms_datapath_INST_n_39 : STD_LOGIC;
  signal nlms_datapath_INST_n_40 : STD_LOGIC;
  signal nlms_datapath_INST_n_41 : STD_LOGIC;
  signal nlms_datapath_INST_n_42 : STD_LOGIC;
  signal nlms_datapath_INST_n_43 : STD_LOGIC;
  signal nlms_datapath_INST_n_44 : STD_LOGIC;
  signal nlms_datapath_INST_n_45 : STD_LOGIC;
  signal nlms_datapath_INST_n_46 : STD_LOGIC;
  signal nlms_datapath_INST_n_47 : STD_LOGIC;
  signal nlms_datapath_INST_n_48 : STD_LOGIC;
  signal nlms_datapath_INST_n_49 : STD_LOGIC;
  signal nlms_datapath_INST_n_50 : STD_LOGIC;
  signal nlms_datapath_INST_n_51 : STD_LOGIC;
  signal nlms_datapath_INST_n_52 : STD_LOGIC;
  signal nlms_datapath_INST_n_53 : STD_LOGIC;
  signal nlms_datapath_INST_n_54 : STD_LOGIC;
  signal nlms_datapath_INST_n_55 : STD_LOGIC;
  signal nlms_datapath_INST_n_56 : STD_LOGIC;
  signal nlms_datapath_INST_n_57 : STD_LOGIC;
  signal nlms_datapath_INST_n_58 : STD_LOGIC;
  signal nlms_datapath_INST_n_59 : STD_LOGIC;
  signal nlms_datapath_INST_n_60 : STD_LOGIC;
  signal nlms_datapath_INST_n_61 : STD_LOGIC;
  signal nlms_datapath_INST_n_62 : STD_LOGIC;
  signal nlms_datapath_INST_n_63 : STD_LOGIC;
  signal nlms_datapath_INST_n_64 : STD_LOGIC;
  signal nlms_datapath_INST_n_65 : STD_LOGIC;
  signal nlms_datapath_INST_n_66 : STD_LOGIC;
  signal nlms_datapath_INST_n_67 : STD_LOGIC;
  signal nlms_datapath_INST_n_68 : STD_LOGIC;
  signal nlms_datapath_INST_n_69 : STD_LOGIC;
  signal nlms_datapath_INST_n_70 : STD_LOGIC;
  signal nlms_datapath_INST_n_71 : STD_LOGIC;
  signal nlms_datapath_INST_n_72 : STD_LOGIC;
  signal nlms_datapath_INST_n_73 : STD_LOGIC;
  signal nlms_datapath_INST_n_74 : STD_LOGIC;
  signal nlms_datapath_INST_n_75 : STD_LOGIC;
  signal nlms_datapath_INST_n_76 : STD_LOGIC;
  signal nlms_datapath_INST_n_77 : STD_LOGIC;
  signal nlms_datapath_INST_n_78 : STD_LOGIC;
  signal nlms_datapath_INST_n_79 : STD_LOGIC;
  signal nlms_datapath_INST_n_80 : STD_LOGIC;
  signal nlms_datapath_INST_n_81 : STD_LOGIC;
  signal nlms_datapath_INST_n_82 : STD_LOGIC;
  signal nlms_datapath_INST_n_83 : STD_LOGIC;
  signal nlms_datapath_INST_n_95 : STD_LOGIC;
  signal nlms_datapath_INST_n_96 : STD_LOGIC;
  signal nlms_flow_control_INST_n_115 : STD_LOGIC;
  signal nlms_flow_control_INST_n_116 : STD_LOGIC;
  signal nlms_flow_control_INST_n_117 : STD_LOGIC;
  signal nlms_flow_control_INST_n_118 : STD_LOGIC;
  signal nlms_flow_control_INST_n_12 : STD_LOGIC;
  signal nlms_flow_control_INST_n_18 : STD_LOGIC;
  signal nlms_flow_control_INST_n_24 : STD_LOGIC;
  signal nlms_flow_control_INST_n_57 : STD_LOGIC;
  signal nlms_flow_control_INST_n_58 : STD_LOGIC;
  signal nlms_flow_control_INST_n_59 : STD_LOGIC;
  signal nlms_flow_control_INST_n_60 : STD_LOGIC;
  signal nlms_flow_control_INST_n_61 : STD_LOGIC;
  signal nlms_flow_control_INST_n_62 : STD_LOGIC;
  signal nlms_flow_control_INST_n_63 : STD_LOGIC;
  signal nlms_flow_control_INST_n_64 : STD_LOGIC;
  signal nlms_flow_control_INST_n_65 : STD_LOGIC;
  signal nlms_flow_control_INST_n_66 : STD_LOGIC;
  signal nlms_flow_control_INST_n_67 : STD_LOGIC;
  signal nlms_flow_control_INST_n_68 : STD_LOGIC;
  signal nlms_flow_control_INST_n_69 : STD_LOGIC;
  signal nlms_flow_control_INST_n_70 : STD_LOGIC;
  signal nlms_flow_control_INST_n_71 : STD_LOGIC;
  signal nlms_flow_control_INST_n_72 : STD_LOGIC;
  signal nlms_flow_control_INST_n_73 : STD_LOGIC;
  signal nlms_flow_control_INST_n_74 : STD_LOGIC;
  signal nlms_flow_control_INST_n_75 : STD_LOGIC;
  signal nlms_flow_control_INST_n_76 : STD_LOGIC;
  signal nlms_flow_control_INST_n_77 : STD_LOGIC;
  signal nlms_flow_control_INST_n_78 : STD_LOGIC;
  signal nlms_flow_control_INST_n_79 : STD_LOGIC;
  signal nlms_flow_control_INST_n_80 : STD_LOGIC;
  signal nlms_flow_control_INST_n_81 : STD_LOGIC;
  signal nlms_flow_control_INST_n_82 : STD_LOGIC;
  signal nlms_flow_control_INST_n_83 : STD_LOGIC;
  signal nlms_flow_control_INST_n_84 : STD_LOGIC;
  signal nlms_flow_control_INST_n_85 : STD_LOGIC;
  signal nlms_flow_control_INST_n_86 : STD_LOGIC;
  signal nlms_flow_control_INST_n_87 : STD_LOGIC;
  signal nlms_flow_control_INST_n_88 : STD_LOGIC;
  signal \nlms_h_fetch_manager_INST/continue_fetching_c__1\ : STD_LOGIC;
  signal \nlms_h_fetch_manager_INST/filter_adaptation_r\ : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_136 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_137 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_138 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_139 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_156 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_157 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_158 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_159 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_176 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_177 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_178 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_179 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_195 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_196 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_197 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_198 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_246 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_263 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_264 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_265 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_266 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_267 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_268 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_269 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_270 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_271 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_272 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_273 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_274 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_275 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_276 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_277 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_279 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_280 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_281 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_282 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_283 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_284 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_285 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_286 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_287 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_288 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_289 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_290 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_291 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_292 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_293 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_294 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_295 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_296 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_297 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_298 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_299 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_300 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_301 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_302 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_303 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_304 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_305 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_306 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_307 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_308 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_309 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_31 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_310 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_311 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_312 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_313 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_314 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_315 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_316 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_317 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_318 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_319 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_320 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_321 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_322 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_323 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_324 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_325 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_326 : STD_LOGIC;
  signal nlms_int_buff_control_INST_n_39 : STD_LOGIC;
  signal nlms_system_write_INST_n_100 : STD_LOGIC;
  signal nlms_system_write_INST_n_101 : STD_LOGIC;
  signal nlms_system_write_INST_n_102 : STD_LOGIC;
  signal nlms_system_write_INST_n_103 : STD_LOGIC;
  signal nlms_system_write_INST_n_105 : STD_LOGIC;
  signal nlms_system_write_INST_n_106 : STD_LOGIC;
  signal nlms_system_write_INST_n_107 : STD_LOGIC;
  signal nlms_system_write_INST_n_108 : STD_LOGIC;
  signal nlms_system_write_INST_n_109 : STD_LOGIC;
  signal nlms_system_write_INST_n_110 : STD_LOGIC;
  signal nlms_system_write_INST_n_111 : STD_LOGIC;
  signal nlms_system_write_INST_n_112 : STD_LOGIC;
  signal nlms_system_write_INST_n_113 : STD_LOGIC;
  signal nlms_system_write_INST_n_115 : STD_LOGIC;
  signal nlms_system_write_INST_n_116 : STD_LOGIC;
  signal nlms_system_write_INST_n_117 : STD_LOGIC;
  signal nlms_system_write_INST_n_118 : STD_LOGIC;
  signal nlms_system_write_INST_n_119 : STD_LOGIC;
  signal nlms_system_write_INST_n_120 : STD_LOGIC;
  signal nlms_system_write_INST_n_121 : STD_LOGIC;
  signal nlms_system_write_INST_n_122 : STD_LOGIC;
  signal nlms_system_write_INST_n_123 : STD_LOGIC;
  signal nlms_system_write_INST_n_125 : STD_LOGIC;
  signal nlms_system_write_INST_n_126 : STD_LOGIC;
  signal nlms_system_write_INST_n_127 : STD_LOGIC;
  signal nlms_system_write_INST_n_128 : STD_LOGIC;
  signal nlms_system_write_INST_n_129 : STD_LOGIC;
  signal nlms_system_write_INST_n_130 : STD_LOGIC;
  signal nlms_system_write_INST_n_131 : STD_LOGIC;
  signal nlms_system_write_INST_n_132 : STD_LOGIC;
  signal nlms_system_write_INST_n_133 : STD_LOGIC;
  signal nlms_system_write_INST_n_17 : STD_LOGIC;
  signal nlms_system_write_INST_n_18 : STD_LOGIC;
  signal nlms_system_write_INST_n_20 : STD_LOGIC;
  signal nlms_system_write_INST_n_21 : STD_LOGIC;
  signal nlms_system_write_INST_n_23 : STD_LOGIC;
  signal nlms_system_write_INST_n_36 : STD_LOGIC;
  signal nlms_system_write_INST_n_37 : STD_LOGIC;
  signal nlms_system_write_INST_n_38 : STD_LOGIC;
  signal nlms_system_write_INST_n_39 : STD_LOGIC;
  signal nlms_system_write_INST_n_41 : STD_LOGIC;
  signal nlms_system_write_INST_n_45 : STD_LOGIC;
  signal nlms_system_write_INST_n_46 : STD_LOGIC;
  signal nlms_system_write_INST_n_47 : STD_LOGIC;
  signal nlms_system_write_INST_n_48 : STD_LOGIC;
  signal nlms_system_write_INST_n_49 : STD_LOGIC;
  signal nlms_system_write_INST_n_50 : STD_LOGIC;
  signal nlms_system_write_INST_n_51 : STD_LOGIC;
  signal nlms_system_write_INST_n_52 : STD_LOGIC;
  signal nlms_system_write_INST_n_53 : STD_LOGIC;
  signal nlms_system_write_INST_n_54 : STD_LOGIC;
  signal nlms_system_write_INST_n_55 : STD_LOGIC;
  signal nlms_system_write_INST_n_56 : STD_LOGIC;
  signal nlms_system_write_INST_n_57 : STD_LOGIC;
  signal nlms_system_write_INST_n_58 : STD_LOGIC;
  signal nlms_system_write_INST_n_59 : STD_LOGIC;
  signal nlms_system_write_INST_n_60 : STD_LOGIC;
  signal nlms_system_write_INST_n_61 : STD_LOGIC;
  signal nlms_system_write_INST_n_62 : STD_LOGIC;
  signal nlms_system_write_INST_n_63 : STD_LOGIC;
  signal nlms_system_write_INST_n_65 : STD_LOGIC;
  signal nlms_system_write_INST_n_66 : STD_LOGIC;
  signal nlms_system_write_INST_n_67 : STD_LOGIC;
  signal nlms_system_write_INST_n_68 : STD_LOGIC;
  signal nlms_system_write_INST_n_69 : STD_LOGIC;
  signal nlms_system_write_INST_n_70 : STD_LOGIC;
  signal nlms_system_write_INST_n_71 : STD_LOGIC;
  signal nlms_system_write_INST_n_72 : STD_LOGIC;
  signal nlms_system_write_INST_n_73 : STD_LOGIC;
  signal nlms_system_write_INST_n_75 : STD_LOGIC;
  signal nlms_system_write_INST_n_76 : STD_LOGIC;
  signal nlms_system_write_INST_n_77 : STD_LOGIC;
  signal nlms_system_write_INST_n_78 : STD_LOGIC;
  signal nlms_system_write_INST_n_79 : STD_LOGIC;
  signal nlms_system_write_INST_n_80 : STD_LOGIC;
  signal nlms_system_write_INST_n_81 : STD_LOGIC;
  signal nlms_system_write_INST_n_82 : STD_LOGIC;
  signal nlms_system_write_INST_n_83 : STD_LOGIC;
  signal nlms_system_write_INST_n_85 : STD_LOGIC;
  signal nlms_system_write_INST_n_86 : STD_LOGIC;
  signal nlms_system_write_INST_n_87 : STD_LOGIC;
  signal nlms_system_write_INST_n_88 : STD_LOGIC;
  signal nlms_system_write_INST_n_89 : STD_LOGIC;
  signal nlms_system_write_INST_n_90 : STD_LOGIC;
  signal nlms_system_write_INST_n_91 : STD_LOGIC;
  signal nlms_system_write_INST_n_92 : STD_LOGIC;
  signal nlms_system_write_INST_n_93 : STD_LOGIC;
  signal nlms_system_write_INST_n_95 : STD_LOGIC;
  signal nlms_system_write_INST_n_96 : STD_LOGIC;
  signal nlms_system_write_INST_n_97 : STD_LOGIC;
  signal nlms_system_write_INST_n_98 : STD_LOGIC;
  signal nlms_system_write_INST_n_99 : STD_LOGIC;
  signal operation : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_buff_manager_INST/out_buff_waddr_en_c\ : STD_LOGIC;
  signal out_buff_rdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_buff_waddr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal out_buff_waddr_nxt_c : STD_LOGIC_VECTOR ( 0 to 0 );
  signal out_buff_wdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_buff_we : STD_LOGIC;
  signal out_written : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal performed_iters_en_c : STD_LOGIC;
  signal performed_iters_r_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \prev_rdata_r_reg[0]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \products_data[0]_33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \products_data[1]_34\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \products_data[2]_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \products_data[3]_32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_out_ptr : STD_LOGIC;
  signal \sorted_data_c__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start : STD_LOGIC;
  signal start_filter_adaptation : STD_LOGIC;
  signal start_fir_filtration : STD_LOGIC;
  signal update_x_sum_of_squares : STD_LOGIC;
  signal written_blocks_cnt_nxt_c : STD_LOGIC_VECTOR ( 0 to 0 );
  signal x_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_buff_rdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_count : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \x_fifo_buff_INST/x_0_addr_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \x_fifo_buff_INST/x_fifo_last_read_c\ : STD_LOGIC;
  signal x_fifo_buff_final_waddr_c : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal x_fifo_buff_final_we_c : STD_LOGIC;
  signal x_fifo_buff_raddr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \x_fifo_buff_rdata[0]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_fifo_buff_rdata[1]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_fifo_buff_rdata[2]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_fifo_buff_rdata[3]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_fifo_buff_re : STD_LOGIC;
  signal x_fifo_buff_waddr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \x_fifo_data[0]_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_fifo_data[1]_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_fifo_data[2]_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_fifo_data[3]_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_fifo_get_new_x_d_samples : STD_LOGIC;
  signal x_fifo_last : STD_LOGIC;
  signal x_fifo_samples_ready : STD_LOGIC;
  signal x_fifo_start_outputting_data : STD_LOGIC;
  signal x_fifo_valid : STD_LOGIC;
  signal x_fract : STD_LOGIC;
  signal x_samples_u2 : STD_LOGIC;
  signal x_sum_of_squares_valid : STD_LOGIC;
  signal x_thrown_away : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_thrown_away_nxt_c : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_as_out : STD_LOGIC;
begin
nlms_datapath_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_datapath
     port map (
      D(0) => \multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_nxt_c\(0),
      E(0) => filter_output_valid,
      \FSM_onehot_muls_fsm_state_r_reg[0]\ => nlms_flow_control_INST_n_115,
      \FSM_onehot_muls_fsm_state_r_reg[1]\ => nlms_datapath_INST_n_137,
      \FSM_onehot_muls_fsm_state_r_reg[1]_0\ => nlms_flow_control_INST_n_116,
      \FSM_onehot_muls_fsm_state_r_reg[2]\ => nlms_flow_control_INST_n_117,
      \FSM_onehot_muls_fsm_state_r_reg[3]\ => nlms_flow_control_INST_n_118,
      \FSM_onehot_muls_fsm_state_r_reg[4]\ => nlms_datapath_INST_n_202,
      Q(15 downto 0) => \products_data[0]_33\(15 downto 0),
      S(3) => nlms_int_buff_control_INST_n_279,
      S(2) => nlms_int_buff_control_INST_n_280,
      S(1) => nlms_int_buff_control_INST_n_281,
      S(0) => nlms_int_buff_control_INST_n_282,
      \a_sign_r_reg[0]\(0) => \multipliers_INST/MUL_N_GEN[3].mul_n/a_sign_nxt_c\(0),
      \a_sign_r_reg[0]_0\(0) => \multipliers_INST/mul_0/a_sign_nxt_c\(0),
      \a_sign_r_reg[0]_1\(0) => \multipliers_INST/mul_1/a_sign_nxt_c\(0),
      \a_sign_r_reg[10]\ => nlms_system_write_INST_n_58,
      \a_sign_r_reg[10]_0\ => nlms_system_write_INST_n_78,
      \a_sign_r_reg[10]_1\ => nlms_system_write_INST_n_98,
      \a_sign_r_reg[10]_2\ => nlms_system_write_INST_n_118,
      \a_sign_r_reg[12]\ => nlms_system_write_INST_n_57,
      \a_sign_r_reg[12]_0\ => nlms_system_write_INST_n_77,
      \a_sign_r_reg[12]_1\ => nlms_system_write_INST_n_97,
      \a_sign_r_reg[12]_2\ => nlms_system_write_INST_n_117,
      \a_sign_r_reg[13]\ => nlms_system_write_INST_n_56,
      \a_sign_r_reg[13]_0\ => nlms_system_write_INST_n_76,
      \a_sign_r_reg[13]_1\ => nlms_system_write_INST_n_96,
      \a_sign_r_reg[13]_2\ => nlms_system_write_INST_n_116,
      \a_sign_r_reg[14]\ => nlms_system_write_INST_n_55,
      \a_sign_r_reg[14]_0\ => nlms_system_write_INST_n_75,
      \a_sign_r_reg[14]_1\ => nlms_system_write_INST_n_95,
      \a_sign_r_reg[14]_2\ => nlms_system_write_INST_n_115,
      \a_sign_r_reg[2]\ => nlms_system_write_INST_n_63,
      \a_sign_r_reg[2]_0\ => nlms_system_write_INST_n_83,
      \a_sign_r_reg[2]_1\ => nlms_system_write_INST_n_103,
      \a_sign_r_reg[2]_2\ => nlms_system_write_INST_n_123,
      \a_sign_r_reg[4]\ => nlms_system_write_INST_n_62,
      \a_sign_r_reg[4]_0\ => nlms_system_write_INST_n_82,
      \a_sign_r_reg[4]_1\ => nlms_system_write_INST_n_102,
      \a_sign_r_reg[4]_2\ => nlms_system_write_INST_n_122,
      \a_sign_r_reg[5]\ => nlms_system_write_INST_n_61,
      \a_sign_r_reg[5]_0\ => nlms_system_write_INST_n_81,
      \a_sign_r_reg[5]_1\ => nlms_system_write_INST_n_101,
      \a_sign_r_reg[5]_2\ => nlms_system_write_INST_n_121,
      \a_sign_r_reg[8]\ => nlms_system_write_INST_n_60,
      \a_sign_r_reg[8]_0\ => nlms_system_write_INST_n_80,
      \a_sign_r_reg[8]_1\ => nlms_system_write_INST_n_100,
      \a_sign_r_reg[8]_2\ => nlms_system_write_INST_n_120,
      \a_sign_r_reg[9]\ => nlms_system_write_INST_n_59,
      \a_sign_r_reg[9]_0\ => nlms_system_write_INST_n_79,
      \a_sign_r_reg[9]_1\ => nlms_system_write_INST_n_99,
      \a_sign_r_reg[9]_2\ => nlms_system_write_INST_n_119,
      act_input_bits(3 downto 0) => actual_input_bits(3 downto 0),
      \adaptation_coef_r_reg[15]\(15 downto 0) => \multipliers_INST/adaptation_coef_r\(15 downto 0),
      adaptation_coef_valid => adaptation_coef_valid,
      adaptation_coef_valid_nxt_c => \multipliers_INST/adaptation_coef_valid_nxt_c\,
      \b_sign_r_reg[0]\(0) => \multipliers_INST/MUL_N_GEN[2].mul_n/b_sign_nxt_c\(0),
      \b_sign_r_reg[0]_0\(0) => \multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_nxt_c\(0),
      \b_sign_r_reg[0]_1\(0) => \multipliers_INST/mul_0/b_sign_nxt_c\(0),
      \b_sign_r_reg[0]_2\(0) => \multipliers_INST/mul_1/b_sign_nxt_c\(0),
      \b_sign_r_reg[10]\ => nlms_system_write_INST_n_68,
      \b_sign_r_reg[10]_0\ => nlms_system_write_INST_n_88,
      \b_sign_r_reg[10]_1\ => nlms_system_write_INST_n_108,
      \b_sign_r_reg[10]_2\ => nlms_system_write_INST_n_128,
      \b_sign_r_reg[12]\ => nlms_system_write_INST_n_67,
      \b_sign_r_reg[12]_0\ => nlms_system_write_INST_n_87,
      \b_sign_r_reg[12]_1\ => nlms_system_write_INST_n_107,
      \b_sign_r_reg[12]_2\ => nlms_system_write_INST_n_127,
      \b_sign_r_reg[13]\ => nlms_system_write_INST_n_66,
      \b_sign_r_reg[13]_0\ => nlms_system_write_INST_n_86,
      \b_sign_r_reg[13]_1\ => nlms_system_write_INST_n_106,
      \b_sign_r_reg[13]_2\ => nlms_system_write_INST_n_126,
      \b_sign_r_reg[14]\ => nlms_system_write_INST_n_65,
      \b_sign_r_reg[14]_0\ => nlms_system_write_INST_n_85,
      \b_sign_r_reg[14]_1\ => nlms_system_write_INST_n_105,
      \b_sign_r_reg[14]_2\ => nlms_system_write_INST_n_125,
      \b_sign_r_reg[2]\ => nlms_system_write_INST_n_73,
      \b_sign_r_reg[2]_0\ => nlms_system_write_INST_n_93,
      \b_sign_r_reg[2]_1\ => nlms_system_write_INST_n_113,
      \b_sign_r_reg[2]_2\ => nlms_system_write_INST_n_133,
      \b_sign_r_reg[4]\ => nlms_system_write_INST_n_72,
      \b_sign_r_reg[4]_0\ => nlms_system_write_INST_n_92,
      \b_sign_r_reg[4]_1\ => nlms_system_write_INST_n_112,
      \b_sign_r_reg[4]_2\ => nlms_system_write_INST_n_132,
      \b_sign_r_reg[5]\ => nlms_system_write_INST_n_71,
      \b_sign_r_reg[5]_0\ => nlms_system_write_INST_n_91,
      \b_sign_r_reg[5]_1\ => nlms_system_write_INST_n_111,
      \b_sign_r_reg[5]_2\ => nlms_system_write_INST_n_131,
      \b_sign_r_reg[8]\ => nlms_system_write_INST_n_70,
      \b_sign_r_reg[8]_0\ => nlms_system_write_INST_n_90,
      \b_sign_r_reg[8]_1\ => nlms_system_write_INST_n_110,
      \b_sign_r_reg[8]_2\ => nlms_system_write_INST_n_130,
      \b_sign_r_reg[9]\ => nlms_system_write_INST_n_69,
      \b_sign_r_reg[9]_0\ => nlms_system_write_INST_n_89,
      \b_sign_r_reg[9]_1\ => nlms_system_write_INST_n_109,
      \b_sign_r_reg[9]_2\ => nlms_system_write_INST_n_129,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      \continue_fetching_c__1\ => \nlms_h_fetch_manager_INST/continue_fetching_c__1\,
      \err_r_reg[15]\(15 downto 0) => d_sample(15 downto 0),
      \err_r_reg[3]\ => nlms_flow_control_INST_n_24,
      filter_adaptation_r => \nlms_h_fetch_manager_INST/filter_adaptation_r\,
      \h_adapted_data_r_reg[0][11]\(3) => nlms_int_buff_control_INST_n_323,
      \h_adapted_data_r_reg[0][11]\(2) => nlms_int_buff_control_INST_n_324,
      \h_adapted_data_r_reg[0][11]\(1) => nlms_int_buff_control_INST_n_325,
      \h_adapted_data_r_reg[0][11]\(0) => nlms_int_buff_control_INST_n_326,
      \h_adapted_data_r_reg[0][15]\(15 downto 0) => \h_adapted_data[0]_38\(15 downto 0),
      \h_adapted_data_r_reg[0][15]_0\(14 downto 0) => \h_fetched_data[0]_22\(14 downto 0),
      \h_adapted_data_r_reg[0][15]_1\(3) => nlms_int_buff_control_INST_n_195,
      \h_adapted_data_r_reg[0][15]_1\(2) => nlms_int_buff_control_INST_n_196,
      \h_adapted_data_r_reg[0][15]_1\(1) => nlms_int_buff_control_INST_n_197,
      \h_adapted_data_r_reg[0][15]_1\(0) => nlms_int_buff_control_INST_n_198,
      \h_adapted_data_r_reg[0][3]\(3) => nlms_int_buff_control_INST_n_315,
      \h_adapted_data_r_reg[0][3]\(2) => nlms_int_buff_control_INST_n_316,
      \h_adapted_data_r_reg[0][3]\(1) => nlms_int_buff_control_INST_n_317,
      \h_adapted_data_r_reg[0][3]\(0) => nlms_int_buff_control_INST_n_318,
      \h_adapted_data_r_reg[0][7]\(3) => nlms_int_buff_control_INST_n_319,
      \h_adapted_data_r_reg[0][7]\(2) => nlms_int_buff_control_INST_n_320,
      \h_adapted_data_r_reg[0][7]\(1) => nlms_int_buff_control_INST_n_321,
      \h_adapted_data_r_reg[0][7]\(0) => nlms_int_buff_control_INST_n_322,
      \h_adapted_data_r_reg[1][11]\(3) => nlms_int_buff_control_INST_n_311,
      \h_adapted_data_r_reg[1][11]\(2) => nlms_int_buff_control_INST_n_312,
      \h_adapted_data_r_reg[1][11]\(1) => nlms_int_buff_control_INST_n_313,
      \h_adapted_data_r_reg[1][11]\(0) => nlms_int_buff_control_INST_n_314,
      \h_adapted_data_r_reg[1][15]\(15 downto 0) => \h_adapted_data[1]_37\(15 downto 0),
      \h_adapted_data_r_reg[1][15]_0\(14 downto 0) => \h_fetched_data[1]_21\(14 downto 0),
      \h_adapted_data_r_reg[1][15]_1\(3) => nlms_int_buff_control_INST_n_176,
      \h_adapted_data_r_reg[1][15]_1\(2) => nlms_int_buff_control_INST_n_177,
      \h_adapted_data_r_reg[1][15]_1\(1) => nlms_int_buff_control_INST_n_178,
      \h_adapted_data_r_reg[1][15]_1\(0) => nlms_int_buff_control_INST_n_179,
      \h_adapted_data_r_reg[1][3]\(3) => nlms_int_buff_control_INST_n_303,
      \h_adapted_data_r_reg[1][3]\(2) => nlms_int_buff_control_INST_n_304,
      \h_adapted_data_r_reg[1][3]\(1) => nlms_int_buff_control_INST_n_305,
      \h_adapted_data_r_reg[1][3]\(0) => nlms_int_buff_control_INST_n_306,
      \h_adapted_data_r_reg[1][7]\(3) => nlms_int_buff_control_INST_n_307,
      \h_adapted_data_r_reg[1][7]\(2) => nlms_int_buff_control_INST_n_308,
      \h_adapted_data_r_reg[1][7]\(1) => nlms_int_buff_control_INST_n_309,
      \h_adapted_data_r_reg[1][7]\(0) => nlms_int_buff_control_INST_n_310,
      \h_adapted_data_r_reg[2][11]\(3) => nlms_int_buff_control_INST_n_299,
      \h_adapted_data_r_reg[2][11]\(2) => nlms_int_buff_control_INST_n_300,
      \h_adapted_data_r_reg[2][11]\(1) => nlms_int_buff_control_INST_n_301,
      \h_adapted_data_r_reg[2][11]\(0) => nlms_int_buff_control_INST_n_302,
      \h_adapted_data_r_reg[2][15]\(15 downto 0) => \h_adapted_data[2]_36\(15 downto 0),
      \h_adapted_data_r_reg[2][15]_0\(14 downto 0) => \h_fetched_data[2]_20\(14 downto 0),
      \h_adapted_data_r_reg[2][15]_1\(3) => nlms_int_buff_control_INST_n_156,
      \h_adapted_data_r_reg[2][15]_1\(2) => nlms_int_buff_control_INST_n_157,
      \h_adapted_data_r_reg[2][15]_1\(1) => nlms_int_buff_control_INST_n_158,
      \h_adapted_data_r_reg[2][15]_1\(0) => nlms_int_buff_control_INST_n_159,
      \h_adapted_data_r_reg[2][3]\(3) => nlms_int_buff_control_INST_n_291,
      \h_adapted_data_r_reg[2][3]\(2) => nlms_int_buff_control_INST_n_292,
      \h_adapted_data_r_reg[2][3]\(1) => nlms_int_buff_control_INST_n_293,
      \h_adapted_data_r_reg[2][3]\(0) => nlms_int_buff_control_INST_n_294,
      \h_adapted_data_r_reg[2][7]\(3) => nlms_int_buff_control_INST_n_295,
      \h_adapted_data_r_reg[2][7]\(2) => nlms_int_buff_control_INST_n_296,
      \h_adapted_data_r_reg[2][7]\(1) => nlms_int_buff_control_INST_n_297,
      \h_adapted_data_r_reg[2][7]\(0) => nlms_int_buff_control_INST_n_298,
      \h_adapted_data_r_reg[3][11]\(3) => nlms_int_buff_control_INST_n_287,
      \h_adapted_data_r_reg[3][11]\(2) => nlms_int_buff_control_INST_n_288,
      \h_adapted_data_r_reg[3][11]\(1) => nlms_int_buff_control_INST_n_289,
      \h_adapted_data_r_reg[3][11]\(0) => nlms_int_buff_control_INST_n_290,
      \h_adapted_data_r_reg[3][15]\(15 downto 0) => \h_adapted_data[3]_35\(15 downto 0),
      \h_adapted_data_r_reg[3][15]_0\(14 downto 0) => \h_fetched_data[3]_19\(14 downto 0),
      \h_adapted_data_r_reg[3][15]_1\(3) => nlms_int_buff_control_INST_n_136,
      \h_adapted_data_r_reg[3][15]_1\(2) => nlms_int_buff_control_INST_n_137,
      \h_adapted_data_r_reg[3][15]_1\(1) => nlms_int_buff_control_INST_n_138,
      \h_adapted_data_r_reg[3][15]_1\(0) => nlms_int_buff_control_INST_n_139,
      \h_adapted_data_r_reg[3][7]\(3) => nlms_int_buff_control_INST_n_283,
      \h_adapted_data_r_reg[3][7]\(2) => nlms_int_buff_control_INST_n_284,
      \h_adapted_data_r_reg[3][7]\(1) => nlms_int_buff_control_INST_n_285,
      \h_adapted_data_r_reg[3][7]\(0) => nlms_int_buff_control_INST_n_286,
      h_adapted_valid_r_reg(0) => h_adapted_valid,
      h_fetched_valid => h_fetched_valid,
      in_type_res_stage_out_valid_r_reg => in_type_res_stage_out_valid_r,
      in_type_res_stage_out_valid_r_reg_0 => in_type_res_stage_out_valid_r_reg,
      in_type_res_stage_out_valid_r_reg_1 => in_type_res_stage_out_valid_r_reg_0,
      mul_0_a_fract_nxt_c => \multipliers_INST/mul_0_a_fract_nxt_c\,
      \mul_0_a_r_reg[11]\ => nlms_datapath_INST_n_95,
      \mul_0_a_r_reg[13]\ => nlms_datapath_INST_n_96,
      \mul_0_a_r_reg[14]\(10 downto 8) => \multipliers_INST/mul_0_a_r\(14 downto 12),
      \mul_0_a_r_reg[14]\(7 downto 5) => \multipliers_INST/mul_0_a_r\(10 downto 8),
      \mul_0_a_r_reg[14]\(4 downto 3) => \multipliers_INST/mul_0_a_r\(5 downto 4),
      \mul_0_a_r_reg[14]\(2 downto 0) => \multipliers_INST/mul_0_a_r\(2 downto 0),
      \mul_0_a_r_reg[15]\(15 downto 0) => x_thrown_away(15 downto 0),
      mul_0_a_u2_nxt_c => \multipliers_INST/mul_0_a_u2_nxt_c\,
      mul_0_a_u2_r => \multipliers_INST/mul_0_a_u2_r\,
      mul_0_b_fract_nxt_c => \multipliers_INST/mul_0_b_fract_nxt_c\,
      \mul_0_b_r_reg[0]\ => nlms_int_buff_control_INST_n_246,
      \mul_0_b_r_reg[10]\ => nlms_int_buff_control_INST_n_272,
      \mul_0_b_r_reg[11]\ => nlms_datapath_INST_n_108,
      \mul_0_b_r_reg[11]_0\ => nlms_int_buff_control_INST_n_273,
      \mul_0_b_r_reg[12]\ => nlms_int_buff_control_INST_n_274,
      \mul_0_b_r_reg[13]\ => nlms_datapath_INST_n_109,
      \mul_0_b_r_reg[13]_0\ => nlms_int_buff_control_INST_n_275,
      \mul_0_b_r_reg[14]\(10 downto 8) => \multipliers_INST/mul_0_b_r\(14 downto 12),
      \mul_0_b_r_reg[14]\(7 downto 5) => \multipliers_INST/mul_0_b_r\(10 downto 8),
      \mul_0_b_r_reg[14]\(4 downto 3) => \multipliers_INST/mul_0_b_r\(5 downto 4),
      \mul_0_b_r_reg[14]\(2 downto 0) => \multipliers_INST/mul_0_b_r\(2 downto 0),
      \mul_0_b_r_reg[14]_0\ => nlms_int_buff_control_INST_n_276,
      \mul_0_b_r_reg[15]\ => nlms_int_buff_control_INST_n_277,
      \mul_0_b_r_reg[1]\ => nlms_int_buff_control_INST_n_263,
      \mul_0_b_r_reg[2]\ => nlms_int_buff_control_INST_n_264,
      \mul_0_b_r_reg[3]\ => nlms_int_buff_control_INST_n_265,
      \mul_0_b_r_reg[4]\ => nlms_int_buff_control_INST_n_266,
      \mul_0_b_r_reg[5]\ => nlms_int_buff_control_INST_n_267,
      \mul_0_b_r_reg[6]\ => nlms_int_buff_control_INST_n_268,
      \mul_0_b_r_reg[7]\ => nlms_int_buff_control_INST_n_269,
      \mul_0_b_r_reg[8]\ => nlms_int_buff_control_INST_n_270,
      \mul_0_b_r_reg[9]\ => nlms_int_buff_control_INST_n_271,
      mul_0_b_u2_nxt_c => \multipliers_INST/mul_0_b_u2_nxt_c\,
      mul_0_b_u2_r => \multipliers_INST/mul_0_b_u2_r\,
      mul_1_a_fract_nxt_c => \multipliers_INST/mul_1_a_fract_nxt_c\,
      mul_1_a_nxt_c(15 downto 0) => \multipliers_INST/mul_1_a_nxt_c\(15 downto 0),
      \mul_1_a_r_reg[11]\ => nlms_datapath_INST_n_121,
      \mul_1_a_r_reg[13]\ => nlms_datapath_INST_n_122,
      \mul_1_a_r_reg[14]\(10 downto 8) => \multipliers_INST/mul_1_a_r\(14 downto 12),
      \mul_1_a_r_reg[14]\(7 downto 5) => \multipliers_INST/mul_1_a_r\(10 downto 8),
      \mul_1_a_r_reg[14]\(4 downto 3) => \multipliers_INST/mul_1_a_r\(5 downto 4),
      \mul_1_a_r_reg[14]\(2 downto 0) => \multipliers_INST/mul_1_a_r\(2 downto 0),
      mul_1_a_u2_nxt_c => \multipliers_INST/mul_1_a_u2_nxt_c\,
      mul_1_a_u2_r => \multipliers_INST/mul_1_a_u2_r\,
      mul_1_b_fract_nxt_c => \multipliers_INST/mul_1_b_fract_nxt_c\,
      mul_1_b_nxt_c(15 downto 0) => \multipliers_INST/mul_1_b_nxt_c\(15 downto 0),
      \mul_1_b_r_reg[11]\ => nlms_datapath_INST_n_134,
      \mul_1_b_r_reg[13]\ => nlms_datapath_INST_n_135,
      \mul_1_b_r_reg[14]\(10 downto 8) => \multipliers_INST/mul_1_b_r\(14 downto 12),
      \mul_1_b_r_reg[14]\(7 downto 5) => \multipliers_INST/mul_1_b_r\(10 downto 8),
      \mul_1_b_r_reg[14]\(4 downto 3) => \multipliers_INST/mul_1_b_r\(5 downto 4),
      \mul_1_b_r_reg[14]\(2 downto 0) => \multipliers_INST/mul_1_b_r\(2 downto 0),
      mul_1_b_u2_nxt_c => \multipliers_INST/mul_1_b_u2_nxt_c\,
      mul_1_b_u2_r => \multipliers_INST/mul_1_b_u2_r\,
      mul_1_new_product_c => \multipliers_INST/mul_1_new_product_c\,
      mul_n_a_fract_nxt_c => \multipliers_INST/mul_n_a_fract_nxt_c\,
      mul_n_a_nxt_c(15 downto 0) => \multipliers_INST/mul_n_a_nxt_c\(15 downto 0),
      \mul_n_a_r_reg[0][0]\ => nlms_datapath_INST_n_44,
      \mul_n_a_r_reg[0][10]\ => nlms_datapath_INST_n_37,
      \mul_n_a_r_reg[0][11]\ => nlms_datapath_INST_n_32,
      \mul_n_a_r_reg[0][12]\ => nlms_datapath_INST_n_35,
      \mul_n_a_r_reg[0][13]\ => nlms_datapath_INST_n_34,
      \mul_n_a_r_reg[0][13]_0\ => nlms_datapath_INST_n_36,
      \mul_n_a_r_reg[0][14]\ => nlms_datapath_INST_n_33,
      \mul_n_a_r_reg[0][1]\ => nlms_datapath_INST_n_43,
      \mul_n_a_r_reg[0][2]\ => nlms_datapath_INST_n_42,
      \mul_n_a_r_reg[0][4]\ => nlms_datapath_INST_n_41,
      \mul_n_a_r_reg[0][5]\ => nlms_datapath_INST_n_40,
      \mul_n_a_r_reg[0][8]\ => nlms_datapath_INST_n_39,
      \mul_n_a_r_reg[0][9]\ => nlms_datapath_INST_n_38,
      \mul_n_a_r_reg[1][0]\ => nlms_datapath_INST_n_70,
      \mul_n_a_r_reg[1][0]_0\ => nlms_flow_control_INST_n_57,
      \mul_n_a_r_reg[1][10]\ => nlms_datapath_INST_n_63,
      \mul_n_a_r_reg[1][10]_0\ => nlms_flow_control_INST_n_67,
      \mul_n_a_r_reg[1][11]\ => nlms_datapath_INST_n_58,
      \mul_n_a_r_reg[1][11]_0\ => nlms_flow_control_INST_n_68,
      \mul_n_a_r_reg[1][12]\ => nlms_datapath_INST_n_61,
      \mul_n_a_r_reg[1][12]_0\ => nlms_flow_control_INST_n_69,
      \mul_n_a_r_reg[1][13]\ => nlms_datapath_INST_n_60,
      \mul_n_a_r_reg[1][13]_0\ => nlms_datapath_INST_n_62,
      \mul_n_a_r_reg[1][13]_1\ => nlms_flow_control_INST_n_70,
      \mul_n_a_r_reg[1][14]\ => nlms_datapath_INST_n_59,
      \mul_n_a_r_reg[1][14]_0\ => nlms_flow_control_INST_n_71,
      \mul_n_a_r_reg[1][15]\ => nlms_flow_control_INST_n_72,
      \mul_n_a_r_reg[1][1]\ => nlms_datapath_INST_n_69,
      \mul_n_a_r_reg[1][1]_0\ => nlms_flow_control_INST_n_58,
      \mul_n_a_r_reg[1][2]\ => nlms_datapath_INST_n_68,
      \mul_n_a_r_reg[1][2]_0\ => nlms_flow_control_INST_n_59,
      \mul_n_a_r_reg[1][3]\ => nlms_flow_control_INST_n_60,
      \mul_n_a_r_reg[1][4]\ => nlms_datapath_INST_n_67,
      \mul_n_a_r_reg[1][4]_0\ => nlms_flow_control_INST_n_61,
      \mul_n_a_r_reg[1][5]\ => nlms_datapath_INST_n_66,
      \mul_n_a_r_reg[1][5]_0\ => nlms_flow_control_INST_n_62,
      \mul_n_a_r_reg[1][6]\ => nlms_flow_control_INST_n_63,
      \mul_n_a_r_reg[1][7]\ => nlms_flow_control_INST_n_64,
      \mul_n_a_r_reg[1][8]\ => nlms_datapath_INST_n_65,
      \mul_n_a_r_reg[1][8]_0\ => nlms_flow_control_INST_n_65,
      \mul_n_a_r_reg[1][9]\ => nlms_datapath_INST_n_64,
      \mul_n_a_r_reg[1][9]_0\ => nlms_flow_control_INST_n_66,
      mul_n_a_u2_nxt_c => \multipliers_INST/mul_n_a_u2_nxt_c\,
      mul_n_a_u2_r => \multipliers_INST/mul_n_a_u2_r\,
      mul_n_b_fract_r_reg => nlms_flow_control_INST_n_12,
      mul_n_b_nxt_c(15 downto 0) => \multipliers_INST/mul_n_b_nxt_c\(15 downto 0),
      \mul_n_b_r_reg[0][0]\ => nlms_datapath_INST_n_57,
      \mul_n_b_r_reg[0][10]\ => nlms_datapath_INST_n_50,
      \mul_n_b_r_reg[0][11]\ => nlms_datapath_INST_n_45,
      \mul_n_b_r_reg[0][12]\ => nlms_datapath_INST_n_48,
      \mul_n_b_r_reg[0][13]\ => nlms_datapath_INST_n_47,
      \mul_n_b_r_reg[0][13]_0\ => nlms_datapath_INST_n_49,
      \mul_n_b_r_reg[0][14]\ => nlms_datapath_INST_n_46,
      \mul_n_b_r_reg[0][1]\ => nlms_datapath_INST_n_56,
      \mul_n_b_r_reg[0][2]\ => nlms_datapath_INST_n_55,
      \mul_n_b_r_reg[0][4]\ => nlms_datapath_INST_n_54,
      \mul_n_b_r_reg[0][5]\ => nlms_datapath_INST_n_53,
      \mul_n_b_r_reg[0][8]\ => nlms_datapath_INST_n_52,
      \mul_n_b_r_reg[0][9]\ => nlms_datapath_INST_n_51,
      \mul_n_b_r_reg[1][0]\ => nlms_datapath_INST_n_83,
      \mul_n_b_r_reg[1][0]_0\ => nlms_flow_control_INST_n_73,
      \mul_n_b_r_reg[1][10]\ => nlms_datapath_INST_n_76,
      \mul_n_b_r_reg[1][10]_0\ => nlms_flow_control_INST_n_83,
      \mul_n_b_r_reg[1][11]\ => nlms_datapath_INST_n_71,
      \mul_n_b_r_reg[1][11]_0\ => nlms_flow_control_INST_n_84,
      \mul_n_b_r_reg[1][12]\ => nlms_datapath_INST_n_74,
      \mul_n_b_r_reg[1][12]_0\ => nlms_flow_control_INST_n_85,
      \mul_n_b_r_reg[1][13]\ => nlms_datapath_INST_n_73,
      \mul_n_b_r_reg[1][13]_0\ => nlms_datapath_INST_n_75,
      \mul_n_b_r_reg[1][13]_1\ => nlms_flow_control_INST_n_86,
      \mul_n_b_r_reg[1][14]\ => nlms_datapath_INST_n_72,
      \mul_n_b_r_reg[1][14]_0\ => nlms_flow_control_INST_n_87,
      \mul_n_b_r_reg[1][15]\ => nlms_flow_control_INST_n_88,
      \mul_n_b_r_reg[1][1]\ => nlms_datapath_INST_n_82,
      \mul_n_b_r_reg[1][1]_0\ => nlms_flow_control_INST_n_74,
      \mul_n_b_r_reg[1][2]\ => nlms_datapath_INST_n_81,
      \mul_n_b_r_reg[1][2]_0\ => nlms_flow_control_INST_n_75,
      \mul_n_b_r_reg[1][3]\ => nlms_flow_control_INST_n_76,
      \mul_n_b_r_reg[1][4]\ => nlms_datapath_INST_n_80,
      \mul_n_b_r_reg[1][4]_0\ => nlms_flow_control_INST_n_77,
      \mul_n_b_r_reg[1][5]\ => nlms_datapath_INST_n_79,
      \mul_n_b_r_reg[1][5]_0\ => nlms_flow_control_INST_n_78,
      \mul_n_b_r_reg[1][6]\ => nlms_flow_control_INST_n_79,
      \mul_n_b_r_reg[1][7]\ => nlms_flow_control_INST_n_80,
      \mul_n_b_r_reg[1][8]\ => nlms_datapath_INST_n_78,
      \mul_n_b_r_reg[1][8]_0\ => nlms_flow_control_INST_n_81,
      \mul_n_b_r_reg[1][9]\ => nlms_datapath_INST_n_77,
      \mul_n_b_r_reg[1][9]_0\ => nlms_flow_control_INST_n_82,
      mul_n_b_u2_r => \multipliers_INST/mul_n_b_u2_r\,
      mul_n_input_data_valid_nxt_c => \multipliers_INST/mul_n_input_data_valid_nxt_c\,
      mul_n_new_product_c(0) => \multipliers_INST/mul_n_new_product_c\(1),
      muls_fsm_state_nxt_c(1 downto 0) => \multipliers_INST/muls_fsm_state_nxt_c\(1 downto 0),
      \out_val_data_r_reg[15]\(15 downto 0) => filter_output_data(15 downto 0),
      \product_r_reg[15]\(15 downto 0) => \products_data[3]_32\(15 downto 0),
      \product_r_reg[15]_0\(15 downto 0) => \products_data[2]_31\(15 downto 0),
      \product_r_reg[15]_1\(15 downto 0) => \products_data[1]_34\(15 downto 0),
      \product_r_reg[15]_2\ => \product_r_reg[15]\,
      \product_r_reg[15]_i_8__0\ => \product_r_reg[15]_i_8__0\,
      \product_r_reg[15]_i_8__1\ => \product_r_reg[15]_i_8__1\,
      start_filter_adaptation => start_filter_adaptation,
      start_fir_filtration => start_fir_filtration,
      stop_feeding_muls_r => \multipliers_INST/stop_feeding_muls_r\,
      stop_feeding_muls_r_reg(0) => \multipliers_INST/muls_fsm_state_nxt_c\(2),
      stop_feeding_muls_r_reg_0 => nlms_datapath_INST_n_203,
      update_x_sum_of_squares => update_x_sum_of_squares,
      \x_fifo_data[0]_27\(15 downto 0) => \x_fifo_data[0]_27\(15 downto 0),
      x_fifo_last => x_fifo_last,
      x_fifo_valid => x_fifo_valid,
      x_sum_of_squares_valid => x_sum_of_squares_valid,
      y_as_out => y_as_out
    );
nlms_flow_control_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_flow_control
     port map (
      D(0) => curr_x_d_sample_addr_nxt_c(0),
      E(0) => \out_buff_manager_INST/out_buff_waddr_en_c\,
      \FSM_onehot_muls_fsm_state_r_reg[1]\ => nlms_datapath_INST_n_137,
      \FSM_onehot_muls_fsm_state_r_reg[1]_0\ => nlms_datapath_INST_n_203,
      \FSM_sequential_main_flow_fsm_sate_r_reg[0]_0\ => nlms_system_write_INST_n_18,
      Q(0) => d_buff_raddr(0),
      adaptation_coef_valid => adaptation_coef_valid,
      adaptation_finished => adaptation_finished,
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      busy => busy,
      busy_r_reg_0 => nlms_system_write_INST_n_20,
      calculate_adaptation_coef_r_reg_0 => nlms_system_write_INST_n_21,
      get_new_x_d_samples_r_reg_0 => nlms_system_write_INST_n_23,
      \h_buff_raddr_r_reg[0]\(0) => h_buff_raddr(0),
      \h_fetched_data_r_reg[3][0]\ => nlms_flow_control_INST_n_73,
      \h_fetched_data_r_reg[3][10]\ => nlms_flow_control_INST_n_83,
      \h_fetched_data_r_reg[3][11]\ => nlms_flow_control_INST_n_84,
      \h_fetched_data_r_reg[3][12]\ => nlms_flow_control_INST_n_85,
      \h_fetched_data_r_reg[3][13]\ => nlms_flow_control_INST_n_86,
      \h_fetched_data_r_reg[3][14]\ => nlms_flow_control_INST_n_87,
      \h_fetched_data_r_reg[3][15]\ => nlms_flow_control_INST_n_88,
      \h_fetched_data_r_reg[3][1]\ => nlms_flow_control_INST_n_74,
      \h_fetched_data_r_reg[3][2]\ => nlms_flow_control_INST_n_75,
      \h_fetched_data_r_reg[3][3]\ => nlms_flow_control_INST_n_76,
      \h_fetched_data_r_reg[3][4]\ => nlms_flow_control_INST_n_77,
      \h_fetched_data_r_reg[3][5]\ => nlms_flow_control_INST_n_78,
      \h_fetched_data_r_reg[3][6]\ => nlms_flow_control_INST_n_79,
      \h_fetched_data_r_reg[3][7]\ => nlms_flow_control_INST_n_80,
      \h_fetched_data_r_reg[3][8]\ => nlms_flow_control_INST_n_81,
      \h_fetched_data_r_reg[3][9]\ => nlms_flow_control_INST_n_82,
      main_flow_fsm_sate_r(2 downto 0) => main_flow_fsm_sate_r(2 downto 0),
      mul_0_a_fract_nxt_c => \multipliers_INST/mul_0_a_fract_nxt_c\,
      mul_0_a_u2_nxt_c => \multipliers_INST/mul_0_a_u2_nxt_c\,
      mul_0_b_fract_nxt_c => \multipliers_INST/mul_0_b_fract_nxt_c\,
      mul_0_b_u2_nxt_c => \multipliers_INST/mul_0_b_u2_nxt_c\,
      mul_1_a_fract_nxt_c => \multipliers_INST/mul_1_a_fract_nxt_c\,
      mul_1_a_nxt_c(15 downto 0) => \multipliers_INST/mul_1_a_nxt_c\(15 downto 0),
      \mul_1_a_r_reg[0]\(0) => \multipliers_INST/muls_fsm_state_nxt_c\(2),
      \mul_1_a_r_reg[0]_0\ => nlms_datapath_INST_n_202,
      \mul_1_a_r_reg[15]\(15 downto 0) => x_0(15 downto 0),
      mul_1_a_u2_nxt_c => \multipliers_INST/mul_1_a_u2_nxt_c\,
      mul_1_b_fract_nxt_c => \multipliers_INST/mul_1_b_fract_nxt_c\,
      mul_1_b_u2_nxt_c => \multipliers_INST/mul_1_b_u2_nxt_c\,
      mul_n_a_fract_nxt_c => \multipliers_INST/mul_n_a_fract_nxt_c\,
      mul_n_a_nxt_c(15 downto 0) => \multipliers_INST/mul_n_a_nxt_c\(15 downto 0),
      mul_n_a_u2_nxt_c => \multipliers_INST/mul_n_a_u2_nxt_c\,
      mul_n_b_nxt_c(15 downto 0) => \multipliers_INST/mul_n_b_nxt_c\(15 downto 0),
      \mul_n_b_r_reg[0][15]\(15 downto 0) => \h_fetched_data[2]_20\(15 downto 0),
      \mul_n_b_r_reg[1][15]\(15 downto 0) => \h_fetched_data[3]_19\(15 downto 0),
      \mul_n_b_r_reg[1][15]_0\(15 downto 0) => \multipliers_INST/adaptation_coef_r\(15 downto 0),
      muls_fsm_state_nxt_c(1 downto 0) => \multipliers_INST/muls_fsm_state_nxt_c\(1 downto 0),
      operation(1 downto 0) => operation(1 downto 0),
      \out_buff_waddr_r_reg[0]\(0) => out_buff_waddr(0),
      out_buff_we => out_buff_we,
      out_written => out_written,
      performed_iters_en_c => performed_iters_en_c,
      \performed_iters_r_reg[6]_0\(4 downto 1) => performed_iters_r_reg(6 downto 3),
      \performed_iters_r_reg[6]_0\(0) => performed_iters_r_reg(0),
      reset_out_ptr => reset_out_ptr,
      reset_x_d_ptr_r_reg_0(0) => out_buff_waddr_nxt_c(0),
      start => start,
      start_filter_adaptation => start_filter_adaptation,
      start_filter_adaptation_r_reg_0(0) => written_blocks_cnt_nxt_c(0),
      start_filter_adaptation_r_reg_1 => nlms_flow_control_INST_n_116,
      start_fir_filtration => start_fir_filtration,
      start_fir_filtration_r_reg_0 => nlms_flow_control_INST_n_24,
      start_fir_filtration_r_reg_1 => nlms_flow_control_INST_n_57,
      start_fir_filtration_r_reg_10 => nlms_flow_control_INST_n_66,
      start_fir_filtration_r_reg_11 => nlms_flow_control_INST_n_67,
      start_fir_filtration_r_reg_12 => nlms_flow_control_INST_n_68,
      start_fir_filtration_r_reg_13 => nlms_flow_control_INST_n_69,
      start_fir_filtration_r_reg_14 => nlms_flow_control_INST_n_70,
      start_fir_filtration_r_reg_15 => nlms_flow_control_INST_n_71,
      start_fir_filtration_r_reg_16 => nlms_flow_control_INST_n_72,
      start_fir_filtration_r_reg_17 => nlms_flow_control_INST_n_115,
      start_fir_filtration_r_reg_18 => nlms_flow_control_INST_n_118,
      start_fir_filtration_r_reg_2 => nlms_flow_control_INST_n_58,
      start_fir_filtration_r_reg_3 => nlms_flow_control_INST_n_59,
      start_fir_filtration_r_reg_4 => nlms_flow_control_INST_n_60,
      start_fir_filtration_r_reg_5 => nlms_flow_control_INST_n_61,
      start_fir_filtration_r_reg_6 => nlms_flow_control_INST_n_62,
      start_fir_filtration_r_reg_7 => nlms_flow_control_INST_n_63,
      start_fir_filtration_r_reg_8 => nlms_flow_control_INST_n_64,
      start_fir_filtration_r_reg_9 => nlms_flow_control_INST_n_65,
      start_outputting_data_r_reg_0(0) => h_buff_raddr_nxt_c(0),
      stop_feeding_muls_r => \multipliers_INST/stop_feeding_muls_r\,
      stop_feeding_muls_r_reg => nlms_flow_control_INST_n_12,
      update_x_sum_of_squares => update_x_sum_of_squares,
      update_x_sum_of_squares_r_reg_0 => nlms_flow_control_INST_n_117,
      \written_blocks_cnt_r_reg[0]\(0) => h_buff_waddr(0),
      \x_fifo_data[1]_28\(15 downto 0) => \x_fifo_data[1]_28\(15 downto 0),
      \x_fifo_data[2]_29\(15 downto 0) => \x_fifo_data[2]_29\(15 downto 0),
      \x_fifo_data[3]_30\(15 downto 0) => \x_fifo_data[3]_30\(15 downto 0),
      x_fifo_get_new_x_d_samples => x_fifo_get_new_x_d_samples,
      x_fifo_samples_ready => x_fifo_samples_ready,
      x_fifo_start_outputting_data => x_fifo_start_outputting_data,
      x_fract => x_fract,
      x_samples_count(2 downto 0) => x_count(3 downto 1),
      \x_samples_count_reg_r_reg[1]\ => nlms_flow_control_INST_n_18,
      x_samples_u2 => x_samples_u2,
      x_sum_of_squares_valid => x_sum_of_squares_valid
    );
nlms_int_buff_control_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_int_buff_control
     port map (
      ADDRARDADDR(6 downto 0) => x_fifo_buff_final_waddr_c(6 downto 0),
      ADDRBWRADDR(4 downto 0) => x_fifo_buff_raddr(6 downto 2),
      D(0) => curr_x_d_sample_addr_nxt_c(0),
      DOADO(31 downto 16) => \h_buff_rdata[1]_11\(15 downto 0),
      DOADO(15 downto 0) => \h_buff_rdata[0]_10\(15 downto 0),
      DOBDO(31 downto 16) => \h_buff_rdata[3]_9\(15 downto 0),
      DOBDO(15 downto 0) => \h_buff_rdata[2]_8\(15 downto 0),
      E(0) => h_adapted_valid,
      \FSM_onehot_fifo_fsm_state_r_reg[3]\ => nlms_int_buff_control_INST_n_39,
      Q(5 downto 2) => x_fifo_buff_waddr(6 downto 3),
      Q(1 downto 0) => x_fifo_buff_waddr(1 downto 0),
      S(2) => nlms_system_write_INST_n_36,
      S(1) => nlms_system_write_INST_n_37,
      S(0) => nlms_system_write_INST_n_38,
      WEBWE(0) => h_buff_final_we_c,
      adaptation_coef_valid_nxt_c => \multipliers_INST/adaptation_coef_valid_nxt_c\,
      adaptation_finished => adaptation_finished,
      bram_addr_a(8 downto 0) => bram_addr_a(8 downto 0),
      bram_clk_a => bram_clk_a,
      bram_rst_a => bram_rst_a,
      busy => busy,
      \continue_fetching_c__1\ => \nlms_h_fetch_manager_INST/continue_fetching_c__1\,
      \curr_x_d_sample_addr_r_reg[6]\(6 downto 0) => d_buff_raddr(6 downto 0),
      d_buff_re => d_buff_re,
      \d_sample_r_reg[15]\(15 downto 0) => d_sample(15 downto 0),
      \d_sample_r_reg[15]_0\(15 downto 0) => d_buff_rdata(15 downto 0),
      \fifo_raddr_r_reg[4]\ => nlms_int_buff_control_INST_n_31,
      \fifo_raddr_r_reg[5]\ => nlms_system_write_INST_n_46,
      \fifo_raddr_r_reg[6]\(4 downto 0) => fifo_raddr_r(6 downto 2),
      \fifo_raddr_r_reg[6]_0\ => nlms_system_write_INST_n_47,
      \fifo_read_samples_cnt_r_reg[6]\(2 downto 0) => fifo_read_samples_cnt_r(6 downto 4),
      \fifo_wptr_nxt_c2_carry__1\(3) => nlms_system_write_INST_n_48,
      \fifo_wptr_nxt_c2_carry__1\(2) => nlms_system_write_INST_n_49,
      \fifo_wptr_nxt_c2_carry__1\(1) => nlms_system_write_INST_n_50,
      \fifo_wptr_nxt_c2_carry__1\(0) => nlms_system_write_INST_n_51,
      \fifo_wptr_r_reg[0]\(2) => nlms_system_write_INST_n_52,
      \fifo_wptr_r_reg[0]\(1) => nlms_system_write_INST_n_53,
      \fifo_wptr_r_reg[0]\(0) => nlms_system_write_INST_n_54,
      filter_adaptation_r => \nlms_h_fetch_manager_INST/filter_adaptation_r\,
      \h_adapted_data_r_reg[0][15]\(15 downto 0) => \products_data[0]_33\(15 downto 0),
      \h_adapted_data_r_reg[1][15]\(15 downto 0) => \products_data[1]_34\(15 downto 0),
      \h_adapted_data_r_reg[2][15]\(15 downto 0) => \products_data[2]_31\(15 downto 0),
      \h_adapted_data_r_reg[3][15]\(15 downto 0) => \products_data[3]_32\(15 downto 0),
      h_buff_last_read_d_r_reg => nlms_system_write_INST_n_39,
      h_buff_last_read_d_r_reg_0 => nlms_system_write_INST_n_41,
      h_buff_last_read_d_r_reg_1 => nlms_system_write_INST_n_45,
      \h_buff_raddr_r_reg[0]\(0) => h_buff_raddr_nxt_c(0),
      \h_buff_raddr_r_reg[4]\(4 downto 0) => h_buff_raddr(4 downto 0),
      h_buff_re => h_buff_re,
      \h_buff_wdata[0]\(15 downto 0) => \h_buff_system_wdata[0]_3\(15 downto 0),
      \h_buff_wdata[1]\(15 downto 0) => \h_buff_system_wdata[1]_2\(15 downto 0),
      \h_buff_wdata[2]\(15 downto 0) => \h_buff_system_wdata[2]_1\(15 downto 0),
      \h_buff_wdata[3]\(15 downto 0) => \h_buff_system_wdata[3]_0\(15 downto 0),
      \h_buff_wdata_r_reg[0][15]\(15 downto 0) => \h_adapted_data[3]_35\(15 downto 0),
      \h_buff_wdata_r_reg[1][15]\(15 downto 0) => \h_adapted_data[2]_36\(15 downto 0),
      \h_buff_wdata_r_reg[2][15]\(15 downto 0) => \h_adapted_data[1]_37\(15 downto 0),
      \h_buff_wdata_r_reg[3][15]\(15 downto 0) => \h_adapted_data[0]_38\(15 downto 0),
      h_coef_blocks_count(2 downto 0) => h_coefs_blocks(2 downto 0),
      \h_fetched_data_r_reg[0][11]\(3) => nlms_int_buff_control_INST_n_323,
      \h_fetched_data_r_reg[0][11]\(2) => nlms_int_buff_control_INST_n_324,
      \h_fetched_data_r_reg[0][11]\(1) => nlms_int_buff_control_INST_n_325,
      \h_fetched_data_r_reg[0][11]\(0) => nlms_int_buff_control_INST_n_326,
      \h_fetched_data_r_reg[0][14]\(14 downto 0) => \h_fetched_data[0]_22\(14 downto 0),
      \h_fetched_data_r_reg[0][15]\(3) => nlms_int_buff_control_INST_n_195,
      \h_fetched_data_r_reg[0][15]\(2) => nlms_int_buff_control_INST_n_196,
      \h_fetched_data_r_reg[0][15]\(1) => nlms_int_buff_control_INST_n_197,
      \h_fetched_data_r_reg[0][15]\(0) => nlms_int_buff_control_INST_n_198,
      \h_fetched_data_r_reg[0][3]\(3) => nlms_int_buff_control_INST_n_315,
      \h_fetched_data_r_reg[0][3]\(2) => nlms_int_buff_control_INST_n_316,
      \h_fetched_data_r_reg[0][3]\(1) => nlms_int_buff_control_INST_n_317,
      \h_fetched_data_r_reg[0][3]\(0) => nlms_int_buff_control_INST_n_318,
      \h_fetched_data_r_reg[0][7]\(3) => nlms_int_buff_control_INST_n_319,
      \h_fetched_data_r_reg[0][7]\(2) => nlms_int_buff_control_INST_n_320,
      \h_fetched_data_r_reg[0][7]\(1) => nlms_int_buff_control_INST_n_321,
      \h_fetched_data_r_reg[0][7]\(0) => nlms_int_buff_control_INST_n_322,
      \h_fetched_data_r_reg[1][11]\(3) => nlms_int_buff_control_INST_n_311,
      \h_fetched_data_r_reg[1][11]\(2) => nlms_int_buff_control_INST_n_312,
      \h_fetched_data_r_reg[1][11]\(1) => nlms_int_buff_control_INST_n_313,
      \h_fetched_data_r_reg[1][11]\(0) => nlms_int_buff_control_INST_n_314,
      \h_fetched_data_r_reg[1][14]\(14 downto 0) => \h_fetched_data[1]_21\(14 downto 0),
      \h_fetched_data_r_reg[1][15]\(3) => nlms_int_buff_control_INST_n_176,
      \h_fetched_data_r_reg[1][15]\(2) => nlms_int_buff_control_INST_n_177,
      \h_fetched_data_r_reg[1][15]\(1) => nlms_int_buff_control_INST_n_178,
      \h_fetched_data_r_reg[1][15]\(0) => nlms_int_buff_control_INST_n_179,
      \h_fetched_data_r_reg[1][3]\(3) => nlms_int_buff_control_INST_n_303,
      \h_fetched_data_r_reg[1][3]\(2) => nlms_int_buff_control_INST_n_304,
      \h_fetched_data_r_reg[1][3]\(1) => nlms_int_buff_control_INST_n_305,
      \h_fetched_data_r_reg[1][3]\(0) => nlms_int_buff_control_INST_n_306,
      \h_fetched_data_r_reg[1][7]\(3) => nlms_int_buff_control_INST_n_307,
      \h_fetched_data_r_reg[1][7]\(2) => nlms_int_buff_control_INST_n_308,
      \h_fetched_data_r_reg[1][7]\(1) => nlms_int_buff_control_INST_n_309,
      \h_fetched_data_r_reg[1][7]\(0) => nlms_int_buff_control_INST_n_310,
      \h_fetched_data_r_reg[2][11]\(3) => nlms_int_buff_control_INST_n_299,
      \h_fetched_data_r_reg[2][11]\(2) => nlms_int_buff_control_INST_n_300,
      \h_fetched_data_r_reg[2][11]\(1) => nlms_int_buff_control_INST_n_301,
      \h_fetched_data_r_reg[2][11]\(0) => nlms_int_buff_control_INST_n_302,
      \h_fetched_data_r_reg[2][15]\(3) => nlms_int_buff_control_INST_n_156,
      \h_fetched_data_r_reg[2][15]\(2) => nlms_int_buff_control_INST_n_157,
      \h_fetched_data_r_reg[2][15]\(1) => nlms_int_buff_control_INST_n_158,
      \h_fetched_data_r_reg[2][15]\(0) => nlms_int_buff_control_INST_n_159,
      \h_fetched_data_r_reg[2][15]_0\(15 downto 0) => \h_fetched_data[2]_20\(15 downto 0),
      \h_fetched_data_r_reg[2][3]\(3) => nlms_int_buff_control_INST_n_291,
      \h_fetched_data_r_reg[2][3]\(2) => nlms_int_buff_control_INST_n_292,
      \h_fetched_data_r_reg[2][3]\(1) => nlms_int_buff_control_INST_n_293,
      \h_fetched_data_r_reg[2][3]\(0) => nlms_int_buff_control_INST_n_294,
      \h_fetched_data_r_reg[2][7]\(3) => nlms_int_buff_control_INST_n_295,
      \h_fetched_data_r_reg[2][7]\(2) => nlms_int_buff_control_INST_n_296,
      \h_fetched_data_r_reg[2][7]\(1) => nlms_int_buff_control_INST_n_297,
      \h_fetched_data_r_reg[2][7]\(0) => nlms_int_buff_control_INST_n_298,
      \h_fetched_data_r_reg[3][11]\(3) => nlms_int_buff_control_INST_n_287,
      \h_fetched_data_r_reg[3][11]\(2) => nlms_int_buff_control_INST_n_288,
      \h_fetched_data_r_reg[3][11]\(1) => nlms_int_buff_control_INST_n_289,
      \h_fetched_data_r_reg[3][11]\(0) => nlms_int_buff_control_INST_n_290,
      \h_fetched_data_r_reg[3][15]\(3) => nlms_int_buff_control_INST_n_136,
      \h_fetched_data_r_reg[3][15]\(2) => nlms_int_buff_control_INST_n_137,
      \h_fetched_data_r_reg[3][15]\(1) => nlms_int_buff_control_INST_n_138,
      \h_fetched_data_r_reg[3][15]\(0) => nlms_int_buff_control_INST_n_139,
      \h_fetched_data_r_reg[3][15]_0\(15 downto 0) => \h_fetched_data[3]_19\(15 downto 0),
      \h_fetched_data_r_reg[3][3]\(3) => nlms_int_buff_control_INST_n_279,
      \h_fetched_data_r_reg[3][3]\(2) => nlms_int_buff_control_INST_n_280,
      \h_fetched_data_r_reg[3][3]\(1) => nlms_int_buff_control_INST_n_281,
      \h_fetched_data_r_reg[3][3]\(0) => nlms_int_buff_control_INST_n_282,
      \h_fetched_data_r_reg[3][7]\(3) => nlms_int_buff_control_INST_n_283,
      \h_fetched_data_r_reg[3][7]\(2) => nlms_int_buff_control_INST_n_284,
      \h_fetched_data_r_reg[3][7]\(1) => nlms_int_buff_control_INST_n_285,
      \h_fetched_data_r_reg[3][7]\(0) => nlms_int_buff_control_INST_n_286,
      h_fetched_valid => h_fetched_valid,
      mem_content_reg => h_buff_system_we,
      mem_content_reg_0(4 downto 0) => h_buff_system_waddr(4 downto 0),
      mem_content_reg_1 => nlms_system_write_INST_n_17,
      mi(15 downto 0) => mi(15 downto 0),
      \mi_reg_r_reg[0]\ => nlms_int_buff_control_INST_n_246,
      \mi_reg_r_reg[10]\ => nlms_int_buff_control_INST_n_272,
      \mi_reg_r_reg[11]\ => nlms_int_buff_control_INST_n_273,
      \mi_reg_r_reg[12]\ => nlms_int_buff_control_INST_n_274,
      \mi_reg_r_reg[13]\ => nlms_int_buff_control_INST_n_275,
      \mi_reg_r_reg[14]\ => nlms_int_buff_control_INST_n_276,
      \mi_reg_r_reg[15]\ => nlms_int_buff_control_INST_n_277,
      \mi_reg_r_reg[1]\ => nlms_int_buff_control_INST_n_263,
      \mi_reg_r_reg[2]\ => nlms_int_buff_control_INST_n_264,
      \mi_reg_r_reg[3]\ => nlms_int_buff_control_INST_n_265,
      \mi_reg_r_reg[4]\ => nlms_int_buff_control_INST_n_266,
      \mi_reg_r_reg[5]\ => nlms_int_buff_control_INST_n_267,
      \mi_reg_r_reg[6]\ => nlms_int_buff_control_INST_n_268,
      \mi_reg_r_reg[7]\ => nlms_int_buff_control_INST_n_269,
      \mi_reg_r_reg[8]\ => nlms_int_buff_control_INST_n_270,
      \mi_reg_r_reg[9]\ => nlms_int_buff_control_INST_n_271,
      mul_1_b_nxt_c(15 downto 0) => \multipliers_INST/mul_1_b_nxt_c\(15 downto 0),
      \mul_1_b_r_reg[15]\(15 downto 0) => \multipliers_INST/adaptation_coef_r\(15 downto 0),
      mul_1_new_product_c => \multipliers_INST/mul_1_new_product_c\,
      mul_n_input_data_valid_nxt_c => \multipliers_INST/mul_n_input_data_valid_nxt_c\,
      mul_n_new_product_c(0) => \multipliers_INST/mul_n_new_product_c\(1),
      muls_fsm_state_nxt_c(2 downto 0) => \multipliers_INST/muls_fsm_state_nxt_c\(2 downto 0),
      \out_buff_waddr_r_reg[0]\(0) => out_buff_waddr_nxt_c(0),
      \out_buff_waddr_r_reg[0]_0\(0) => \out_buff_manager_INST/out_buff_waddr_en_c\,
      \out_buff_waddr_r_reg[6]\(6 downto 0) => out_buff_waddr(6 downto 0),
      \out_buff_wdata_r_reg[15]\(15 downto 0) => out_buff_wdata(15 downto 0),
      \out_buff_wdata_r_reg[15]_0\(15 downto 0) => filter_output_data(15 downto 0),
      out_buff_we => out_buff_we,
      out_buff_we_r_reg(0) => filter_output_valid,
      out_written => out_written,
      p_0_out(63 downto 0) => p_0_out(63 downto 0),
      \prev_rdata_r_reg[0][15]\(15 downto 0) => \prev_rdata_r_reg[0]_12\(15 downto 0),
      \rdata_reg[0]_2\(15 downto 0) => \x_fifo_buff_rdata[0]_4\(15 downto 0),
      \rdata_reg[1]_3\(15 downto 0) => \x_fifo_buff_rdata[1]_7\(15 downto 0),
      \rdata_reg[2]_1\(15 downto 0) => \x_fifo_buff_rdata[2]_6\(15 downto 0),
      \rdata_reg[3]_0\(15 downto 0) => \x_fifo_buff_rdata[3]_5\(15 downto 0),
      reset_out_ptr => reset_out_ptr,
      \sorted_data_c__1\(15 downto 0) => \sorted_data_c__1\(15 downto 0),
      start_filter_adaptation => start_filter_adaptation,
      \written_blocks_cnt_r_reg[0]\(0) => h_buff_waddr(0),
      \written_blocks_cnt_r_reg[0]_0\(0) => written_blocks_cnt_nxt_c(0),
      \written_blocks_cnt_r_reg[4]\(4 downto 0) => h_buff_final_waddr_c(4 downto 0),
      \x_0_addr_r_reg[1]\(1 downto 0) => \x_fifo_buff_INST/x_0_addr_r\(1 downto 0),
      \x_0_r_reg[15]\(15 downto 0) => x_0(15 downto 0),
      \x_0_r_reg[15]_0\(15 downto 0) => x_buff_rdata(15 downto 0),
      x_fifo_buff_final_we_c => x_fifo_buff_final_we_c,
      x_fifo_buff_re => x_fifo_buff_re,
      \x_fifo_data[0]_27\(15 downto 0) => \x_fifo_data[0]_27\(15 downto 0),
      \x_fifo_data[1]_28\(15 downto 0) => \x_fifo_data[1]_28\(15 downto 0),
      \x_fifo_data[2]_29\(15 downto 0) => \x_fifo_data[2]_29\(15 downto 0),
      \x_fifo_data[3]_30\(15 downto 0) => \x_fifo_data[3]_30\(15 downto 0),
      x_fifo_get_new_x_d_samples => x_fifo_get_new_x_d_samples,
      x_fifo_last => x_fifo_last,
      x_fifo_last_read_c => \x_fifo_buff_INST/x_fifo_last_read_c\,
      x_fifo_samples_ready => x_fifo_samples_ready,
      x_fifo_start_outputting_data => x_fifo_start_outputting_data,
      x_fifo_valid => x_fifo_valid,
      \x_thrown_away_r_reg[15]\(15 downto 0) => x_thrown_away(15 downto 0),
      \x_thrown_away_r_reg[15]_0\(15 downto 0) => x_thrown_away_nxt_c(15 downto 0)
    );
nlms_int_buffers_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_int_buffers
     port map (
      ADDRARDADDR(6 downto 0) => x_fifo_buff_final_waddr_c(6 downto 0),
      ADDRBWRADDR(4 downto 0) => x_fifo_buff_raddr(6 downto 2),
      DOADO(31 downto 16) => \h_buff_rdata[1]_11\(15 downto 0),
      DOADO(15 downto 0) => \h_buff_rdata[0]_10\(15 downto 0),
      DOBDO(31 downto 16) => \h_buff_rdata[3]_9\(15 downto 0),
      DOBDO(15 downto 0) => \h_buff_rdata[2]_8\(15 downto 0),
      Q(1 downto 0) => x_fifo_buff_waddr(1 downto 0),
      WEBWE(0) => h_buff_final_we_c,
      bram_addr_a(8 downto 0) => bram_addr_a(8 downto 0),
      bram_addr_b(9 downto 0) => bram_addr_b(9 downto 0),
      bram_clk_a => bram_clk_a,
      bram_en_b => bram_en_b,
      bram_wrdata_a(15 downto 0) => bram_wrdata_a(15 downto 0),
      busy => busy,
      d_buff_re => d_buff_re,
      h_buff_re => h_buff_re,
      mem_content_reg(15 downto 0) => x_buff_rdata(15 downto 0),
      mem_content_reg_0(15 downto 0) => d_buff_rdata(15 downto 0),
      mem_content_reg_1(15 downto 0) => out_buff_rdata(15 downto 0),
      mem_content_reg_2(6 downto 0) => d_buff_raddr(6 downto 0),
      mem_content_reg_3(4 downto 0) => h_buff_raddr(4 downto 0),
      mem_content_reg_4(15 downto 0) => x_thrown_away_nxt_c(15 downto 0),
      mem_content_reg_5(4 downto 0) => h_buff_final_waddr_c(4 downto 0),
      mem_content_reg_6(6 downto 0) => out_buff_waddr(6 downto 0),
      mem_content_reg_7(15 downto 0) => out_buff_wdata(15 downto 0),
      mem_content_reg_8 => nlms_system_write_INST_n_17,
      \mul_0_a_r_reg[0]_i_2\(1 downto 0) => \x_fifo_buff_INST/x_0_addr_r\(1 downto 0),
      \mul_0_a_r_reg[15]_i_5\(15 downto 0) => \prev_rdata_r_reg[0]_12\(15 downto 0),
      out_buff_we => out_buff_we,
      p_0_out(63 downto 0) => p_0_out(63 downto 0),
      \rdata_reg[0]_1\(15 downto 0) => \x_fifo_buff_rdata[0]_4\(15 downto 0),
      \rdata_reg[1]_0\(15 downto 0) => \x_fifo_buff_rdata[1]_7\(15 downto 0),
      \rdata_reg[2]_3\(15 downto 0) => \x_fifo_buff_rdata[2]_6\(15 downto 0),
      \rdata_reg[3]_2\(15 downto 0) => \x_fifo_buff_rdata[3]_5\(15 downto 0),
      \sorted_data_c__1\(15 downto 0) => \sorted_data_c__1\(15 downto 0),
      x_fifo_buff_final_we_c => x_fifo_buff_final_we_c,
      x_fifo_buff_re => x_fifo_buff_re
    );
nlms_system_write_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_system_write
     port map (
      D(0) => \multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_nxt_c\(0),
      \FSM_sequential_main_flow_fsm_sate_r_reg[2]\ => nlms_system_write_INST_n_23,
      Q(2 downto 0) => x_count(3 downto 1),
      S(2) => nlms_system_write_INST_n_36,
      S(1) => nlms_system_write_INST_n_37,
      S(0) => nlms_system_write_INST_n_38,
      \a_sign_r_reg[0]\ => nlms_datapath_INST_n_44,
      \a_sign_r_reg[0]_0\ => nlms_datapath_INST_n_70,
      \a_sign_r_reg[10]\ => nlms_datapath_INST_n_37,
      \a_sign_r_reg[10]_0\ => nlms_datapath_INST_n_38,
      \a_sign_r_reg[10]_1\ => nlms_datapath_INST_n_39,
      \a_sign_r_reg[10]_2\ => nlms_datapath_INST_n_63,
      \a_sign_r_reg[10]_3\ => nlms_datapath_INST_n_64,
      \a_sign_r_reg[10]_4\ => nlms_datapath_INST_n_65,
      \a_sign_r_reg[13]\ => nlms_datapath_INST_n_34,
      \a_sign_r_reg[13]_0\ => nlms_datapath_INST_n_35,
      \a_sign_r_reg[13]_1\ => nlms_datapath_INST_n_60,
      \a_sign_r_reg[13]_2\ => nlms_datapath_INST_n_61,
      \a_sign_r_reg[14]\ => nlms_datapath_INST_n_33,
      \a_sign_r_reg[14]_0\ => nlms_datapath_INST_n_36,
      \a_sign_r_reg[14]_1\ => nlms_datapath_INST_n_32,
      \a_sign_r_reg[14]_10\ => nlms_datapath_INST_n_121,
      \a_sign_r_reg[14]_2\ => nlms_datapath_INST_n_59,
      \a_sign_r_reg[14]_3\ => nlms_datapath_INST_n_62,
      \a_sign_r_reg[14]_4\ => nlms_datapath_INST_n_58,
      \a_sign_r_reg[14]_5\(10 downto 8) => \multipliers_INST/mul_0_a_r\(14 downto 12),
      \a_sign_r_reg[14]_5\(7 downto 5) => \multipliers_INST/mul_0_a_r\(10 downto 8),
      \a_sign_r_reg[14]_5\(4 downto 3) => \multipliers_INST/mul_0_a_r\(5 downto 4),
      \a_sign_r_reg[14]_5\(2 downto 0) => \multipliers_INST/mul_0_a_r\(2 downto 0),
      \a_sign_r_reg[14]_6\ => nlms_datapath_INST_n_96,
      \a_sign_r_reg[14]_7\ => nlms_datapath_INST_n_95,
      \a_sign_r_reg[14]_8\(10 downto 8) => \multipliers_INST/mul_1_a_r\(14 downto 12),
      \a_sign_r_reg[14]_8\(7 downto 5) => \multipliers_INST/mul_1_a_r\(10 downto 8),
      \a_sign_r_reg[14]_8\(4 downto 3) => \multipliers_INST/mul_1_a_r\(5 downto 4),
      \a_sign_r_reg[14]_8\(2 downto 0) => \multipliers_INST/mul_1_a_r\(2 downto 0),
      \a_sign_r_reg[14]_9\ => nlms_datapath_INST_n_122,
      \a_sign_r_reg[2]\ => nlms_datapath_INST_n_42,
      \a_sign_r_reg[2]_0\ => nlms_datapath_INST_n_43,
      \a_sign_r_reg[2]_1\ => nlms_datapath_INST_n_68,
      \a_sign_r_reg[2]_2\ => nlms_datapath_INST_n_69,
      \a_sign_r_reg[5]\ => nlms_datapath_INST_n_40,
      \a_sign_r_reg[5]_0\ => nlms_datapath_INST_n_41,
      \a_sign_r_reg[5]_1\ => nlms_datapath_INST_n_66,
      \a_sign_r_reg[5]_2\ => nlms_datapath_INST_n_67,
      adaptation_finished => adaptation_finished,
      \b_sign_r_reg[0]\ => nlms_datapath_INST_n_57,
      \b_sign_r_reg[0]_0\ => nlms_datapath_INST_n_83,
      \b_sign_r_reg[10]\ => nlms_datapath_INST_n_50,
      \b_sign_r_reg[10]_0\ => nlms_datapath_INST_n_51,
      \b_sign_r_reg[10]_1\ => nlms_datapath_INST_n_52,
      \b_sign_r_reg[10]_2\ => nlms_datapath_INST_n_76,
      \b_sign_r_reg[10]_3\ => nlms_datapath_INST_n_77,
      \b_sign_r_reg[10]_4\ => nlms_datapath_INST_n_78,
      \b_sign_r_reg[13]\ => nlms_datapath_INST_n_47,
      \b_sign_r_reg[13]_0\ => nlms_datapath_INST_n_48,
      \b_sign_r_reg[13]_1\ => nlms_datapath_INST_n_73,
      \b_sign_r_reg[13]_2\ => nlms_datapath_INST_n_74,
      \b_sign_r_reg[14]\ => nlms_datapath_INST_n_46,
      \b_sign_r_reg[14]_0\ => nlms_datapath_INST_n_49,
      \b_sign_r_reg[14]_1\ => nlms_datapath_INST_n_45,
      \b_sign_r_reg[14]_10\ => nlms_datapath_INST_n_134,
      \b_sign_r_reg[14]_2\ => nlms_datapath_INST_n_72,
      \b_sign_r_reg[14]_3\ => nlms_datapath_INST_n_75,
      \b_sign_r_reg[14]_4\ => nlms_datapath_INST_n_71,
      \b_sign_r_reg[14]_5\(10 downto 8) => \multipliers_INST/mul_0_b_r\(14 downto 12),
      \b_sign_r_reg[14]_5\(7 downto 5) => \multipliers_INST/mul_0_b_r\(10 downto 8),
      \b_sign_r_reg[14]_5\(4 downto 3) => \multipliers_INST/mul_0_b_r\(5 downto 4),
      \b_sign_r_reg[14]_5\(2 downto 0) => \multipliers_INST/mul_0_b_r\(2 downto 0),
      \b_sign_r_reg[14]_6\ => nlms_datapath_INST_n_109,
      \b_sign_r_reg[14]_7\ => nlms_datapath_INST_n_108,
      \b_sign_r_reg[14]_8\(10 downto 8) => \multipliers_INST/mul_1_b_r\(14 downto 12),
      \b_sign_r_reg[14]_8\(7 downto 5) => \multipliers_INST/mul_1_b_r\(10 downto 8),
      \b_sign_r_reg[14]_8\(4 downto 3) => \multipliers_INST/mul_1_b_r\(5 downto 4),
      \b_sign_r_reg[14]_8\(2 downto 0) => \multipliers_INST/mul_1_b_r\(2 downto 0),
      \b_sign_r_reg[14]_9\ => nlms_datapath_INST_n_135,
      \b_sign_r_reg[2]\ => nlms_datapath_INST_n_55,
      \b_sign_r_reg[2]_0\ => nlms_datapath_INST_n_56,
      \b_sign_r_reg[2]_1\ => nlms_datapath_INST_n_81,
      \b_sign_r_reg[2]_2\ => nlms_datapath_INST_n_82,
      \b_sign_r_reg[5]\ => nlms_datapath_INST_n_53,
      \b_sign_r_reg[5]_0\ => nlms_datapath_INST_n_54,
      \b_sign_r_reg[5]_1\ => nlms_datapath_INST_n_79,
      \b_sign_r_reg[5]_2\ => nlms_datapath_INST_n_80,
      bram_addr_a(9 downto 0) => bram_addr_a(9 downto 0),
      \bram_addr_a[11]\ => nlms_system_write_INST_n_17,
      bram_addr_b(2 downto 0) => bram_addr_b(9 downto 7),
      bram_clk_a => bram_clk_a,
      bram_en_a => bram_en_a,
      bram_en_b => bram_en_b,
      bram_rddata_b(15 downto 0) => bram_rddata_b(15 downto 0),
      \bram_rddata_b[15]\(15 downto 0) => out_buff_rdata(15 downto 0),
      bram_rst_a => bram_rst_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      bram_wrdata_a(15 downto 0) => bram_wrdata_a(15 downto 0),
      busy => busy,
      busy_r_i_3_0(4 downto 1) => performed_iters_r_reg(6 downto 3),
      busy_r_i_3_0(0) => performed_iters_r_reg(0),
      busy_r_reg => nlms_flow_control_INST_n_18,
      \config_reg_r_reg[0]_0\ => nlms_system_write_INST_n_21,
      \config_reg_r_reg[5]_0\ => nlms_system_write_INST_n_55,
      \config_reg_r_reg[5]_1\ => nlms_system_write_INST_n_65,
      \config_reg_r_reg[5]_2\ => nlms_system_write_INST_n_75,
      \config_reg_r_reg[5]_3\ => nlms_system_write_INST_n_85,
      \config_reg_r_reg[5]_4\ => nlms_system_write_INST_n_95,
      \config_reg_r_reg[5]_5\ => nlms_system_write_INST_n_105,
      \config_reg_r_reg[5]_6\ => nlms_system_write_INST_n_115,
      \config_reg_r_reg[5]_7\ => nlms_system_write_INST_n_125,
      \config_reg_r_reg[6]_0\ => nlms_system_write_INST_n_56,
      \config_reg_r_reg[6]_1\ => nlms_system_write_INST_n_57,
      \config_reg_r_reg[6]_10\ => nlms_system_write_INST_n_81,
      \config_reg_r_reg[6]_11\ => nlms_system_write_INST_n_82,
      \config_reg_r_reg[6]_12\ => nlms_system_write_INST_n_86,
      \config_reg_r_reg[6]_13\ => nlms_system_write_INST_n_87,
      \config_reg_r_reg[6]_14\ => nlms_system_write_INST_n_91,
      \config_reg_r_reg[6]_15\ => nlms_system_write_INST_n_92,
      \config_reg_r_reg[6]_16\ => nlms_system_write_INST_n_96,
      \config_reg_r_reg[6]_17\ => nlms_system_write_INST_n_97,
      \config_reg_r_reg[6]_18\ => nlms_system_write_INST_n_101,
      \config_reg_r_reg[6]_19\ => nlms_system_write_INST_n_102,
      \config_reg_r_reg[6]_2\ => nlms_system_write_INST_n_61,
      \config_reg_r_reg[6]_20\ => nlms_system_write_INST_n_106,
      \config_reg_r_reg[6]_21\ => nlms_system_write_INST_n_107,
      \config_reg_r_reg[6]_22\ => nlms_system_write_INST_n_111,
      \config_reg_r_reg[6]_23\ => nlms_system_write_INST_n_112,
      \config_reg_r_reg[6]_24\ => nlms_system_write_INST_n_116,
      \config_reg_r_reg[6]_25\ => nlms_system_write_INST_n_117,
      \config_reg_r_reg[6]_26\ => nlms_system_write_INST_n_121,
      \config_reg_r_reg[6]_27\ => nlms_system_write_INST_n_122,
      \config_reg_r_reg[6]_28\ => nlms_system_write_INST_n_126,
      \config_reg_r_reg[6]_29\ => nlms_system_write_INST_n_127,
      \config_reg_r_reg[6]_3\ => nlms_system_write_INST_n_62,
      \config_reg_r_reg[6]_30\ => nlms_system_write_INST_n_131,
      \config_reg_r_reg[6]_31\ => nlms_system_write_INST_n_132,
      \config_reg_r_reg[6]_4\ => nlms_system_write_INST_n_66,
      \config_reg_r_reg[6]_5\ => nlms_system_write_INST_n_67,
      \config_reg_r_reg[6]_6\ => nlms_system_write_INST_n_71,
      \config_reg_r_reg[6]_7\ => nlms_system_write_INST_n_72,
      \config_reg_r_reg[6]_8\ => nlms_system_write_INST_n_76,
      \config_reg_r_reg[6]_9\ => nlms_system_write_INST_n_77,
      \config_reg_r_reg[7]_0\ => nlms_system_write_INST_n_58,
      \config_reg_r_reg[7]_1\ => nlms_system_write_INST_n_59,
      \config_reg_r_reg[7]_10\ => nlms_system_write_INST_n_80,
      \config_reg_r_reg[7]_11\ => nlms_system_write_INST_n_83,
      \config_reg_r_reg[7]_12\ => nlms_system_write_INST_n_88,
      \config_reg_r_reg[7]_13\ => nlms_system_write_INST_n_89,
      \config_reg_r_reg[7]_14\ => nlms_system_write_INST_n_90,
      \config_reg_r_reg[7]_15\ => nlms_system_write_INST_n_93,
      \config_reg_r_reg[7]_16\ => nlms_system_write_INST_n_98,
      \config_reg_r_reg[7]_17\ => nlms_system_write_INST_n_99,
      \config_reg_r_reg[7]_18\ => nlms_system_write_INST_n_100,
      \config_reg_r_reg[7]_19\ => nlms_system_write_INST_n_103,
      \config_reg_r_reg[7]_2\ => nlms_system_write_INST_n_60,
      \config_reg_r_reg[7]_20\ => nlms_system_write_INST_n_108,
      \config_reg_r_reg[7]_21\ => nlms_system_write_INST_n_109,
      \config_reg_r_reg[7]_22\ => nlms_system_write_INST_n_110,
      \config_reg_r_reg[7]_23\ => nlms_system_write_INST_n_113,
      \config_reg_r_reg[7]_24\ => nlms_system_write_INST_n_118,
      \config_reg_r_reg[7]_25\ => nlms_system_write_INST_n_119,
      \config_reg_r_reg[7]_26\ => nlms_system_write_INST_n_120,
      \config_reg_r_reg[7]_27\ => nlms_system_write_INST_n_123,
      \config_reg_r_reg[7]_28\ => nlms_system_write_INST_n_128,
      \config_reg_r_reg[7]_29\ => nlms_system_write_INST_n_129,
      \config_reg_r_reg[7]_3\ => nlms_system_write_INST_n_63,
      \config_reg_r_reg[7]_30\ => nlms_system_write_INST_n_130,
      \config_reg_r_reg[7]_31\ => nlms_system_write_INST_n_133,
      \config_reg_r_reg[7]_4\ => nlms_system_write_INST_n_68,
      \config_reg_r_reg[7]_5\ => nlms_system_write_INST_n_69,
      \config_reg_r_reg[7]_6\ => nlms_system_write_INST_n_70,
      \config_reg_r_reg[7]_7\ => nlms_system_write_INST_n_73,
      \config_reg_r_reg[7]_8\ => nlms_system_write_INST_n_78,
      \config_reg_r_reg[7]_9\ => nlms_system_write_INST_n_79,
      \config_reg_r_reg[8]_0\(8 downto 5) => actual_input_bits(3 downto 0),
      \config_reg_r_reg[8]_0\(4) => x_fract,
      \config_reg_r_reg[8]_0\(3) => x_samples_u2,
      \config_reg_r_reg[8]_0\(2) => y_as_out,
      \config_reg_r_reg[8]_0\(1 downto 0) => operation(1 downto 0),
      \control_reg_r_reg[0]_0\ => nlms_system_write_INST_n_18,
      \fifo_raddr_r_reg[5]\ => nlms_int_buff_control_INST_n_31,
      \fifo_raddr_r_reg[6]\(4 downto 0) => fifo_raddr_r(6 downto 2),
      fifo_wptr_nxt_c2_carry(3 downto 0) => x_fifo_buff_waddr(6 downto 3),
      \h_buff_temp_buff_r_reg[0][15]_0\(15 downto 0) => \h_buff_system_wdata[0]_3\(15 downto 0),
      \h_buff_temp_buff_r_reg[1][15]_0\(15 downto 0) => \h_buff_system_wdata[1]_2\(15 downto 0),
      \h_buff_temp_buff_r_reg[2][15]_0\(15 downto 0) => \h_buff_system_wdata[2]_1\(15 downto 0),
      \h_buff_temp_buff_r_reg[3][15]_0\(15 downto 0) => \h_buff_system_wdata[3]_0\(15 downto 0),
      \h_buff_waddr_r_reg[4]_0\(4 downto 0) => h_buff_system_waddr(4 downto 0),
      h_buff_we_r_reg_0 => h_buff_system_we,
      \h_coefs_blocks_count_reg_r_reg[2]_0\ => nlms_system_write_INST_n_39,
      \h_coefs_blocks_count_reg_r_reg[2]_1\(2 downto 0) => h_coefs_blocks(2 downto 0),
      \h_coefs_blocks_count_reg_r_reg[3]_0\ => nlms_system_write_INST_n_41,
      \h_coefs_blocks_count_reg_r_reg[3]_1\ => nlms_system_write_INST_n_45,
      \h_coefs_blocks_count_reg_r_reg[3]_2\ => nlms_system_write_INST_n_46,
      \h_coefs_blocks_count_reg_r_reg[3]_3\(3) => nlms_system_write_INST_n_48,
      \h_coefs_blocks_count_reg_r_reg[3]_3\(2) => nlms_system_write_INST_n_49,
      \h_coefs_blocks_count_reg_r_reg[3]_3\(1) => nlms_system_write_INST_n_50,
      \h_coefs_blocks_count_reg_r_reg[3]_3\(0) => nlms_system_write_INST_n_51,
      \h_coefs_blocks_count_reg_r_reg[3]_4\(2) => nlms_system_write_INST_n_52,
      \h_coefs_blocks_count_reg_r_reg[3]_4\(1) => nlms_system_write_INST_n_53,
      \h_coefs_blocks_count_reg_r_reg[3]_4\(0) => nlms_system_write_INST_n_54,
      \h_coefs_blocks_count_reg_r_reg[4]_0\ => nlms_system_write_INST_n_47,
      main_flow_fsm_sate_r(2 downto 0) => main_flow_fsm_sate_r(2 downto 0),
      \mi_reg_r_reg[15]_0\(15 downto 0) => mi(15 downto 0),
      mul_0_a_u2_r => \multipliers_INST/mul_0_a_u2_r\,
      mul_0_a_u2_r_reg(0) => \multipliers_INST/mul_0/a_sign_nxt_c\(0),
      mul_0_b_u2_r => \multipliers_INST/mul_0_b_u2_r\,
      mul_0_b_u2_r_reg(0) => \multipliers_INST/mul_0/b_sign_nxt_c\(0),
      mul_1_a_u2_r => \multipliers_INST/mul_1_a_u2_r\,
      mul_1_a_u2_r_reg(0) => \multipliers_INST/mul_1/a_sign_nxt_c\(0),
      mul_1_b_u2_r => \multipliers_INST/mul_1_b_u2_r\,
      mul_1_b_u2_r_reg(0) => \multipliers_INST/mul_1/b_sign_nxt_c\(0),
      mul_n_a_u2_r => \multipliers_INST/mul_n_a_u2_r\,
      mul_n_a_u2_r_reg(0) => \multipliers_INST/MUL_N_GEN[3].mul_n/a_sign_nxt_c\(0),
      mul_n_b_fract_r_reg(0) => \multipliers_INST/MUL_N_GEN[2].mul_n/b_sign_nxt_c\(0),
      mul_n_b_fract_r_reg_0(0) => \multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_nxt_c\(0),
      mul_n_b_u2_r => \multipliers_INST/mul_n_b_u2_r\,
      out_written => out_written,
      performed_iters_en_c => performed_iters_en_c,
      \performed_iters_r_reg[5]\ => nlms_system_write_INST_n_20,
      start => start,
      x_fifo_last_read_c => \x_fifo_buff_INST/x_fifo_last_read_c\,
      x_fifo_last_read_d_r_reg => nlms_int_buff_control_INST_n_39,
      x_fifo_last_read_d_r_reg_0(2 downto 0) => fifo_read_samples_cnt_r(6 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper is
  port (
    bram_rst_a : in STD_LOGIC;
    bram_clk_a : in STD_LOGIC;
    bram_en_a : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rst_b : in STD_LOGIC;
    bram_clk_b : in STD_LOGIC;
    bram_en_b : in STD_LOGIC;
    bram_we_b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_b : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bram_rddata_b : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_wrdata_b : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute BRAM_ADDR_WIDTH : integer;
  attribute BRAM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper : entity is 12;
  attribute BRAM_DATA_WIDTH : integer;
  attribute BRAM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper : entity is 32;
  attribute LOG2_H_BUFF_HEIGHT : integer;
  attribute LOG2_H_BUFF_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper : entity is 7;
  attribute LOG2_NUM_MULS : integer;
  attribute LOG2_NUM_MULS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper : entity is 2;
  attribute LOG2_X_D_BUFF_HEIGHT : integer;
  attribute LOG2_X_D_BUFF_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper : entity is 7;
  attribute SAMPLE_Q_FORMAT : integer;
  attribute SAMPLE_Q_FORMAT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper : entity is 8;
  attribute SAMPLE_WIDTH : integer;
  attribute SAMPLE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper : entity is 16;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper is
  signal \<const0>\ : STD_LOGIC;
  signal DUT_n_16 : STD_LOGIC;
  signal DUT_n_17 : STD_LOGIC;
  signal \^bram_rddata_b\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/in_type_res_stage_out_valid_r\ : STD_LOGIC;
  signal \product_r_reg[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \product_r_reg[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \product_r_reg[15]_i_8_n_0\ : STD_LOGIC;
begin
  bram_rddata_a(31) <= \<const0>\;
  bram_rddata_a(30) <= \<const0>\;
  bram_rddata_a(29) <= \<const0>\;
  bram_rddata_a(28) <= \<const0>\;
  bram_rddata_a(27) <= \<const0>\;
  bram_rddata_a(26) <= \<const0>\;
  bram_rddata_a(25) <= \<const0>\;
  bram_rddata_a(24) <= \<const0>\;
  bram_rddata_a(23) <= \<const0>\;
  bram_rddata_a(22) <= \<const0>\;
  bram_rddata_a(21) <= \<const0>\;
  bram_rddata_a(20) <= \<const0>\;
  bram_rddata_a(19) <= \<const0>\;
  bram_rddata_a(18) <= \<const0>\;
  bram_rddata_a(17) <= \<const0>\;
  bram_rddata_a(16) <= \<const0>\;
  bram_rddata_a(15) <= \<const0>\;
  bram_rddata_a(14) <= \<const0>\;
  bram_rddata_a(13) <= \<const0>\;
  bram_rddata_a(12) <= \<const0>\;
  bram_rddata_a(11) <= \<const0>\;
  bram_rddata_a(10) <= \<const0>\;
  bram_rddata_a(9) <= \<const0>\;
  bram_rddata_a(8) <= \<const0>\;
  bram_rddata_a(7) <= \<const0>\;
  bram_rddata_a(6) <= \<const0>\;
  bram_rddata_a(5) <= \<const0>\;
  bram_rddata_a(4) <= \<const0>\;
  bram_rddata_a(3) <= \<const0>\;
  bram_rddata_a(2) <= \<const0>\;
  bram_rddata_a(1) <= \<const0>\;
  bram_rddata_a(0) <= \<const0>\;
  bram_rddata_b(31) <= \<const0>\;
  bram_rddata_b(30) <= \<const0>\;
  bram_rddata_b(29) <= \<const0>\;
  bram_rddata_b(28) <= \<const0>\;
  bram_rddata_b(27) <= \<const0>\;
  bram_rddata_b(26) <= \<const0>\;
  bram_rddata_b(25) <= \<const0>\;
  bram_rddata_b(24) <= \<const0>\;
  bram_rddata_b(23) <= \<const0>\;
  bram_rddata_b(22) <= \<const0>\;
  bram_rddata_b(21) <= \<const0>\;
  bram_rddata_b(20) <= \<const0>\;
  bram_rddata_b(19) <= \<const0>\;
  bram_rddata_b(18) <= \<const0>\;
  bram_rddata_b(17) <= \<const0>\;
  bram_rddata_b(16) <= \<const0>\;
  bram_rddata_b(15 downto 0) <= \^bram_rddata_b\(15 downto 0);
DUT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_top
     port map (
      bram_addr_a(9 downto 0) => bram_addr_a(11 downto 2),
      bram_addr_b(9 downto 0) => bram_addr_b(11 downto 2),
      bram_clk_a => bram_clk_a,
      bram_en_a => bram_en_a,
      bram_en_b => bram_en_b,
      bram_rddata_b(15 downto 0) => \^bram_rddata_b\(15 downto 0),
      bram_rst_a => bram_rst_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      bram_wrdata_a(15 downto 0) => bram_wrdata_a(15 downto 0),
      in_type_res_stage_out_valid_r => \nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/in_type_res_stage_out_valid_r\,
      in_type_res_stage_out_valid_r_reg => DUT_n_16,
      in_type_res_stage_out_valid_r_reg_0 => DUT_n_17,
      \product_r_reg[15]\ => \product_r_reg[15]_i_8_n_0\,
      \product_r_reg[15]_i_8__0\ => \product_r_reg[15]_i_8__0_n_0\,
      \product_r_reg[15]_i_8__1\ => \product_r_reg[15]_i_8__1_n_0\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\product_r_reg[15]_i_8\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => \nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/in_type_res_stage_out_valid_r\,
      CLR => bram_rst_a,
      D => '1',
      Q => \product_r_reg[15]_i_8_n_0\
    );
\product_r_reg[15]_i_8__0\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => DUT_n_16,
      Q => \product_r_reg[15]_i_8__0_n_0\
    );
\product_r_reg[15]_i_8__1\: unisim.vcomponents.FDCE
     port map (
      C => bram_clk_a,
      CE => '1',
      CLR => bram_rst_a,
      D => DUT_n_17,
      Q => \product_r_reg[15]_i_8__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    bram_rst_a : in STD_LOGIC;
    bram_clk_a : in STD_LOGIC;
    bram_en_a : in STD_LOGIC;
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bram_wrdata_a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rst_b : in STD_LOGIC;
    bram_clk_b : in STD_LOGIC;
    bram_en_b : in STD_LOGIC;
    bram_we_b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_b : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bram_rddata_b : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_wrdata_b : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_top_nlms_top_0_1,nlms_ip_packager_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "nlms_ip_packager_wrapper,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_rddata_b\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_bram_rddata_a_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_bram_rddata_b_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  attribute BRAM_ADDR_WIDTH : integer;
  attribute BRAM_ADDR_WIDTH of inst : label is 12;
  attribute BRAM_DATA_WIDTH : integer;
  attribute BRAM_DATA_WIDTH of inst : label is 32;
  attribute LOG2_H_BUFF_HEIGHT : integer;
  attribute LOG2_H_BUFF_HEIGHT of inst : label is 7;
  attribute LOG2_NUM_MULS : integer;
  attribute LOG2_NUM_MULS of inst : label is 2;
  attribute LOG2_X_D_BUFF_HEIGHT : integer;
  attribute LOG2_X_D_BUFF_HEIGHT of inst : label is 7;
  attribute SAMPLE_Q_FORMAT : integer;
  attribute SAMPLE_Q_FORMAT of inst : label is 8;
  attribute SAMPLE_WIDTH : integer;
  attribute SAMPLE_WIDTH of inst : label is 16;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of bram_clk_a : signal is "xilinx.com:interface:bram:1.0 BRAM_A CLK";
  attribute X_INTERFACE_INFO of bram_clk_b : signal is "xilinx.com:interface:bram:1.0 BRAM_B CLK";
  attribute X_INTERFACE_INFO of bram_en_a : signal is "xilinx.com:interface:bram:1.0 BRAM_A EN";
  attribute X_INTERFACE_INFO of bram_en_b : signal is "xilinx.com:interface:bram:1.0 BRAM_B EN";
  attribute X_INTERFACE_INFO of bram_rst_a : signal is "xilinx.com:interface:bram:1.0 BRAM_A RST";
  attribute X_INTERFACE_INFO of bram_rst_b : signal is "xilinx.com:interface:bram:1.0 BRAM_B RST";
  attribute X_INTERFACE_INFO of bram_addr_a : signal is "xilinx.com:interface:bram:1.0 BRAM_A ADDR";
  attribute X_INTERFACE_INFO of bram_addr_b : signal is "xilinx.com:interface:bram:1.0 BRAM_B ADDR";
  attribute X_INTERFACE_INFO of bram_rddata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_A DOUT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of bram_rddata_a : signal is "XIL_INTERFACENAME BRAM_A, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of bram_rddata_b : signal is "xilinx.com:interface:bram:1.0 BRAM_B DOUT";
  attribute X_INTERFACE_INFO of bram_we_a : signal is "xilinx.com:interface:bram:1.0 BRAM_A WE";
  attribute X_INTERFACE_INFO of bram_we_b : signal is "xilinx.com:interface:bram:1.0 BRAM_B WE";
  attribute X_INTERFACE_INFO of bram_wrdata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_A DIN";
  attribute X_INTERFACE_INFO of bram_wrdata_b : signal is "xilinx.com:interface:bram:1.0 BRAM_B DIN";
  attribute X_INTERFACE_PARAMETER of bram_wrdata_b : signal is "XIL_INTERFACENAME BRAM_B, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
begin
  bram_rddata_a(31) <= \<const0>\;
  bram_rddata_a(30) <= \<const0>\;
  bram_rddata_a(29) <= \<const0>\;
  bram_rddata_a(28) <= \<const0>\;
  bram_rddata_a(27) <= \<const0>\;
  bram_rddata_a(26) <= \<const0>\;
  bram_rddata_a(25) <= \<const0>\;
  bram_rddata_a(24) <= \<const0>\;
  bram_rddata_a(23) <= \<const0>\;
  bram_rddata_a(22) <= \<const0>\;
  bram_rddata_a(21) <= \<const0>\;
  bram_rddata_a(20) <= \<const0>\;
  bram_rddata_a(19) <= \<const0>\;
  bram_rddata_a(18) <= \<const0>\;
  bram_rddata_a(17) <= \<const0>\;
  bram_rddata_a(16) <= \<const0>\;
  bram_rddata_a(15) <= \<const0>\;
  bram_rddata_a(14) <= \<const0>\;
  bram_rddata_a(13) <= \<const0>\;
  bram_rddata_a(12) <= \<const0>\;
  bram_rddata_a(11) <= \<const0>\;
  bram_rddata_a(10) <= \<const0>\;
  bram_rddata_a(9) <= \<const0>\;
  bram_rddata_a(8) <= \<const0>\;
  bram_rddata_a(7) <= \<const0>\;
  bram_rddata_a(6) <= \<const0>\;
  bram_rddata_a(5) <= \<const0>\;
  bram_rddata_a(4) <= \<const0>\;
  bram_rddata_a(3) <= \<const0>\;
  bram_rddata_a(2) <= \<const0>\;
  bram_rddata_a(1) <= \<const0>\;
  bram_rddata_a(0) <= \<const0>\;
  bram_rddata_b(31) <= \<const0>\;
  bram_rddata_b(30) <= \<const0>\;
  bram_rddata_b(29) <= \<const0>\;
  bram_rddata_b(28) <= \<const0>\;
  bram_rddata_b(27) <= \<const0>\;
  bram_rddata_b(26) <= \<const0>\;
  bram_rddata_b(25) <= \<const0>\;
  bram_rddata_b(24) <= \<const0>\;
  bram_rddata_b(23) <= \<const0>\;
  bram_rddata_b(22) <= \<const0>\;
  bram_rddata_b(21) <= \<const0>\;
  bram_rddata_b(20) <= \<const0>\;
  bram_rddata_b(19) <= \<const0>\;
  bram_rddata_b(18) <= \<const0>\;
  bram_rddata_b(17) <= \<const0>\;
  bram_rddata_b(16) <= \<const0>\;
  bram_rddata_b(15 downto 0) <= \^bram_rddata_b\(15 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nlms_ip_packager_wrapper
     port map (
      bram_addr_a(11 downto 2) => bram_addr_a(11 downto 2),
      bram_addr_a(1 downto 0) => B"00",
      bram_addr_b(11 downto 2) => bram_addr_b(11 downto 2),
      bram_addr_b(1 downto 0) => B"00",
      bram_clk_a => bram_clk_a,
      bram_clk_b => '0',
      bram_en_a => bram_en_a,
      bram_en_b => bram_en_b,
      bram_rddata_a(31 downto 0) => NLW_inst_bram_rddata_a_UNCONNECTED(31 downto 0),
      bram_rddata_b(31 downto 16) => NLW_inst_bram_rddata_b_UNCONNECTED(31 downto 16),
      bram_rddata_b(15 downto 0) => \^bram_rddata_b\(15 downto 0),
      bram_rst_a => bram_rst_a,
      bram_rst_b => '0',
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      bram_we_b(3 downto 0) => B"0000",
      bram_wrdata_a(31 downto 16) => B"0000000000000000",
      bram_wrdata_a(15 downto 0) => bram_wrdata_a(15 downto 0),
      bram_wrdata_b(31 downto 0) => B"00000000000000000000000000000000"
    );
end STRUCTURE;
