{"id": "2510.25278", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2510.25278", "abs": "https://arxiv.org/abs/2510.25278", "authors": ["Kunming Shao", "Zhipeng Liao", "Jiangnan Yu", "Liang Zhao", "Qiwei Li", "Xijie Huang", "Jingyu He", "Fengshi Tian", "Yi Zou", "Xiaomeng Wang", "Tim Kwang-Ting Cheng", "Chi-Ying Tsui"], "title": "DIRC-RAG: Accelerating Edge RAG with Robust High-Density and High-Loading-Bandwidth Digital In-ReRAM Computation", "comment": "Accepted by 2025 IEEE/ACM ISLPED", "summary": "Retrieval-Augmented Generation (RAG) enhances large language models (LLMs) by\nintegrating external knowledge retrieval but faces challenges on edge devices\ndue to high storage, energy, and latency demands. Computing-in-Memory (CIM)\noffers a promising solution by storing document embeddings in CIM macros and\nenabling in-situ parallel retrievals but is constrained by either low memory\ndensity or limited computational accuracy. To address these challenges, we\npresent DIRCRAG, a novel edge RAG acceleration architecture leveraging Digital\nIn-ReRAM Computation (DIRC). DIRC integrates a high-density multi-level ReRAM\nsubarray with an SRAM cell, utilizing SRAM and differential sensing for robust\nReRAM readout and digital multiply-accumulate (MAC) operations. By storing all\ndocument embeddings within the CIM macro, DIRC achieves ultra-low-power,\nsingle-cycle data loading, substantially reducing both energy consumption and\nlatency compared to offchip DRAM. A query-stationary (QS) dataflow is supported\nfor RAG tasks, minimizing on-chip data movement and reducing SRAM buffer\nrequirements. We introduce error optimization for the DIRC ReRAM-SRAM cell by\nextracting the bit-wise spatial error distribution of the ReRAM subarray and\napplying targeted bit-wise data remapping. An error detection circuit is also\nimplemented to enhance readout resilience against deviceand circuit-level\nvariations. Simulation results demonstrate that DIRC-RAG under TSMC40nm process\nachieves an on-chip non-volatile memory density of 5.18Mb/mm2 and a throughput\nof 131 TOPS. It delivers a 4MB retrieval latency of 5.6{\\mu}s/query and an\nenergy consumption of 0.956{\\mu}J/query, while maintaining the retrieval\nprecision.", "AI": {"tldr": "DIRCRAG\u662f\u4e00\u79cd\u57fa\u4e8e\u6570\u5b57In-ReRAM\u8ba1\u7b97\u7684\u8fb9\u7f18RAG\u52a0\u901f\u67b6\u6784\uff0c\u901a\u8fc7\u96c6\u6210\u9ad8\u5bc6\u5ea6\u591a\u7ea7ReRAM\u5b50\u9635\u5217\u548cSRAM\u5355\u5143\uff0c\u5b9e\u73b0\u8d85\u4f4e\u529f\u8017\u3001\u5355\u5468\u671f\u6570\u636e\u52a0\u8f7d\uff0c\u663e\u8457\u964d\u4f4e\u80fd\u8017\u548c\u5ef6\u8fdf\u3002", "motivation": "\u89e3\u51b3\u8fb9\u7f18\u8bbe\u5907\u4e0aRAG\u7cfb\u7edf\u9762\u4e34\u7684\u9ad8\u5b58\u50a8\u3001\u9ad8\u80fd\u8017\u548c\u9ad8\u5ef6\u8fdf\u6311\u6218\uff0c\u540c\u65f6\u514b\u670d\u73b0\u6709CIM\u6280\u672f\u5185\u5b58\u5bc6\u5ea6\u4f4e\u6216\u8ba1\u7b97\u7cbe\u5ea6\u6709\u9650\u7684\u95ee\u9898\u3002", "method": "\u91c7\u7528\u6570\u5b57In-ReRAM\u8ba1\u7b97\u6280\u672f\uff0c\u7ed3\u5408ReRAM-SRAM\u5355\u5143\u5b58\u50a8\u6587\u6863\u5d4c\u5165\uff0c\u652f\u6301\u67e5\u8be2\u9759\u6b62\u6570\u636e\u6d41\uff0c\u5e76\u5f15\u5165\u8bef\u5dee\u4f18\u5316\u548c\u8bef\u5dee\u68c0\u6d4b\u7535\u8def\u3002", "result": "\u5728TSMC40nm\u5de5\u827a\u4e0b\u5b9e\u73b05.18Mb/mm\u00b2\u7684\u7247\u4e0a\u975e\u6613\u5931\u6027\u5185\u5b58\u5bc6\u5ea6\uff0c131 TOPS\u541e\u5410\u91cf\uff0c4MB\u68c0\u7d22\u5ef6\u8fdf5.6\u03bcs/\u67e5\u8be2\uff0c\u80fd\u80170.956\u03bcJ/\u67e5\u8be2\uff0c\u540c\u65f6\u4fdd\u6301\u68c0\u7d22\u7cbe\u5ea6\u3002", "conclusion": "DIRCRAG\u67b6\u6784\u6709\u6548\u89e3\u51b3\u4e86\u8fb9\u7f18RAG\u7cfb\u7edf\u7684\u6027\u80fd\u74f6\u9888\uff0c\u4e3a\u8fb9\u7f18AI\u5e94\u7528\u63d0\u4f9b\u4e86\u9ad8\u6548\u3001\u4f4e\u529f\u8017\u7684\u68c0\u7d22\u589e\u5f3a\u751f\u6210\u89e3\u51b3\u65b9\u6848\u3002"}}
