{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673077683984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673077683984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 13:18:03 2023 " "Processing started: Sat Jan 07 13:18:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673077683984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1673077683984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_xbee -c uart_xbee --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_xbee -c uart_xbee --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1673077683984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1673077684183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1673077684183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_sck ADC_SCK uart_xbee.v(27) " "Verilog HDL Declaration information at uart_xbee.v(27): object \"adc_sck\" differs only in case from object \"ADC_SCK\" in the same scope" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1673077690461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "led_1 LED_1 uart_xbee.v(29) " "Verilog HDL Declaration information at uart_xbee.v(29): object \"led_1\" differs only in case from object \"LED_1\" in the same scope" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1673077690461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "led_2 LED_2 uart_xbee.v(30) " "Verilog HDL Declaration information at uart_xbee.v(30): object \"led_2\" differs only in case from object \"LED_2\" in the same scope" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1673077690461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "led_3 LED_3 uart_xbee.v(33) " "Verilog HDL Declaration information at uart_xbee.v(33): object \"led_3\" differs only in case from object \"LED_3\" in the same scope" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1673077690461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_xbee.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_xbee.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "uart_xbee.v" "" { Text "E:/E-yantra/Task 2/uart_xbee/uart_xbee.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673077690462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673077690462 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "uart_xbee " "Top-level design entity \"uart_xbee\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1673077690481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E-yantra/Task 2/uart_xbee/output_files/uart_xbee.map.smsg " "Generated suppressed messages file E:/E-yantra/Task 2/uart_xbee/output_files/uart_xbee.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1673077690494 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673077690499 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 07 13:18:10 2023 " "Processing ended: Sat Jan 07 13:18:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673077690499 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673077690499 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673077690499 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1673077690499 ""}
