#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Apr 27 20:37:47 2024
# Process ID: 16068
# Current directory: E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1
# Command line: vivado.exe -log ODIN_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ODIN_design_wrapper.tcl -notrace
# Log file: E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1/ODIN_design_wrapper.vdi
# Journal file: E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1\vivado.jou
# Running On: DESKTOP-32F9FGL, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 24, Host memory: 34263 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/paral/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ODIN_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.355 ; gain = 161.172
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/AXI_SPI_LOADER_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/SPI_AXI_loader_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/vivado_projects/ip_repo/AXI_SPI_loader_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/AXI_SPI_loader_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/AER_bus_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/vivado_projects/ip_repo/AER_bus_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/AER_bus_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/downloaded_libraries/digilent/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.809 ; gain = 80.523
Command: link_design -top ODIN_design_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_AER_bus_0_0/ODIN_design_AER_bus_0_0.dcp' for cell 'ODIN_design_i/AER_bus_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_AXI_SPI_LOADER_0_0/ODIN_design_AXI_SPI_LOADER_0_0.dcp' for cell 'ODIN_design_i/AXI_SPI_LOADER_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_ODIN_0_0/ODIN_design_ODIN_0_0.dcp' for cell 'ODIN_design_i/ODIN_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_SPI_Master_0_0/ODIN_design_SPI_Master_0_0.dcp' for cell 'ODIN_design_i/SPI_Master_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/ODIN_design_axi_dma_0_0.dcp' for cell 'ODIN_design_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_processing_system7_0_0/ODIN_design_processing_system7_0_0.dcp' for cell 'ODIN_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_rst_ps7_0_100M_0/ODIN_design_rst_ps7_0_100M_0.dcp' for cell 'ODIN_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_system_ila_0_0/ODIN_design_system_ila_0_0.dcp' for cell 'ODIN_design_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_xbar_1/ODIN_design_xbar_1.dcp' for cell 'ODIN_design_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_auto_pc_0/ODIN_design_auto_pc_0.dcp' for cell 'ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_auto_us_0/ODIN_design_auto_us_0.dcp' for cell 'ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_auto_us_1/ODIN_design_auto_us_1.dcp' for cell 'ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_xbar_2/ODIN_design_xbar_2.dcp' for cell 'ODIN_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_auto_pc_1/ODIN_design_auto_pc_1.dcp' for cell 'ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1990.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ODIN_design_i/system_ila_0/inst/ila_lib UUID: 5653eff3-b7b3-5e65-a62a-ab2e6da66dd7 
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_processing_system7_0_0/ODIN_design_processing_system7_0_0.xdc] for cell 'ODIN_design_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_processing_system7_0_0/ODIN_design_processing_system7_0_0.xdc] for cell 'ODIN_design_i/processing_system7_0/inst'
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_rst_ps7_0_100M_0/ODIN_design_rst_ps7_0_100M_0_board.xdc] for cell 'ODIN_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_rst_ps7_0_100M_0/ODIN_design_rst_ps7_0_100M_0_board.xdc] for cell 'ODIN_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_rst_ps7_0_100M_0/ODIN_design_rst_ps7_0_100M_0.xdc] for cell 'ODIN_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_rst_ps7_0_100M_0/ODIN_design_rst_ps7_0_100M_0.xdc] for cell 'ODIN_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/ODIN_design_axi_dma_0_0.xdc] for cell 'ODIN_design_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/ODIN_design_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/ODIN_design_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/ODIN_design_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/ODIN_design_axi_dma_0_0.xdc] for cell 'ODIN_design_i/axi_dma_0/U0'
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ODIN_design_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ODIN_design_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'ODIN_design_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'ODIN_design_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io[26]'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io[27]'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io[28]'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSIO'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOSI'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCK'. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/vivado_projects/ODIN_272/ODIN_272.srcs/constrs_1/imports/ODIN_EEC272/PYNQ-Z1_C.xdc]
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/ODIN_design_axi_dma_0_0_clocks.xdc] for cell 'ODIN_design_i/axi_dma_0/U0'
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/ODIN_design_axi_dma_0_0_clocks.xdc] for cell 'ODIN_design_i/axi_dma_0/U0'
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_auto_us_0/ODIN_design_auto_us_0_clocks.xdc] for cell 'ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_auto_us_0/ODIN_design_auto_us_0_clocks.xdc] for cell 'ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_auto_us_1/ODIN_design_auto_us_1_clocks.xdc] for cell 'ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_auto_us_1/ODIN_design_auto_us_1_clocks.xdc] for cell 'ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2152.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

31 Infos, 17 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2152.852 ; gain = 656.043
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2180.781 ; gain = 27.930

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19eee70d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2734.371 ; gain = 553.590

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = eebc4f3560c6e3cd.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = dea41039bb4c226b.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 3108.684 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: c3257843

Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 3108.684 ; gain = 20.988

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 78 inverters resulting in an inversion of 719 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2221cae48

Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 3108.684 ; gain = 20.988
INFO: [Opt 31-389] Phase Retarget created 365 cells and removed 491 cells
INFO: [Opt 31-1021] In phase Retarget, 131 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 11 load pin(s).
Phase 3 Constant propagation | Checksum: 1fde2f32e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 3108.684 ; gain = 20.988
INFO: [Opt 31-389] Phase Constant propagation created 305 cells and removed 1274 cells
INFO: [Opt 31-1021] In phase Constant propagation, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1babf9f42

Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3108.684 ; gain = 20.988
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 848 cells
INFO: [Opt 31-1021] In phase Sweep, 1529 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG_inst to drive 391 load(s) on clock net ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1fe0e9101

Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 3108.684 ; gain = 20.988
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 189970ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3108.684 ; gain = 20.988
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: d9cd868e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3108.684 ; gain = 20.988
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             365  |             491  |                                            131  |
|  Constant propagation         |             305  |            1274  |                                             99  |
|  Sweep                        |               0  |             848  |                                           1529  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            113  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3108.684 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 171f4d9a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3108.684 ; gain = 20.988

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1999d335f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 3269.969 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1999d335f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3269.969 ; gain = 161.285

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1999d335f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3269.969 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3269.969 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1663423c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3269.969 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 29 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 3269.969 ; gain = 1117.117
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-4] Executing : report_drc -file ODIN_design_wrapper_drc_opted.rpt -pb ODIN_design_wrapper_drc_opted.pb -rpx ODIN_design_wrapper_drc_opted.rpx
Command: report_drc -file ODIN_design_wrapper_drc_opted.rpt -pb ODIN_design_wrapper_drc_opted.pb -rpx ODIN_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1/ODIN_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3269.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1/ODIN_design_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3269.969 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c1187de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3269.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1323c1bf8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cd82b5c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cd82b5c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3269.969 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cd82b5c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1de8a9563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0d3cb06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0d3cb06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14bc68ebc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 746 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 9, two critical 0, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 339 nets or LUTs. Breaked 9 LUTs, combined 330 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3269.969 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |            330  |                   339  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |            330  |                   339  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1422d874e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3269.969 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 131b7653b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3269.969 ; gain = 0.000
Phase 2 Global Placement | Checksum: 131b7653b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1727d1745

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e7b14f53

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 217064d93

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bed97e36

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2203c588e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24d56f49e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2c9d2030e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2d02768e1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3269.969 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2d02768e1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3269.969 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a9899fca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.099 | TNS=-1.102 |
Phase 1 Physical Synthesis Initialization | Checksum: 24c49676e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.969 . Memory (MB): peak = 3272.305 ; gain = 2.336
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24c49676e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3273.273 ; gain = 3.305
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a9899fca

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3273.273 ; gain = 3.305

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.596. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18fb4b0d5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.102 ; gain = 33.133

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.102 ; gain = 33.133
Phase 4.1 Post Commit Optimization | Checksum: 18fb4b0d5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.102 ; gain = 33.133

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18fb4b0d5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.102 ; gain = 33.133

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18fb4b0d5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.102 ; gain = 33.133
Phase 4.3 Placer Reporting | Checksum: 18fb4b0d5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.102 ; gain = 33.133

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3303.102 ; gain = 0.000

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.102 ; gain = 33.133
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ffc9d7f4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3303.102 ; gain = 33.133
Ending Placer Task | Checksum: d84ae915

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3303.102 ; gain = 33.133
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 29 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.102 ; gain = 33.133
INFO: [runtcl-4] Executing : report_io -file ODIN_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3303.102 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ODIN_design_wrapper_utilization_placed.rpt -pb ODIN_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ODIN_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3303.102 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3327.520 ; gain = 24.418
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1/ODIN_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3327.520 ; gain = 24.418
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.672 ; gain = 6.152
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 29 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.621 ; gain = 38.949
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1/ODIN_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a4b1a93d ConstDB: 0 ShapeSum: 33993fd8 RouteDB: 0
Post Restoration Checksum: NetGraph: e5363db3 | NumContArr: a9b8ce5a | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1a7f961ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 3502.762 ; gain = 107.703

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a7f961ba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3502.762 ; gain = 107.703

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a7f961ba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3502.762 ; gain = 107.703
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: eabd2989

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3519.047 ; gain = 123.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.563  | TNS=0.000  | WHS=-0.189 | THS=-257.949|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 148e4cf79

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3519.047 ; gain = 123.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.563  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 155cdbe3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3526.625 ; gain = 131.566

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000673087 %
  Global Horizontal Routing Utilization  = 0.000169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18091
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18091
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16fa98251

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3526.625 ; gain = 131.566

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16fa98251

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3526.625 ; gain = 131.566
Phase 3 Initial Routing | Checksum: 13570c4f2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 3526.625 ; gain = 131.566

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3694
 Number of Nodes with overlaps = 1201
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.822 | TNS=-127.006| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b0c1dcc9

Time (s): cpu = 00:01:31 ; elapsed = 00:01:16 . Memory (MB): peak = 3526.625 ; gain = 131.566

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3853
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.612 | TNS=-56.360| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17e3a8fc0

Time (s): cpu = 00:02:17 ; elapsed = 00:01:47 . Memory (MB): peak = 3531.988 ; gain = 136.930

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4424
 Number of Nodes with overlaps = 983
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.471 | TNS=-18.445| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e30ff5ae

Time (s): cpu = 00:02:55 ; elapsed = 00:02:12 . Memory (MB): peak = 3532.645 ; gain = 137.586
Phase 4 Rip-up And Reroute | Checksum: e30ff5ae

Time (s): cpu = 00:02:55 ; elapsed = 00:02:12 . Memory (MB): peak = 3532.645 ; gain = 137.586

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d996b7aa

Time (s): cpu = 00:02:57 ; elapsed = 00:02:13 . Memory (MB): peak = 3532.645 ; gain = 137.586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.458 | TNS=-15.907| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 212a04579

Time (s): cpu = 00:02:58 ; elapsed = 00:02:14 . Memory (MB): peak = 3547.746 ; gain = 152.688

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 212a04579

Time (s): cpu = 00:02:58 ; elapsed = 00:02:14 . Memory (MB): peak = 3547.746 ; gain = 152.688
Phase 5 Delay and Skew Optimization | Checksum: 212a04579

Time (s): cpu = 00:02:58 ; elapsed = 00:02:14 . Memory (MB): peak = 3547.746 ; gain = 152.688

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20a83d632

Time (s): cpu = 00:03:00 ; elapsed = 00:02:15 . Memory (MB): peak = 3547.746 ; gain = 152.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.406 | TNS=-11.647| WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 176e36fff

Time (s): cpu = 00:03:00 ; elapsed = 00:02:15 . Memory (MB): peak = 3547.746 ; gain = 152.688
Phase 6 Post Hold Fix | Checksum: 176e36fff

Time (s): cpu = 00:03:00 ; elapsed = 00:02:15 . Memory (MB): peak = 3547.746 ; gain = 152.688

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.19157 %
  Global Horizontal Routing Utilization  = 4.63337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 183548211

Time (s): cpu = 00:03:00 ; elapsed = 00:02:15 . Memory (MB): peak = 3547.746 ; gain = 152.688

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 183548211

Time (s): cpu = 00:03:00 ; elapsed = 00:02:15 . Memory (MB): peak = 3547.746 ; gain = 152.688

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13897a219

Time (s): cpu = 00:03:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3547.746 ; gain = 152.688

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.406 | TNS=-11.647| WHS=0.027  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13897a219

Time (s): cpu = 00:03:03 ; elapsed = 00:02:18 . Memory (MB): peak = 3547.746 ; gain = 152.688
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 6a869e26

Time (s): cpu = 00:03:04 ; elapsed = 00:02:18 . Memory (MB): peak = 3547.746 ; gain = 152.688

Time (s): cpu = 00:03:04 ; elapsed = 00:02:18 . Memory (MB): peak = 3547.746 ; gain = 152.688

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 30 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:07 ; elapsed = 00:02:20 . Memory (MB): peak = 3547.746 ; gain = 175.125
INFO: [runtcl-4] Executing : report_drc -file ODIN_design_wrapper_drc_routed.rpt -pb ODIN_design_wrapper_drc_routed.pb -rpx ODIN_design_wrapper_drc_routed.rpx
Command: report_drc -file ODIN_design_wrapper_drc_routed.rpt -pb ODIN_design_wrapper_drc_routed.pb -rpx ODIN_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1/ODIN_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ODIN_design_wrapper_methodology_drc_routed.rpt -pb ODIN_design_wrapper_methodology_drc_routed.pb -rpx ODIN_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ODIN_design_wrapper_methodology_drc_routed.rpt -pb ODIN_design_wrapper_methodology_drc_routed.pb -rpx ODIN_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1/ODIN_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3618.965 ; gain = 71.219
INFO: [runtcl-4] Executing : report_power -file ODIN_design_wrapper_power_routed.rpt -pb ODIN_design_wrapper_power_summary_routed.pb -rpx ODIN_design_wrapper_power_routed.rpx
Command: report_power -file ODIN_design_wrapper_power_routed.rpt -pb ODIN_design_wrapper_power_summary_routed.pb -rpx ODIN_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
154 Infos, 31 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3637.059 ; gain = 18.094
INFO: [runtcl-4] Executing : report_route_status -file ODIN_design_wrapper_route_status.rpt -pb ODIN_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ODIN_design_wrapper_timing_summary_routed.rpt -pb ODIN_design_wrapper_timing_summary_routed.pb -rpx ODIN_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ODIN_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ODIN_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ODIN_design_wrapper_bus_skew_routed.rpt -pb ODIN_design_wrapper_bus_skew_routed.pb -rpx ODIN_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3681.840 ; gain = 14.965
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/ODIN_272/ODIN_272.runs/impl_1/ODIN_design_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force ODIN_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/controller_0/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/controller_0/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/read_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/read_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/read_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/read_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/read_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/read_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/read_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/read_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/read_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/read_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/read_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0 has an input control pin ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/ADDRARDADDR[12] (net: ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CTRL_NEURMEM_ADDR[7]) which is driven by a register (ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/read_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 64 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 50 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ODIN_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 4246.809 ; gain = 564.969
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 20:43:23 2024...
