============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 10 2021  02:26:38 am
  Module:                 Simpler_Cipher_Decryption
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin              Type      Fanout  Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)             launch                                   0 R 
CT_address_reg[0]/CLK                              0             0 R 
CT_address_reg[0]/Q     DFFSNQ_X1      14  15.0   26   +25      25 R 
CT/address[0] 
  g114755/I                                             +0      25   
  g114755/ZN            INV_X1          8   8.7   17   +15      40 F 
  g114600/A2                                            +0      40   
  g114600/ZN            NOR2_X2        88  79.5  108   +63     102 R 
  g114589/I                                             +0     102   
  g114589/ZN            INV_X1          1   3.3   23   +14     117 F 
  g114587/I                                             +0     117   
  g114587/ZN            INV_X4        130 117.0   50   +35     152 R 
  g113956/B1                                            +0     152   
  g113956/ZN            AOI22_X1        1   0.9   17   +11     162 F 
  g112551/A1                                            +0     162   
  g112551/ZN            NAND4_X1        1   0.9    8    +6     168 R 
  g110291/B1                                            +0     168   
  g110291/ZN            AOI22_X1        1   0.9   16    +5     173 F 
  g106102/A2                                            +0     173   
  g106102/ZN            NAND4_X1        1   0.9    7    +6     180 R 
  g106068/B1                                            +0     180   
  g106068/ZN            AOI22_X1        1   0.9    9    +5     185 F 
  g106057/A1                                            +0     185   
  g106057/ZN            NAND3_X1        1   0.6    4    +4     189 R 
  q_reg[5]/D            DFFSNQ_X1                       +0     189   
  q_reg[5]/CLK          setup                      0    +9     197 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                200 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       3ps 
Start-point  : CT_address_reg[0]/CLK
End-point    : CT/q_reg[5]/D
