#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 11 20:02:10 2019
# Process ID: 9487
# Current directory: /home/lyc/Vivado/lab3/Queue/Queue.runs/synth_1
# Command line: vivado -log Queue.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Queue.tcl
# Log file: /home/lyc/Vivado/lab3/Queue/Queue.runs/synth_1/Queue.vds
# Journal file: /home/lyc/Vivado/lab3/Queue/Queue.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Queue.tcl -notrace
Command: synth_design -top Queue -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9541 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1389.238 ; gain = 0.000 ; free physical = 1311 ; free virtual = 6714
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/new/Queue.v:23]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/lyc/Vivado/lab3/Queue/Queue.runs/synth_1/.Xil/Vivado-9487-YC-YOGA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/lyc/Vivado/lab3/Queue/Queue.runs/synth_1/.Xil/Vivado-9487-YC-YOGA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'FrequencyDivision' [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/Vivado/FrequencyDivision.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyDivision' (2#1) [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/Vivado/FrequencyDivision.v:23]
INFO: [Synth 8-6157] synthesizing module 'SegmentPulse' [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/new/SegmentPulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SegmentPulse' (3#1) [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/new/SegmentPulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:23]
	Parameter M bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register Register_reg[4] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[5] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[6] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[7] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[8] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[9] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[10] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[11] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[12] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[13] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[14] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
WARNING: [Synth 8-5788] Register Register_reg[15] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/imports/new/RegisterFile.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Read_Address_0' does not match port width (4) of module 'RegisterFile' [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/new/Queue.v:43]
WARNING: [Synth 8-689] width (32) of port connection 'Read_Address_1' does not match port width (4) of module 'RegisterFile' [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/new/Queue.v:43]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_7Segment' [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/new/BCD_to_7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_7Segment' (5#1) [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/new/BCD_to_7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (6#1) [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/new/Queue.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.480 ; gain = 24.242 ; free physical = 1322 ; free virtual = 6726
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.480 ; gain = 24.242 ; free physical = 1323 ; free virtual = 6726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.480 ; gain = 24.242 ; free physical = 1323 ; free virtual = 6726
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK100MHZ_to_5MHZ'
Finished Parsing XDC File [/home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK100MHZ_to_5MHZ'
Parsing XDC File [/home/lyc/Vivado/lab3/Queue/Queue.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/lyc/Vivado/lab3/Queue/Queue.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lyc/Vivado/lab3/Queue/Queue.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Queue_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Queue_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.340 ; gain = 0.000 ; free physical = 1058 ; free virtual = 6461
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.340 ; gain = 0.000 ; free physical = 1059 ; free virtual = 6462
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.340 ; gain = 0.000 ; free physical = 1059 ; free virtual = 6462
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.340 ; gain = 0.000 ; free physical = 1059 ; free virtual = 6462
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1754.340 ; gain = 365.102 ; free physical = 1137 ; free virtual = 6540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1754.340 ; gain = 365.102 ; free physical = 1137 ; free virtual = 6540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/lyc/Vivado/lab3/Queue/Queue.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK100MHZ_to_5MHZ. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1754.340 ; gain = 365.102 ; free physical = 1138 ; free virtual = 6541
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Register_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Register_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Display0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Display0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Display0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Display0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Display0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Display0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Display0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Display0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1754.340 ; gain = 365.102 ; free physical = 1129 ; free virtual = 6532
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module FrequencyDivision 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CLK5MHZ_to_1sPulse/pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'QUEUE/Register_reg[10][0]' (FDE) to 'QUEUE/Register_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'QUEUE/Register_reg[11][0]' (FDE) to 'QUEUE/Register_reg[9][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\QUEUE/Register_reg[9][0] )
INFO: [Synth 8-3886] merging instance 'QUEUE/Register_reg[10][2]' (FDE) to 'QUEUE/Register_reg[11][2]'
INFO: [Synth 8-3886] merging instance 'QUEUE/Register_reg[11][2]' (FDE) to 'QUEUE/Register_reg[9][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\QUEUE/Register_reg[9][2] )
INFO: [Synth 8-3886] merging instance 'QUEUE/Register_reg[10][1]' (FDE) to 'QUEUE/Register_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'QUEUE/Register_reg[11][1]' (FDE) to 'QUEUE/Register_reg[9][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\QUEUE/Register_reg[9][1] )
INFO: [Synth 8-3886] merging instance 'QUEUE/Register_reg[10][3]' (FDE) to 'QUEUE/Register_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'QUEUE/Register_reg[11][3]' (FDE) to 'QUEUE/Register_reg[9][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\QUEUE/Register_reg[9][3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1754.340 ; gain = 365.102 ; free physical = 1116 ; free virtual = 6521
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK100MHZ_to_5MHZ/clk_out1' to pin 'CLK100MHZ_to_5MHZ/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1754.340 ; gain = 365.102 ; free physical = 992 ; free virtual = 6397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 980 ; free virtual = 6385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 979 ; free virtual = 6385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 982 ; free virtual = 6387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 982 ; free virtual = 6387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 982 ; free virtual = 6387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 982 ; free virtual = 6387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 982 ; free virtual = 6387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 982 ; free virtual = 6387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    11|
|4     |LUT2      |    33|
|5     |LUT3      |    13|
|6     |LUT4      |    18|
|7     |LUT5      |    17|
|8     |LUT6      |    57|
|9     |FDCE      |    11|
|10    |FDPE      |    12|
|11    |FDRE      |    42|
|12    |FDSE      |    20|
|13    |IBUF      |     7|
|14    |OBUF      |    22|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------+------------------+------+
|      |Instance                     |Module            |Cells |
+------+-----------------------------+------------------+------+
|1     |top                          |                  |   265|
|2     |  CLK100MHZ_to_SegmentChoose |SegmentPulse      |    54|
|3     |  CLK5MHZ_to_1sPulse         |FrequencyDivision |    72|
|4     |  QUEUE                      |RegisterFile      |    86|
+------+-----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.348 ; gain = 381.109 ; free physical = 982 ; free virtual = 6387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1770.348 ; gain = 40.250 ; free physical = 1039 ; free virtual = 6444
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.355 ; gain = 381.109 ; free physical = 1039 ; free virtual = 6444
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.355 ; gain = 0.000 ; free physical = 981 ; free virtual = 6387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.355 ; gain = 381.375 ; free physical = 1039 ; free virtual = 6444
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.355 ; gain = 0.000 ; free physical = 1039 ; free virtual = 6444
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lyc/Vivado/lab3/Queue/Queue.runs/synth_1/Queue.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Queue_utilization_synth.rpt -pb Queue_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 20:02:35 2019...
