===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.1698 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.6369 ( 20.5%)    4.6369 ( 25.5%)  FIR Parser
    8.5727 ( 37.9%)    6.0118 ( 33.1%)  'firrtl.circuit' Pipeline
    1.6457 (  7.3%)    0.8229 (  4.5%)    'firrtl.module' Pipeline
    1.4107 (  6.2%)    0.7076 (  3.9%)      CSE
    0.0021 (  0.0%)    0.0016 (  0.0%)        (A) DominanceInfo
    0.2308 (  1.0%)    0.1179 (  0.6%)      LowerCHIRRTL
    0.1510 (  0.7%)    0.1510 (  0.8%)    InferWidths
    0.6150 (  2.7%)    0.6150 (  3.4%)    InferResets
    0.0478 (  0.2%)    0.0478 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0459 (  0.2%)    0.0459 (  0.3%)    PrefixModules
    0.4526 (  2.0%)    0.4526 (  2.5%)    LowerFIRRTLTypes
    2.3610 ( 10.4%)    1.1814 (  6.5%)    'firrtl.module' Pipeline
    0.7558 (  3.3%)    0.3960 (  2.2%)      ExpandWhens
    1.6006 (  7.1%)    0.8198 (  4.5%)      Canonicalizer
    0.2521 (  1.1%)    0.2521 (  1.4%)    Inliner
    1.5435 (  6.8%)    1.5435 (  8.5%)    IMConstProp
    0.0433 (  0.2%)    0.0433 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.1168 (  4.9%)    0.5584 (  3.1%)    'firrtl.module' Pipeline
    1.1142 (  4.9%)    0.5572 (  3.1%)      Canonicalizer
    0.2285 (  1.0%)    0.2285 (  1.3%)    CreateSiFiveMetadata
    0.1539 (  0.7%)    0.1539 (  0.8%)    EmitOMIR
    0.0509 (  0.2%)    0.0509 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.4287 (  6.3%)    1.4287 (  7.9%)  LowerFIRRTLToHW
    0.3542 (  1.6%)    0.3542 (  1.9%)  HWMemSimImpl
    3.8342 ( 16.9%)    1.9176 ( 10.6%)  'hw.module' Pipeline
    0.0907 (  0.4%)    0.0480 (  0.3%)    HWCleanup
    1.0520 (  4.6%)    0.5558 (  3.1%)    CSE
    0.0015 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    2.1265 (  9.4%)    1.0778 (  5.9%)    Canonicalizer
    0.0199 (  0.1%)    0.0101 (  0.1%)    HWLegalizeModules
    0.5308 (  2.3%)    0.2777 (  1.5%)    PrettifyVerilog
    3.8104 ( 16.8%)    3.8104 ( 21.0%)  ExportVerilog
    0.0064 (  0.0%)    0.0064 (  0.0%)  Rest
   22.6472 (100.0%)   18.1698 (100.0%)  Total

{
  totalTime: 18.214,
  maxMemory: 804143104
}
