#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue May 14 02:27:56 2019
# Process ID: 10840
# Current directory: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9904 Z:\CS-401-1-CompArch\MP4\CU_DPU_test2_io\CU_DPU.xpr
# Log file: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/vivado.log
# Journal file: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 875.145 ; gain = 143.773
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 14 02:37:27 2019] Launched synth_1...
Run output will be captured here: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1016.879 ; gain = 89.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/computer_top.vhd:31]
INFO: [Synth 8-3491] module 'display_hex' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/display_hex.vhd:5' bound to instance 'display' of component 'display_hex' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/computer_top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'display_hex' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/display_hex.vhd:17]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/display_hex.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'display_hex' (1#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/display_hex.vhd:17]
INFO: [Synth 8-3491] module 'processor_top' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor_top.vhd:6' bound to instance 'proc1' of component 'processor_top' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/computer_top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'processor_top' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor_top.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'processor' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor.vhd:14' bound to instance 'processor1' of component 'processor' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor_top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'processor' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'control_unit' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/control_unit.vhd:5' bound to instance 'cont' of component 'control_unit' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor.vhd:59]
INFO: [Synth 8-638] synthesizing module 'control_unit' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/control_unit.vhd:15]
INFO: [Synth 8-3491] module 'main_decoder' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/main_decoder.vhd:6' bound to instance 'main_dc' of component 'main_decoder' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/control_unit.vhd:29]
INFO: [Synth 8-638] synthesizing module 'main_decoder' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/main_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'main_decoder' (2#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/main_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (3#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/control_unit.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'data_path' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:7' bound to instance 'dp' of component 'data_path' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor.vhd:66]
INFO: [Synth 8-638] synthesizing module 'data_path' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:22]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/flipflop.vhd:5' bound to instance 'pcreg' of component 'flopr' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:94]
INFO: [Synth 8-638] synthesizing module 'flopr' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/flipflop.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/flipflop.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:95]
INFO: [Synth 8-638] synthesizing module 'adder' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/shiftleft2.vhd:7' bound to instance 'immsh' of component 'sl2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sl2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/shiftleft2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/shiftleft2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:97]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:98]
INFO: [Synth 8-638] synthesizing module 'mux2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:4' bound to instance 'pcmux' of component 'mux2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:99]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/registerfile.vhd:11' bound to instance 'rf' of component 'regfile' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-638] synthesizing module 'regfile' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/registerfile.vhd:23]
	Parameter width bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'instr' is read in the process but is not in the sensitivity list [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/registerfile.vhd:47]
WARNING: [Synth 8-614] signal 'ra1' is read in the process but is not in the sensitivity list [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/registerfile.vhd:47]
WARNING: [Synth 8-614] signal 'ra2' is read in the process but is not in the sensitivity list [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/registerfile.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/registerfile.vhd:23]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:4' bound to instance 'wrmux' of component 'mux2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:11]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:4' bound to instance 'resmux' of component 'mux2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/signextender.vhd:5' bound to instance 'se' of component 'signext' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:118]
INFO: [Synth 8-638] synthesizing module 'signext' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/signextender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/signextender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mux2.vhd:4' bound to instance 'srcbmux' of component 'mux2' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:121]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/alu.vhd:11' bound to instance 'mainalu' of component 'alu' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:125]
INFO: [Synth 8-638] synthesizing module 'alu' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/alu.vhd:21]
	Parameter width bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net modd in module/entity alu does not have driver. [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/alu.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'data_path' (11#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/data_path.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'processor' (12#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor_top.vhd:59]
INFO: [Synth 8-638] synthesizing module 'imem' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor_top.vhd:60]
INFO: [Synth 8-638] synthesizing module 'dmem' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/mem_data.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'processor_top' (15#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/processor_top.vhd:18]
INFO: [Synth 8-3491] module 'PmodJSTK_Demo' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK_Demo.vhd:43' bound to instance 'joystick' of component 'PmodJSTK_Demo' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/computer_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'PmodJSTK_Demo' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-3491] module 'PmodJSTK' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK.vhd:25' bound to instance 'PmodJSTK_Int' of component 'PmodJSTK' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK_Demo.vhd:133]
INFO: [Synth 8-638] synthesizing module 'PmodJSTK' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK.vhd:37]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK.vhd:115]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (16#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK.vhd:131]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/spiMode0.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (17#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/spiMode0.vhd:55]
INFO: [Synth 8-3491] module 'ClkDiv_66_67kHz' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ClkDiv_66_67kHz.vhd:24' bound to instance 'SerialClock' of component 'ClkDiv_66_67kHz' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_66_67kHz' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ClkDiv_66_67kHz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_66_67kHz' (18#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ClkDiv_66_67kHz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'PmodJSTK' (19#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK.vhd:37]
INFO: [Synth 8-3491] module 'ssdCtrl' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ssdCtrl.vhd:32' bound to instance 'DispCtrl' of component 'ssdCtrl' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK_Demo.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ssdCtrl' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ssdCtrl.vhd:40]
INFO: [Synth 8-3491] module 'Binary_To_BCD' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/Binary_To_BCD.vhd:33' bound to instance 'BtoBCD' of component 'Binary_To_BCD' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ssdCtrl.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Binary_To_BCD' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/Binary_To_BCD.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Binary_To_BCD' (20#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/Binary_To_BCD.vhd:41]
INFO: [Synth 8-226] default block is never used [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ssdCtrl.vhd:103]
INFO: [Synth 8-226] default block is never used [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ssdCtrl.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'ssdCtrl' (21#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ssdCtrl.vhd:40]
INFO: [Synth 8-3491] module 'ClkDiv_5Hz' declared at 'Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ClkDiv_5Hz.vhd:24' bound to instance 'genSndRec' of component 'ClkDiv_5Hz' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK_Demo.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_5Hz' [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ClkDiv_5Hz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_5Hz' (22#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/ClkDiv_5Hz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'PmodJSTK_Demo' (23#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'computer_top' (24#1) [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/sources_1/new/computer_top.vhd:31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design regfile has unconnected port ra1[7]
WARNING: [Synth 8-3331] design regfile has unconnected port ra1[6]
WARNING: [Synth 8-3331] design regfile has unconnected port ra1[5]
WARNING: [Synth 8-3331] design regfile has unconnected port ra2[7]
WARNING: [Synth 8-3331] design regfile has unconnected port ra2[6]
WARNING: [Synth 8-3331] design regfile has unconnected port ra2[5]
WARNING: [Synth 8-3331] design regfile has unconnected port wa3[7]
WARNING: [Synth 8-3331] design regfile has unconnected port wa3[6]
WARNING: [Synth 8-3331] design regfile has unconnected port wa3[5]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[23]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[22]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[21]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[15]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[14]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[13]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[12]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[11]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[10]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[9]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[8]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[7]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[6]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[5]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[4]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[3]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[2]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[1]
WARNING: [Synth 8-3331] design regfile has unconnected port instr[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design computer_top has unconnected port LED[11]
WARNING: [Synth 8-3331] design computer_top has unconnected port LED[7]
WARNING: [Synth 8-3331] design computer_top has unconnected port LED[6]
WARNING: [Synth 8-3331] design computer_top has unconnected port LED[5]
WARNING: [Synth 8-3331] design computer_top has unconnected port LED[4]
WARNING: [Synth 8-3331] design computer_top has unconnected port BTNC
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[15]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[12]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[8]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[7]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[3]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[2]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[1]
WARNING: [Synth 8-3331] design computer_top has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1056.703 ; gain = 129.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.703 ; gain = 129.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.703 ; gain = 129.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/constrs_1/imports/z/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset2'. [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/constrs_1/imports/z/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/constrs_1/imports/z/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.srcs/constrs_1/imports/z/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.055 ; gain = 494.723
87 Infos, 81 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.055 ; gain = 494.723
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 14 02:43:05 2019] Launched synth_1...
Run output will be captured here: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue May 14 02:44:02 2019] Launched impl_1...
Run output will be captured here: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 14 02:46:11 2019] Launched impl_1...
Run output will be captured here: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BEA5A
set_property PROGRAM.FILE {Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/impl_1/computer_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/impl_1/computer_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_run' was cancelled
launch_runs synth_1 -jobs 8
[Tue May 14 03:14:32 2019] Launched synth_1...
Run output will be captured here: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue May 14 03:26:52 2019] Launched impl_1...
Run output will be captured here: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 14 03:28:30 2019] Launched impl_1...
Run output will be captured here: Z:/CS-401-1-CompArch/MP4/CU_DPU_test2_io/CU_DPU.runs/impl_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 14 03:31:32 2019...
