
*** Running vivado
    with args -log Main_menu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_menu.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Main_menu.tcl -notrace
Command: synth_design -top Main_menu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 377.805 ; gain = 121.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main_menu' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:118]
INFO: [Synth 8-6157] synthesizing module 'StudentA' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/StudentA.v:22]
INFO: [Synth 8-6157] synthesizing module 'my_clk_divider' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/my_clk_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_clk_divider' (1#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/my_clk_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'find_volume_level' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/find_volume_level.v:23]
INFO: [Synth 8-6155] done synthesizing module 'find_volume_level' (2#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/find_volume_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_seg_an_led' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/display_seg_an_led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_seg_an_led' (3#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/display_seg_an_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Input' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Audio_Input.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Input' (4#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Audio_Input.v:25]
INFO: [Synth 8-6155] done synthesizing module 'StudentA' (5#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/StudentA.v:22]
WARNING: [Synth 8-689] width (7) of port connection 'seg' does not match port width (8) of module 'StudentA' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:281]
INFO: [Synth 8-6157] synthesizing module 'StudentB' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/StudentB.v:23]
INFO: [Synth 8-6157] synthesizing module 'B_Task_Run' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:1]
	Parameter max_vol bound to: 12'b111111111111 
	Parameter half_vol bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'clk_instance' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/clk_instance.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_instance' (6#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/clk_instance.v:23]
INFO: [Synth 8-6157] synthesizing module 'B_Task' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task.v:23]
INFO: [Synth 8-6155] done synthesizing module 'B_Task' (7#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task.v:23]
INFO: [Synth 8-638] synthesizing module 'Audio_Output' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Audio_Output.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Audio_Output' (8#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Audio_Output.vhd:63]
WARNING: [Synth 8-350] instance 'DAC2' of module 'Audio_Output' requires 10 connections, but only 7 given [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
INFO: [Synth 8-6155] done synthesizing module 'B_Task_Run' (9#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:1]
INFO: [Synth 8-6155] done synthesizing module 'StudentB' (10#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/StudentB.v:23]
INFO: [Synth 8-6157] synthesizing module 'StudentC' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/StudentC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Pixel_toXY' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/pixel_XY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_toXY' (11#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/pixel_XY.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Oled_DisplayOriginal.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Oled_DisplayOriginal.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Oled_DisplayOriginal.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Oled_DisplayOriginal.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (12#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Oled_DisplayOriginal.v:36]
INFO: [Synth 8-6155] done synthesizing module 'StudentC' (13#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/StudentC.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'xpos' does not match port width (12) of module 'StudentC' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:288]
INFO: [Synth 8-6157] synthesizing module 'StudentD' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Top_Student_D.v:14]
INFO: [Synth 8-6157] synthesizing module 'Group_seven_seg_individual' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Group_seven_seg_D.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Group_seven_seg_individual' (14#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Group_seven_seg_D.v:23]
WARNING: [Synth 8-350] instance 'makenum' of module 'Group_seven_seg_individual' requires 8 connections, but only 6 given [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Top_Student_D.v:31]
INFO: [Synth 8-6157] synthesizing module 'Oled_Switch_Number_D' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Oled_Number_Display_D.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Switch_Number_D' (15#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Oled_Number_Display_D.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StudentD' (16#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Top_Student_D.v:14]
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Top_Student.v:14]
INFO: [Synth 8-6157] synthesizing module 'Group_seven_seg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/group_oled.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Group_seven_seg' (17#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/group_oled.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Switch_Number' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/oled_number_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Switch_Number' (18#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/oled_number_display.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'sw' does not match port width (10) of module 'Oled_Switch_Number' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Top_Student.v:63]
INFO: [Synth 8-6157] synthesizing module 'Group_Task_7Seg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Group_Task_7Seg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Group_Task_7Seg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Group_Task_7Seg' (19#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Group_Task_7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (20#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Top_Student.v:14]
INFO: [Synth 8-6157] synthesizing module 'paint_app' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_app.v:14]
INFO: [Synth 8-6157] synthesizing module 'paint_application' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:229]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:243]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:267]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:275]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:298]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:308]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:314]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:378]
INFO: [Synth 8-6155] done synthesizing module 'paint_application' (21#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:23]
INFO: [Synth 8-6155] done synthesizing module 'paint_app' (22#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_app.v:14]
INFO: [Synth 8-6157] synthesizing module 'toneMenu' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:22]
	Parameter P bound to: 7'b0001100 
	Parameter L bound to: 7'b1000111 
	Parameter A bound to: 7'b0001000 
	Parameter Y bound to: 7'b0010001 
	Parameter S bound to: 7'b0010010 
	Parameter E bound to: 7'b0000110 
	Parameter T bound to: 7'b1001110 
	Parameter U bound to: 7'b1000001 
	Parameter F bound to: 7'b0001110 
	Parameter R bound to: 7'b0000100 
	Parameter Q bound to: 7'b0010100 
	Parameter C bound to: 7'b1000110 
	Parameter N bound to: 7'b1001000 
	Parameter B bound to: 7'b0000000 
	Parameter K bound to: 7'b0001010 
	Parameter D bound to: 7'b1100000 
	Parameter I bound to: 7'b1001111 
	Parameter O bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'toneSetter' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:178]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:208]
WARNING: [Synth 8-567] referenced signal 'initial_value' should be on the sensitivity list [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:208]
INFO: [Synth 8-6155] done synthesizing module 'toneSetter' (23#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneSetter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:179]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:219]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:219]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:314]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:334]
INFO: [Synth 8-6157] synthesizing module 'tonePlay' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/tonePlay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tonePlay' (24#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/tonePlay.v:23]
WARNING: [Synth 8-350] instance 'logic' of module 'tonePlay' requires 8 connections, but only 7 given [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:417]
INFO: [Synth 8-6155] done synthesizing module 'toneMenu' (25#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:22]
INFO: [Synth 8-6157] synthesizing module 'kedrian' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:15]
	Parameter THRESHOLD bound to: 90 - type: integer 
	Parameter MINIMUM_NOISE bound to: 2075 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'display_count_on_seg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/display_count_on_seg.v:23]
WARNING: [Synth 8-6014] Unused sequential element oneth_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/display_count_on_seg.v:33]
WARNING: [Synth 8-6014] Unused sequential element tenth_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/display_count_on_seg.v:34]
WARNING: [Synth 8-6014] Unused sequential element hundredth_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/display_count_on_seg.v:35]
WARNING: [Synth 8-6014] Unused sequential element thousandth_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/display_count_on_seg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'display_count_on_seg' (26#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/display_count_on_seg.v:23]
WARNING: [Synth 8-6090] variable 'correct_percentage' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:138]
WARNING: [Synth 8-6090] variable 'white_noise_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:139]
WARNING: [Synth 8-6090] variable 'white_noise_db' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:140]
WARNING: [Synth 8-6090] variable 'white_noise_input' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:141]
WARNING: [Synth 8-6090] variable 'out_word_flag' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:142]
WARNING: [Synth 8-6014] Unused sequential element amplitude_difference_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:103]
WARNING: [Synth 8-6014] Unused sequential element white_noise_count_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:116]
WARNING: [Synth 8-6014] Unused sequential element correct_count_max_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:137]
WARNING: [Synth 8-3848] Net led10 in module/entity kedrian does not have driver. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:16]
WARNING: [Synth 8-3848] Net led11 in module/entity kedrian does not have driver. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:16]
WARNING: [Synth 8-3848] Net led12 in module/entity kedrian does not have driver. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:16]
INFO: [Synth 8-6155] done synthesizing module 'kedrian' (27#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:15]
INFO: [Synth 8-6157] synthesizing module 'animate_venusaur' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:23]
	Parameter pixelgap bound to: 1152 - type: integer 
	Parameter topgap bound to: 287 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Oled_DisplayModified' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 64 - type: integer 
	Parameter StateWidth bound to: 6 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Oled_Display.v:356]
INFO: [Synth 8-6155] done synthesizing module 'Oled_DisplayModified' (28#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-689] width (8) of port connection 'brightness' does not match port width (9) of module 'Oled_DisplayModified' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:55]
INFO: [Synth 8-6157] synthesizing module 'venusaurcharge' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/venusaurcharge.v:14]
INFO: [Synth 8-6155] done synthesizing module 'venusaurcharge' (29#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/venusaurcharge.v:14]
INFO: [Synth 8-6157] synthesizing module 'rain' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/rain.v:14]
INFO: [Synth 8-6155] done synthesizing module 'rain' (30#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/rain.v:14]
INFO: [Synth 8-6157] synthesizing module 'circle' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:23]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:73]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:99]
WARNING: [Synth 8-6014] Unused sequential element toggle_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:68]
INFO: [Synth 8-6155] done synthesizing module 'circle' (31#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'reset' does not match port width (2) of module 'circle' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:60]
WARNING: [Synth 8-689] width (8) of port connection 'counter' does not match port width (9) of module 'circle' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:60]
INFO: [Synth 8-6157] synthesizing module 'shooting' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/shooting.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shooting' (32#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/shooting.v:14]
INFO: [Synth 8-6157] synthesizing module 'crack' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/crack.v:14]
INFO: [Synth 8-6155] done synthesizing module 'crack' (33#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/crack.v:14]
INFO: [Synth 8-6157] synthesizing module 'crackinv' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/crackinv.v:14]
INFO: [Synth 8-6155] done synthesizing module 'crackinv' (34#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/crackinv.v:14]
INFO: [Synth 8-6157] synthesizing module 'venusaurhappy' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/venusaurhappy.v:14]
INFO: [Synth 8-6155] done synthesizing module 'venusaurhappy' (35#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/venusaurhappy.v:14]
INFO: [Synth 8-6157] synthesizing module 'message' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/message.v:14]
INFO: [Synth 8-6155] done synthesizing module 'message' (36#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/message.v:14]
INFO: [Synth 8-6157] synthesizing module 'alternatebeam' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/alternatebeam.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alternatebeam' (37#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/alternatebeam.v:14]
INFO: [Synth 8-6157] synthesizing module 'angry' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/stressmenu.v:14]
INFO: [Synth 8-6155] done synthesizing module 'angry' (38#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/stressmenu.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'angry' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:67]
INFO: [Synth 8-6157] synthesizing module 'sad' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/sad.v:14]
INFO: [Synth 8-6155] done synthesizing module 'sad' (39#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/sad.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'sad' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:68]
INFO: [Synth 8-6157] synthesizing module 'mood' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/mood.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mood' (40#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/mood.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'mood' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:69]
INFO: [Synth 8-6157] synthesizing module 'hell' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/hell.v:14]
INFO: [Synth 8-6155] done synthesizing module 'hell' (41#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/hell.v:14]
INFO: [Synth 8-6157] synthesizing module 'clown' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/clown.v:14]
INFO: [Synth 8-6155] done synthesizing module 'clown' (42#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/clown.v:14]
INFO: [Synth 8-6155] done synthesizing module 'animate_venusaur' (43#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:23]
INFO: [Synth 8-6157] synthesizing module 'MorseTest' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/MorseTest.v:23]
INFO: [Synth 8-6157] synthesizing module 'MorseLogic' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/MorseLogic.v:23]
	Parameter threshold bound to: 12'b100001100110 
	Parameter is_one bound to: 12'b000100011000 
INFO: [Synth 8-6155] done synthesizing module 'MorseLogic' (44#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/MorseLogic.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'sample' does not match port width (2) of module 'MorseLogic' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/MorseTest.v:47]
INFO: [Synth 8-6157] synthesizing module 'Morse_Oled' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Morse_Oled.v:23]
	Parameter firstpixel_firstbox bound to: 13'b0000011000000 
WARNING: [Synth 8-567] referenced signal 'pixel_y' should be on the sensitivity list [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Morse_Oled.v:100]
WARNING: [Synth 8-567] referenced signal 'reset_flag' should be on the sensitivity list [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Morse_Oled.v:100]
WARNING: [Synth 8-567] referenced signal 'pixel_x' should be on the sensitivity list [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Morse_Oled.v:100]
INFO: [Synth 8-6155] done synthesizing module 'Morse_Oled' (45#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Morse_Oled.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MorseTest' (46#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/MorseTest.v:23]
INFO: [Synth 8-6157] synthesizing module 'Menu' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:23]
	Parameter pixelgap bound to: 1152 - type: integer 
	Parameter topgap bound to: 287 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tasks' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/task.v:14]
INFO: [Synth 8-6155] done synthesizing module 'tasks' (47#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/task.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'tasks' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:98]
INFO: [Synth 8-6157] synthesizing module 'improvementScreen' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/improvement.v:14]
INFO: [Synth 8-6155] done synthesizing module 'improvementScreen' (48#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/improvement.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'improvementScreen' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:99]
INFO: [Synth 8-6157] synthesizing module 'menu_UI_student_A' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_A.v:14]
INFO: [Synth 8-6155] done synthesizing module 'menu_UI_student_A' (49#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_A.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'menu_UI_student_A' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:100]
INFO: [Synth 8-6157] synthesizing module 'menu_UI_student_B' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_B.v:14]
INFO: [Synth 8-6155] done synthesizing module 'menu_UI_student_B' (50#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_B.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'menu_UI_student_B' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:101]
INFO: [Synth 8-6157] synthesizing module 'menu_UI_student_C' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_C.v:14]
INFO: [Synth 8-6155] done synthesizing module 'menu_UI_student_C' (51#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_C.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'menu_UI_student_C' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:102]
INFO: [Synth 8-6157] synthesizing module 'menu_UI_student_D' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_D.v:14]
INFO: [Synth 8-6155] done synthesizing module 'menu_UI_student_D' (52#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_D.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'menu_UI_student_D' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:103]
INFO: [Synth 8-6157] synthesizing module 'menu_UI_student_G' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_G.v:14]
INFO: [Synth 8-6155] done synthesizing module 'menu_UI_student_G' (53#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/menu_UI_student_G.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'menu_UI_student_G' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:104]
INFO: [Synth 8-6157] synthesizing module 'paint' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint.v:14]
INFO: [Synth 8-6155] done synthesizing module 'paint' (54#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'paint' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:105]
INFO: [Synth 8-6157] synthesizing module 'music' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/music.v:14]
INFO: [Synth 8-6155] done synthesizing module 'music' (55#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/music.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'music' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:106]
INFO: [Synth 8-6157] synthesizing module 'recognition' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/recognition.v:14]
INFO: [Synth 8-6155] done synthesizing module 'recognition' (56#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/recognition.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'recognition' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:107]
INFO: [Synth 8-6157] synthesizing module 'animate' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate.v:14]
INFO: [Synth 8-6155] done synthesizing module 'animate' (57#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'animate' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:108]
INFO: [Synth 8-6157] synthesizing module 'morsecode' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/morsecode.v:14]
INFO: [Synth 8-6155] done synthesizing module 'morsecode' (58#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/morsecode.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (11) of module 'morsecode' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:109]
INFO: [Synth 8-6157] synthesizing module 'BackButton' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/BackButton.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BackButton' (59#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/BackButton.v:14]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (12) of module 'BackButton' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:110]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:332]
INFO: [Synth 8-6155] done synthesizing module 'Menu' (60#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Menu.v:23]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (61#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (62#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
WARNING: [Synth 8-350] instance 'mouse' of module 'MouseCtl' requires 16 connections, but only 11 given [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:332]
WARNING: [Synth 8-6014] Unused sequential element xpos_state_reg[3] was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:153]
WARNING: [Synth 8-6014] Unused sequential element ypos_state_reg[9] was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:154]
WARNING: [Synth 8-6014] Unused sequential element ypos_state_reg[3] was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:154]
INFO: [Synth 8-6155] done synthesizing module 'Main_menu' (63#1) [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:23]
WARNING: [Synth 8-3331] design Menu has unconnected port JA[2]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[15]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[14]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[13]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[12]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[11]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[10]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[9]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[8]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[7]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[6]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[5]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[4]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[3]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[2]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[1]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[0]
WARNING: [Synth 8-3331] design Menu has unconnected port right
WARNING: [Synth 8-3331] design Menu has unconnected port middle
WARNING: [Synth 8-3331] design Morse_Oled has unconnected port JC[2]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[14]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[13]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[12]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[11]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[10]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[9]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[8]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[7]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[6]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[5]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[4]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[3]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[2]
WARNING: [Synth 8-3331] design MorseLogic has unconnected port sw[1]
WARNING: [Synth 8-3331] design circle has unconnected port right
WARNING: [Synth 8-3331] design circle has unconnected port middle
WARNING: [Synth 8-3331] design circle has unconnected port xpos[11]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[10]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[9]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[8]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[7]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[6]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[5]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[4]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[3]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[2]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[1]
WARNING: [Synth 8-3331] design circle has unconnected port xpos[0]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[11]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[10]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[9]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[8]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[7]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[6]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[5]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[4]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[3]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[2]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[1]
WARNING: [Synth 8-3331] design circle has unconnected port ypos[0]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port JC[2]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[15]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[14]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[13]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[12]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[11]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[10]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[9]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[8]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[7]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[6]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[5]
WARNING: [Synth 8-3331] design animate_venusaur has unconnected port sw[4]
WARNING: [Synth 8-3331] design kedrian has unconnected port led10
WARNING: [Synth 8-3331] design kedrian has unconnected port led11
WARNING: [Synth 8-3331] design kedrian has unconnected port led12
WARNING: [Synth 8-3331] design B_Task_Run has unconnected port J[7]
WARNING: [Synth 8-3331] design B_Task_Run has unconnected port J[6]
WARNING: [Synth 8-3331] design B_Task_Run has unconnected port J[5]
WARNING: [Synth 8-3331] design B_Task_Run has unconnected port J[4]
WARNING: [Synth 8-3331] design tonePlay has unconnected port playing
WARNING: [Synth 8-3331] design toneSetter has unconnected port clock
WARNING: [Synth 8-3331] design toneSetter has unconnected port btnC
WARNING: [Synth 8-3331] design paint_application has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port led[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design StudentD has unconnected port JC[2]
WARNING: [Synth 8-3331] design StudentC has unconnected port JC[2]
WARNING: [Synth 8-3331] design StudentA has unconnected port sw1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 599.996 ; gain = 343.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[11] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[10] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[9] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[8] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[7] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[6] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[5] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[4] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[3] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[2] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[1] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:DATA2[0] to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin DAC2:RST to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/B_Task_Run.v:35]
WARNING: [Synth 8-3295] tying undriven pin tone:sw to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/tonePlay.v:65]
WARNING: [Synth 8-3295] tying undriven pin mouse:rst to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:332]
WARNING: [Synth 8-3295] tying undriven pin mouse:setx to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:332]
WARNING: [Synth 8-3295] tying undriven pin mouse:sety to constant 0 [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:332]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 599.996 ; gain = 343.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 599.996 ; gain = 343.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_menu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_menu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 911.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 911.738 ; gain = 655.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 911.738 ; gain = 655.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 911.738 ; gain = 655.117
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_per_input0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "peak_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Audio_Output'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'Group_Task_7Seg'
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count_per_input0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "peak_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "volume" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ypos_adjusted" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "click_time_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pen_thickness" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ypos_adjusted" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "click_time_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pen_thickness" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "xpos_adjusted1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xpos_adjusted1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xpos_adjusted1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'toneSetter'
INFO: [Synth 8-5544] ROM "num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "frequency" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "playing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "menu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_change" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frequency" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "playing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "menu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_change" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element playing_curr_reg_rep was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:387]
WARNING: [Synth 8-6014] Unused sequential element playing_curr_reg_rep was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:387]
WARNING: [Synth 8-6014] Unused sequential element playing_curr_reg_rep was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:387]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:103]
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_word_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element compare_index_amp_db_reg_rep was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:91]
WARNING: [Synth 8-6014] Unused sequential element compare_index_amp_in_reg_rep was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:91]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_DisplayModified'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/venusaurcharge.v:18]
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/rain.v:18]
WARNING: [Synth 8-6014] Unused sequential element xdist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:103]
WARNING: [Synth 8-6014] Unused sequential element ydist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:109]
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/shooting.v:18]
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/crack.v:17]
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/crackinv.v:17]
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/venusaurhappy.v:17]
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/alternatebeam.v:18]
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/hell.v:18]
WARNING: [Synth 8-6014] Unused sequential element oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/clown.v:18]
INFO: [Synth 8-5544] ROM "brightness" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextlevel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "nextlevel" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nextlevel" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sample_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_sample" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "letter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "letter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "screen" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displaycounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sw_state_reg[1]' and it is trimmed from '16' to '2' bits. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'sw_state_reg[2]' and it is trimmed from '16' to '1' bits. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'sw_state_reg[3]' and it is trimmed from '16' to '1' bits. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'sw_state_reg[6]' and it is trimmed from '16' to '3' bits. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Main_menu.v:121]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                shiftout |                             0010 |                               01
                syncdata |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Audio_Output'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             1111
                 iSTATE0 |                               01 |                             1110
                 iSTATE1 |                               10 |                             1011
                 iSTATE2 |                               11 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'Group_Task_7Seg'
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Group_Task_7Seg.v:74]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             1111
                 iSTATE0 |                              001 |                             1110
                 iSTATE1 |                              010 |                             1101
                 iSTATE2 |                              011 |                             1011
                 iSTATE3 |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'toneSetter'
WARNING: [Synth 8-327] inferring latch for variable 'edit_reg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'seg0_reg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:158]
WARNING: [Synth 8-327] inferring latch for variable 'seg1_reg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_reg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'seg3_reg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/toneMenu.v:155]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000000000000000000000010000 |                           000000
                   Reset | 00000000010000000000000000000000 |                           000001
            ReleaseReset | 00000000000000000100000000000000 |                           000011
            EnableDriver | 00000000000000001000000000000000 |                           000010
              DisplayOff | 00000000000000100000000000000000 |                           000110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                           000111
            SetStartLine | 00001000000000000000000000000000 |                           000101
               SetOffset | 00000000000000000000000000000001 |                           000100
        SetNormalDisplay | 00000000000000000000000000000010 |                           001100
       SetMultiplexRatio | 00000000000000000000010000000000 |                           001101
  SetMasterConfiguration | 00000000000000000000000000000100 |                           001111
        DisablePowerSave | 00000000000000000000000000001000 |                           001110
          SetPhaseAdjust | 00000000000000000000000010000000 |                           001010
         SetDisplayClock | 00000000100000000000000000000000 |                           001011
     SetSecondPrechargeA | 00000001000000000000000000000000 |                           001001
     SetSecondPrechargeB | 10000000000000000000000000000000 |                           001000
     SetSecondPrechargeC | 00010000000000000000000000000000 |                           011000
       SetPrechargeLevel | 00000010000000000000000000000000 |                           011001
                SetVCOMH | 00000000000010000000000000000000 |                           011011
        SetMasterCurrent | 00000000000100000000000000000000 |                           011010
        DisableScrolling | 00000000000000000000000100000000 |                           011100
             ClearScreen | 00000000000000000000001000000000 |                           010100
                   VccEn | 00100000000000000000000000000000 |                           010101
               DisplayOn | 00000000001000000000000000000000 |                           010111
        PrepareNextFrame | 00000000000001000000000000000000 |                           010110
           SetColAddress | 00000000000000000010000000000000 |                           010010
           SetRowAddress | 00000000000000000000100000000000 |                           010011
            SetContrastA | 00000000000000000001000000000000 |                           011110
            SetContrastB | 01000000000000000000000000000000 |                           011111
            SetContrastC | 00000000000000000000000000100000 |                           011101
           WaitNextFrame | 00000000000000000000000001000000 |                           010001
               SendPixel | 00000000000000010000000000000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_DisplayModified'
WARNING: [Synth 8-327] inferring latch for variable 'box_pixel_reg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/Morse_Oled.v:117]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 911.738 ; gain = 655.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Menu__GB0       |           1|     40880|
|2     |Menu__GB1       |           1|     12072|
|3     |Menu__GB2       |           1|     15018|
|4     |Main_menu__GCB0 |           1|     24876|
|5     |Main_menu__GCB1 |           1|      9312|
|6     |Main_menu__GCB2 |           1|     31167|
|7     |Main_menu__GCB3 |           1|     27261|
|8     |Main_menu__GCB4 |           1|     25749|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 19    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 11    
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 18    
	   3 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 16    
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 14    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 7     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 58    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 31    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 44    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 118   
+---RAMs : 
	              68K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
	              208 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 9     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 22    
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 20    
	  32 Input     32 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 26    
	   4 Input     26 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 3     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 27    
	  17 Input     17 Bit        Muxes := 1     
	 164 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 199   
	 461 Input     16 Bit        Muxes := 1     
	 186 Input     16 Bit        Muxes := 1     
	 193 Input     16 Bit        Muxes := 1     
	 444 Input     16 Bit        Muxes := 1     
	 237 Input     16 Bit        Muxes := 1     
	 412 Input     16 Bit        Muxes := 1     
	 300 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	 323 Input     16 Bit        Muxes := 1     
	 339 Input     16 Bit        Muxes := 2     
	 396 Input     16 Bit        Muxes := 1     
	 344 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	  51 Input     16 Bit        Muxes := 2     
	  56 Input     16 Bit        Muxes := 1     
	  35 Input     16 Bit        Muxes := 2     
	  39 Input     16 Bit        Muxes := 2     
	  30 Input     16 Bit        Muxes := 1     
	  50 Input     16 Bit        Muxes := 1     
	  45 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	  27 Input     16 Bit        Muxes := 2     
	  41 Input     16 Bit        Muxes := 3     
	  55 Input     16 Bit        Muxes := 1     
	  49 Input     16 Bit        Muxes := 1     
	  57 Input     16 Bit        Muxes := 1     
	  37 Input     16 Bit        Muxes := 1     
	  62 Input     16 Bit        Muxes := 1     
	  46 Input     16 Bit        Muxes := 1     
	  34 Input     16 Bit        Muxes := 2     
	  47 Input     16 Bit        Muxes := 1     
	  53 Input     16 Bit        Muxes := 1     
	 769 Input     16 Bit        Muxes := 1     
	 226 Input     16 Bit        Muxes := 1     
	 141 Input     16 Bit        Muxes := 1     
	 243 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	 184 Input     16 Bit        Muxes := 8     
	 129 Input     16 Bit        Muxes := 4     
	 130 Input     16 Bit        Muxes := 4     
	 212 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	 183 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 55    
	   3 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 19    
	  11 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 35    
	   5 Input      8 Bit        Muxes := 8     
	  15 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 3     
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 33    
	   6 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 9     
	   7 Input      7 Bit        Muxes := 4     
	  32 Input      6 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 9     
	  11 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 230   
	  32 Input      5 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 82    
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 9     
	  10 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 456   
	   5 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 22    
	   6 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 17    
	  37 Input      1 Bit        Muxes := 20    
	  32 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main_menu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 16    
Module my_clk_divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tasks 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 164 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module improvementScreen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 461 Input     16 Bit        Muxes := 1     
Module paint 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 186 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module music 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 193 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module recognition 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 444 Input     16 Bit        Muxes := 1     
Module animate 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 237 Input     16 Bit        Muxes := 1     
Module morsecode 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 412 Input     16 Bit        Muxes := 1     
Module BackButton 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 300 Input     16 Bit        Muxes := 1     
Module menu_UI_student_C 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 323 Input     16 Bit        Muxes := 1     
Module menu_UI_student_A 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 339 Input     16 Bit        Muxes := 1     
Module Oled_Display__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module menu_UI_student_G 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 396 Input     16 Bit        Muxes := 1     
Module menu_UI_student_D 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 339 Input     16 Bit        Muxes := 1     
Module menu_UI_student_B 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 344 Input     16 Bit        Muxes := 1     
Module Menu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 25    
	   4 Input     26 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 3     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 29    
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 41    
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module my_clk_divider__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module find_volume_level 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module display_seg_an_led 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module Audio_Input__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module StudentA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display_count_on_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 35    
	   5 Input      8 Bit        Muxes := 8     
	  15 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   5 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module Audio_Input__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module kedrian 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module clk_instance__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Group_seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 1     
Module Oled_Switch_Number 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
Module clk_instance__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module find_volume_level__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module Audio_Input__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module clk_instance__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module B_Task__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Audio_Output__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module B_Task_Run__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
Module clk_instance__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Group_Task_7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clk_instance__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module toneSetter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 16    
	   4 Input     12 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module clk_instance__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module B_Task__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Audio_Output__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module B_Task_Run__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
Module tonePlay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module toneMenu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              208 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 21    
	   7 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module clk_instance__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Input 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module MorseLogic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 2     
Module my_clk_divider__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Morse_Oled 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 40    
+---Muxes : 
	  51 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 26    
	  56 Input     16 Bit        Muxes := 1     
	  35 Input     16 Bit        Muxes := 2     
	  39 Input     16 Bit        Muxes := 2     
	  30 Input     16 Bit        Muxes := 1     
	  50 Input     16 Bit        Muxes := 1     
	  45 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	  27 Input     16 Bit        Muxes := 2     
	  41 Input     16 Bit        Muxes := 3     
	  55 Input     16 Bit        Muxes := 1     
	  49 Input     16 Bit        Muxes := 1     
	  57 Input     16 Bit        Muxes := 1     
	  37 Input     16 Bit        Muxes := 1     
	  62 Input     16 Bit        Muxes := 1     
	  46 Input     16 Bit        Muxes := 1     
	  34 Input     16 Bit        Muxes := 2     
	  47 Input     16 Bit        Muxes := 1     
	  53 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 207   
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 243   
Module MorseTest 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module my_clk_divider__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Group_seven_seg_individual 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module Oled_Switch_Number_D 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
Module StudentD 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module my_clk_divider__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_DisplayModified 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  32 Input      1 Bit        Muxes := 3     
Module venusaurcharge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rain 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module my_clk_divider__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_clk_divider__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module circle 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 3     
Module shooting 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module crack 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module crackinv 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module venusaurhappy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module message 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 769 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module alternatebeam 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module angry 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 226 Input     16 Bit        Muxes := 1     
Module sad 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 141 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module mood 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 243 Input     16 Bit        Muxes := 1     
Module hell 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module clown 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module animate_venusaur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module clk_instance__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_instance 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module B_Task 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Audio_Output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module B_Task_Run 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
Module my_clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module paint_application 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---RAMs : 
	              68K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 105   
	 184 Input     16 Bit        Muxes := 8     
	 129 Input     16 Bit        Muxes := 4     
	 130 Input     16 Bit        Muxes := 4     
	 212 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	 183 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 11    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module paint_app 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module my_clk_divider__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module StudentC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_20kHz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_25MHz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_0p4s/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_50M/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_20k/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_f/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_tf/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
DSP Report: Generating DSP flag_expected, operation Mode is: (C:0xffffffffffff)+(D+(A:0x64))*(B:0xc350).
DSP Report: operator flag_expected is absorbed into DSP flag_expected.
DSP Report: operator flag_expected0 is absorbed into DSP flag_expected.
DSP Report: operator flag_expected1 is absorbed into DSP flag_expected.
DSP Report: Generating DSP duration_count, operation Mode is: (C:0xffffffffffff)+(A:0xc350)*B.
DSP Report: operator duration_count is absorbed into DSP duration_count.
DSP Report: operator duration_count0 is absorbed into DSP duration_count.
INFO: [Synth 8-5545] ROM "clk_25MHz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_20kHz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_0p4s/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Main_menu has unconnected port JA[2]
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[0]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[1]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[2]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[3]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[4]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[5]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[6]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[7]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[8]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/logic/tone/audio_out_reg[9]' (FD) to 'i_1/impr_b/logic/tone/audio_out_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_24/\impr_b/logic/flag_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_24/\impr_b/logic/flag_count_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/seg0_reg[5]' (LD) to 'i_1/impr_b/seg2_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/impr_b/seg1_reg[5]' (LD) to 'i_1/impr_b/seg2_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\impr_b/state_reg[3] )
WARNING: [Synth 8-6014] Unused sequential element onehz/SLOW_CLOCK_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/my_clk_divider.v:27]
INFO: [Synth 8-5545] ROM "LED_Clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "twentyfive/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "twentyfive/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_Clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[0]' (FD) to 'back/oled_pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[0]' (FD) to 'a/oled_pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[0]' (FD) to 'b/oled_pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[0]' (FD) to 'c/oled_pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[0]' (FD) to 'd/oled_pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[0]' (FD) to 'temp/oled_pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[0]' (FD) to 'improvement/oled_pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[1]' (FD) to 'back/oled_pixel_reg[2]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[1]' (FD) to 'a/oled_pixel_reg[2]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[1]' (FD) to 'b/oled_pixel_reg[2]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[1]' (FD) to 'c/oled_pixel_reg[2]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[1]' (FD) to 'd/oled_pixel_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[1]' (FD) to 'temp/oled_pixel_reg[2]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[1]' (FD) to 'improvement/oled_pixel_reg[2]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[2]' (FD) to 'back/oled_pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[2]' (FD) to 'a/oled_pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[2]' (FD) to 'b/oled_pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[2]' (FD) to 'c/oled_pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[2]' (FD) to 'd/oled_pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[2]' (FD) to 'temp/oled_pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[2]' (FD) to 'improvement/oled_pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[3]' (FD) to 'back/oled_pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[3]' (FD) to 'a/oled_pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[3]' (FD) to 'b/oled_pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[3]' (FD) to 'c/oled_pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[3]' (FD) to 'd/oled_pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[3]' (FD) to 'temp/oled_pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[3]' (FD) to 'improvement/oled_pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[4]' (FD) to 'back/oled_pixel_reg[5]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[4]' (FD) to 'a/oled_pixel_reg[5]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[4]' (FD) to 'b/oled_pixel_reg[5]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[4]' (FD) to 'c/oled_pixel_reg[5]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[4]' (FD) to 'd/oled_pixel_reg[5]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[4]' (FD) to 'temp/oled_pixel_reg[5]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[4]' (FD) to 'improvement/oled_pixel_reg[5]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[5]' (FD) to 'back/oled_pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[5]' (FD) to 'a/oled_pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[5]' (FD) to 'b/oled_pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[5]' (FD) to 'c/oled_pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[5]' (FD) to 'd/oled_pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[5]' (FD) to 'temp/oled_pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[5]' (FD) to 'improvement/oled_pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[6]' (FD) to 'back/oled_pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[6]' (FD) to 'a/oled_pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[6]' (FD) to 'b/oled_pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[6]' (FD) to 'c/oled_pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[6]' (FD) to 'd/oled_pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[6]' (FD) to 'temp/oled_pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[6]' (FD) to 'improvement/oled_pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[7]' (FD) to 'back/oled_pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[7]' (FD) to 'a/oled_pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[7]' (FD) to 'b/oled_pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[7]' (FD) to 'c/oled_pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[7]' (FD) to 'd/oled_pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[7]' (FD) to 'temp/oled_pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[7]' (FD) to 'improvement/oled_pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[8]' (FD) to 'back/oled_pixel_reg[9]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[8]' (FD) to 'a/oled_pixel_reg[9]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[8]' (FD) to 'b/oled_pixel_reg[9]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[8]' (FD) to 'c/oled_pixel_reg[9]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[8]' (FD) to 'd/oled_pixel_reg[9]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[8]' (FD) to 'temp/oled_pixel_reg[9]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[8]' (FD) to 'improvement/oled_pixel_reg[9]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[9]' (FD) to 'back/oled_pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[9]' (FD) to 'a/oled_pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[9]' (FD) to 'b/oled_pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[9]' (FD) to 'c/oled_pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[9]' (FD) to 'd/oled_pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[9]' (FD) to 'temp/oled_pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[9]' (FD) to 'improvement/oled_pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[10]' (FD) to 'back/oled_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[10]' (FD) to 'a/oled_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[10]' (FD) to 'b/oled_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[10]' (FD) to 'c/oled_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[10]' (FD) to 'd/oled_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[10]' (FD) to 'temp/oled_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[10]' (FD) to 'improvement/oled_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[11]' (FD) to 'back/oled_pixel_reg[12]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[11]' (FD) to 'a/oled_pixel_reg[12]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[11]' (FD) to 'b/oled_pixel_reg[12]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[11]' (FD) to 'c/oled_pixel_reg[12]'
INFO: [Synth 8-3886] merging instance 'd/oled_pixel_reg[11]' (FD) to 'd/oled_pixel_reg[12]'
INFO: [Synth 8-3886] merging instance 'temp/oled_pixel_reg[11]' (FD) to 'temp/oled_pixel_reg[12]'
INFO: [Synth 8-3886] merging instance 'improvement/oled_pixel_reg[11]' (FD) to 'improvement/oled_pixel_reg[12]'
INFO: [Synth 8-3886] merging instance 'back/oled_pixel_reg[12]' (FD) to 'back/oled_pixel_reg[13]'
INFO: [Synth 8-3886] merging instance 'a/oled_pixel_reg[12]' (FD) to 'a/oled_pixel_reg[13]'
INFO: [Synth 8-3886] merging instance 'b/oled_pixel_reg[12]' (FD) to 'b/oled_pixel_reg[13]'
INFO: [Synth 8-3886] merging instance 'c/oled_pixel_reg[12]' (FD) to 'c/oled_pixel_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Menu__GB1 has port JA[6] driven by constant 1
INFO: [Synth 8-4471] merging register 'correct_count_reg[15:0]' into 'correct_count_reg[15:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:107]
WARNING: [Synth 8-6014] Unused sequential element unit_0/SLOW_CLOCK_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/my_clk_divider.v:27]
WARNING: [Synth 8-6014] Unused sequential element correct_count_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:107]
INFO: [Synth 8-5545] ROM "unit_2/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unit_4/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unit_3/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_6p25khz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_20khz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_per_input0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "volume" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "peak_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'correct_count_reg[15:0]' into 'correct_count_reg[15:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/impr_c.v:107]
INFO: [Synth 8-5545] ROM "unit_4/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unit_3/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unit_2/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP correct_percentage1, operation Mode is: A2*(B:0x64).
DSP Report: register correct_count_reg is absorbed into DSP correct_percentage1.
DSP Report: operator correct_percentage1 is absorbed into DSP correct_percentage1.
INFO: [Synth 8-5545] ROM "clock_50M/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_20k/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_f/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_tf/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_80kHz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_20khz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_per_input0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "volume" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "peak_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_6p25khz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
DSP Report: Generating DSP runtime, operation Mode is: (A:0x4c4b40)*B.
DSP Report: operator runtime is absorbed into DSP runtime.
WARNING: [Synth 8-3936] Found unconnected internal register 'task_a/seg_reg' and it is trimmed from '8' to '7' bits. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/StudentA.v:57]
INFO: [Synth 8-5545] ROM "task_a/unit_0/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "task_a/count_per_input0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "task_a/led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "task_a/peak_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design B_Task_Run__1 has unconnected port J[7]
WARNING: [Synth 8-3331] design B_Task_Run__1 has unconnected port J[6]
WARNING: [Synth 8-3331] design B_Task_Run__1 has unconnected port J[5]
WARNING: [Synth 8-3331] design B_Task_Run__1 has unconnected port J[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (task_group/\peak_value_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\task_a/peak_value_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\task_a/unit_3/an_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\task_a/unit_3/an_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (impr_c/\led_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\task_a/an_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\task_a/an_reg[3] )
WARNING: [Synth 8-3332] Sequential element (led_reg[8]) is unused and will be removed from module kedrian.
WARNING: [Synth 8-3332] Sequential element (led_reg[8]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (led_reg[7]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (led_reg[6]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (led_reg[5]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (led_reg[4]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (led_reg[3]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (led_reg[2]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (led_reg[1]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (led_reg[0]) is unused and will be removed from module Group_Task_7Seg.
WARNING: [Synth 8-3332] Sequential element (peak_value_reg[12]) is unused and will be removed from module Top_Student.
INFO: [Synth 8-5545] ROM "SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_20kHz/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element makenum/number_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Group_seven_seg_D.v:30]
WARNING: [Synth 8-6014] Unused sequential element makenum/flag_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/Group_seven_seg_D.v:29]
INFO: [Synth 8-5545] ROM "LED_Clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'xdist_reg[16:0]' into 'xdist_reg[16:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:103]
INFO: [Synth 8-4471] merging register 'ydist_reg[16:0]' into 'ydist_reg[16:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:109]
WARNING: [Synth 8-6014] Unused sequential element xdist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:103]
WARNING: [Synth 8-6014] Unused sequential element ydist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'newred_reg' and it is trimmed from '6' to '5' bits. [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:64]
INFO: [Synth 8-5545] ROM "onehzclock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fasthzclock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element xdist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:103]
WARNING: [Synth 8-6014] Unused sequential element ydist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:109]
INFO: [Synth 8-4471] merging register 'raincount_reg[9:0]' into 'raincount_reg[9:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:141]
INFO: [Synth 8-4471] merging register 'counter_reg' into 'counter_reg' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:168]
WARNING: [Synth 8-6014] Unused sequential element raincount_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:141]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:168]
INFO: [Synth 8-5545] ROM "LED_Clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "onehz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nextlevel" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'xdist_reg[16:0]' into 'xdist_reg[16:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:103]
INFO: [Synth 8-4471] merging register 'ydist_reg[16:0]' into 'ydist_reg[16:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:109]
WARNING: [Synth 8-6014] Unused sequential element xdist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:103]
WARNING: [Synth 8-6014] Unused sequential element ydist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:109]
INFO: [Synth 8-5545] ROM "slow/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "onehzclock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fasthzclock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element xdist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:103]
WARNING: [Synth 8-6014] Unused sequential element ydist_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/circle.v:109]
DSP Report: Generating DSP currentdistance1, operation Mode is: A2*B2.
DSP Report: register xdist_reg is absorbed into DSP currentdistance1.
DSP Report: register xdist_reg is absorbed into DSP currentdistance1.
DSP Report: operator currentdistance1 is absorbed into DSP currentdistance1.
DSP Report: Generating DSP currentdistance_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register ydist_reg is absorbed into DSP currentdistance_reg.
DSP Report: register ydist_reg is absorbed into DSP currentdistance_reg.
DSP Report: register currentdistance_reg is absorbed into DSP currentdistance_reg.
DSP Report: operator currentdistance0 is absorbed into DSP currentdistance_reg.
DSP Report: operator currentdistance1 is absorbed into DSP currentdistance_reg.
INFO: [Synth 8-4471] merging register 'raincount_reg[9:0]' into 'raincount_reg[9:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:141]
WARNING: [Synth 8-6014] Unused sequential element raincount_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/animate_venusaur.v:141]
INFO: [Synth 8-5545] ROM "nextlevel" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "onehz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_Clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6040] Register movingrainpixel_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register movingpixelindex_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element v2/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/venusaurcharge.v:18]
WARNING: [Synth 8-6014] Unused sequential element v3/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/rain.v:18]
WARNING: [Synth 8-6014] Unused sequential element v5/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/shooting.v:18]
WARNING: [Synth 8-6014] Unused sequential element v6/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/crack.v:17]
WARNING: [Synth 8-6014] Unused sequential element v7/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/crackinv.v:17]
WARNING: [Synth 8-6014] Unused sequential element v8/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/venusaurhappy.v:17]
WARNING: [Synth 8-6014] Unused sequential element v1/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/alternatebeam.v:18]
WARNING: [Synth 8-6014] Unused sequential element helldisplay/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/hell.v:18]
WARNING: [Synth 8-6014] Unused sequential element clowns/oled_pixel_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/new/clown.v:18]
DSP Report: Generating DSP movingrainpixel2, operation Mode is: A2*(B:0x60).
DSP Report: register raincount_reg is absorbed into DSP movingrainpixel2.
DSP Report: operator movingrainpixel2 is absorbed into DSP movingrainpixel2.
INFO: [Synth 8-5545] ROM "individual_task/clock_50M/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "individual_task/clock_20k/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "individual_task/clock_f/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "individual_task/clock_tf/clock_out0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (impr_d/\sads/oled_pixel_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (impr_d/\unit_my_OLED/contrastgreen_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (impr_d/\unit_my_OLED/contrastred_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (impr_d/\unit_my_OLED/contrastblue_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mouse/\x_max_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mouse/\x_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (impr_d/\unit_my_OLED/contrastgreen_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (impr_d/\unit_my_OLED/contrastred_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (impr_d/\unit_my_OLED/contrastblue_reg[15] )
WARNING: [Synth 8-3332] Sequential element (zpos_reg[3]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[2]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[1]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[0]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (new_event_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[7]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (unit_my_OLED/contrastred_reg[15]) is unused and will be removed from module animate_venusaur.
WARNING: [Synth 8-3332] Sequential element (unit_my_OLED/contrastred_reg[14]) is unused and will be removed from module animate_venusaur.
WARNING: [Synth 8-3332] Sequential element (unit_my_OLED/contrastgreen_reg[15]) is unused and will be removed from module animate_venusaur.
WARNING: [Synth 8-3332] Sequential element (unit_my_OLED/contrastgreen_reg[14]) is unused and will be removed from module animate_venusaur.
WARNING: [Synth 8-3332] Sequential element (unit_my_OLED/contrastblue_reg[15]) is unused and will be removed from module animate_venusaur.
WARNING: [Synth 8-3332] Sequential element (unit_my_OLED/contrastblue_reg[14]) is unused and will be removed from module animate_venusaur.
WARNING: [Synth 8-3332] Sequential element (sads/oled_pixel_reg[14]) is unused and will be removed from module animate_venusaur.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ypos_adjusted_reg[11] )
INFO: [Synth 8-5545] ROM "SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'ypos_adjusted_reg[11:0]' into 'ypos_adjusted_reg[11:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:74]
INFO: [Synth 8-4471] merging register 'xpos_adjusted_reg[11:0]' into 'xpos_adjusted_reg[11:0]' [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:78]
WARNING: [Synth 8-6014] Unused sequential element ypos_adjusted_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:74]
WARNING: [Synth 8-6014] Unused sequential element xpos_adjusted_reg was removed.  [C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.srcs/sources_1/imports/paint_application.v:78]
INFO: [Synth 8-5545] ROM "click_time_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "click_time_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP fillmode_pen1, operation Mode is: C'+A2*(B:0x60).
DSP Report: register ypos_adjusted_reg is absorbed into DSP fillmode_pen1.
DSP Report: register xpos_adjusted_reg is absorbed into DSP fillmode_pen1.
DSP Report: operator fillmode_pen1 is absorbed into DSP fillmode_pen1.
DSP Report: operator fillmode_pen2 is absorbed into DSP fillmode_pen1.
INFO: [Synth 8-5545] ROM "task_c/LED_Clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Main_menu__GCB4 has port O22[6] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\impr_a/paintStart /\xpos_adjusted_reg[10] )
WARNING: [Synth 8-3332] Sequential element (xpos_adjusted_reg[10]) is unused and will be removed from module paint_application.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:11 . Memory (MB): peak = 911.738 ; gain = 655.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+----------------+---------------+----------------+
|Module Name       | RTL Object     | Depth x Width | Implemented As | 
+------------------+----------------+---------------+----------------+
|paint_application | oled_data      | 8192x16       | LUT            | 
|venusaurcharge    | oled_pixel_reg | 8192x16       | Block RAM      | 
|rain              | oled_pixel_reg | 8192x16       | Block RAM      | 
|shooting          | oled_pixel_reg | 8192x16       | Block RAM      | 
|crack             | oled_pixel_reg | 8192x16       | Block RAM      | 
|crackinv          | oled_pixel_reg | 8192x16       | Block RAM      | 
|venusaurhappy     | oled_pixel_reg | 8192x16       | Block RAM      | 
|alternatebeam     | oled_pixel_reg | 8192x16       | Block RAM      | 
|hell              | oled_pixel_reg | 8192x16       | Block RAM      | 
|clown             | oled_pixel_reg | 8192x16       | Block RAM      | 
+------------------+----------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+--------------------------+-----------+----------------------+----------------------------------------------------------------+
|Module Name         | RTL Object               | Inference | Size (Depth x Width) | Primitives                                                     | 
+--------------------+--------------------------+-----------+----------------------+----------------------------------------------------------------+
|impr_c              | amplitude_database_reg   | Implied   | 128 x 12             | RAM64X1D x 2  RAM64M x 10                                      | 
|impr_c              | amplitude_to_compare_reg | Implied   | 128 x 12             | RAM64X1D x 2  RAM64M x 10                                      | 
|Main_menu           | impr_b/frequency_reg     | Implied   | 16 x 12              | RAM16X1D x 12                                                  | 
|Main_menu           | impr_b/duration_reg      | Implied   | 16 x 12              | RAM16X1D x 13                                                  | 
|\impr_a/paintStart  | pixel_status_reg         | Implied   | 8 K x 16             | RAM16X1D x 64  RAM32X1D x 16  RAM64X1D x 16  RAM128X1D x 528   | 
+--------------------+--------------------------+-----------+----------------------+----------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+--------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+--------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tonePlay          | (C:0xffffffffffff)+(D+(A:0x64))*(B:0xc350) | 7      | 16     | 28     | 12     | 28     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|tonePlay          | (C:0xffffffffffff)+(A:0xc350)*B            | 12     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|kedrian           | A2*(B:0x64)                                | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Top_Student       | (A:0x4c4b40)*B                             | 23     | 5      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|circle            | A2*B2                                      | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|circle            | (C+A2*B2)'                                 | 17     | 17     | 17     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|animate_venusaur  | A2*(B:0x60)                                | 10     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|paint_application | C'+A2*(B:0x60)                             | 12     | 7      | 12     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------------+--------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_24/v6/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_24/v6/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_24/v6/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_24/v6/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_25/v2/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_25/v2/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_25/v2/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_25/v2/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_26/v8/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_26/v8/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_26/v8/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_26/v8/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_27/v7/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_27/v7/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_27/v7/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_27/v7/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_28/v5/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_28/v5/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_28/v5/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_28/v5/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_29/v3/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_29/v3/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_29/v3/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_29/v3/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_30/helldisplay/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_30/helldisplay/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_30/helldisplay/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_30/helldisplay/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_31/v1/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_31/v1/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_31/v1/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_31/v1/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_32/clowns/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_32/clowns/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_32/clowns/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/impr_d/i_32/clowns/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Menu__GB0       |           1|      3089|
|2     |Menu__GB1       |           1|      1397|
|3     |Menu__GB2       |           1|       569|
|4     |Main_menu__GCB0 |           1|      7304|
|5     |Main_menu__GCB1 |           1|      3882|
|6     |Main_menu__GCB2 |           1|      6165|
|7     |Main_menu__GCB3 |           1|      7540|
|8     |Main_menu__GCB4 |           1|      6847|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:25 . Memory (MB): peak = 969.438 ; gain = 712.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:27 . Memory (MB): peak = 1004.055 ; gain = 747.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------+--------------------------+-----------+----------------------+----------------------------------------------------------------+
|Module Name         | RTL Object               | Inference | Size (Depth x Width) | Primitives                                                     | 
+--------------------+--------------------------+-----------+----------------------+----------------------------------------------------------------+
|impr_c              | amplitude_database_reg   | Implied   | 128 x 12             | RAM64X1D x 2  RAM64M x 10                                      | 
|impr_c              | amplitude_to_compare_reg | Implied   | 128 x 12             | RAM64X1D x 2  RAM64M x 10                                      | 
|Main_menu           | impr_b/frequency_reg     | Implied   | 16 x 12              | RAM16X1D x 12                                                  | 
|Main_menu           | impr_b/duration_reg      | Implied   | 16 x 12              | RAM16X1D x 13                                                  | 
|\impr_a/paintStart  | pixel_status_reg         | Implied   | 8 K x 16             | RAM16X1D x 64  RAM32X1D x 16  RAM64X1D x 16  RAM128X1D x 528   | 
+--------------------+--------------------------+-----------+----------------------+----------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Menu__GB0       |           1|      3003|
|2     |Menu__GB1       |           1|      1198|
|3     |Menu__GB2       |           1|       569|
|4     |Main_menu__GCB0 |           1|      7304|
|5     |Main_menu__GCB1 |           1|      3872|
|6     |Main_menu__GCB2 |           1|      6153|
|7     |Main_menu__GCB3 |           1|      7536|
|8     |Main_menu__GCB4 |           1|      6835|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\JC_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\JXADC_reg[2] )
WARNING: [Synth 8-3332] Sequential element (JC_reg[2]) is unused and will be removed from module Main_menu.
WARNING: [Synth 8-3332] Sequential element (JXADC_reg[2]) is unused and will be removed from module Main_menu.
INFO: [Synth 8-4480] The timing for the instance impr_d/v6/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v6/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v6/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v6/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v2/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v2/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v2/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v2/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v8/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v8/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v8/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v8/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v7/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v7/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v7/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v7/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v5/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v5/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v5/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v5/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v3/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v3/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v3/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v3/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/helldisplay/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/helldisplay/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/helldisplay/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/helldisplay/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v1/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v1/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v1/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/v1/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/clowns/oled_pixel_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/clowns/oled_pixel_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/clowns/oled_pixel_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance impr_d/clowns/oled_pixel_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:34 . Memory (MB): peak = 1116.105 ; gain = 859.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mouse/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop mouse/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to mouse/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:36 . Memory (MB): peak = 1116.105 ; gain = 859.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:02:36 . Memory (MB): peak = 1116.105 ; gain = 859.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 1116.105 ; gain = 859.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 1116.105 ; gain = 859.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 1116.105 ; gain = 859.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 1116.105 ; gain = 859.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |    12|
|2     |CARRY4      |  1411|
|3     |DSP48E1     |     3|
|4     |DSP48E1_1   |     1|
|5     |DSP48E1_2   |     1|
|6     |DSP48E1_4   |     1|
|7     |DSP48E1_5   |     1|
|8     |DSP48E1_6   |     1|
|9     |LUT1        |   506|
|10    |LUT2        |  1655|
|11    |LUT3        |  2084|
|12    |LUT4        |  1328|
|13    |LUT5        |  1377|
|14    |LUT6        |  3695|
|15    |MUXF7       |   231|
|16    |MUXF8       |    87|
|17    |RAM128X1D   |   528|
|18    |RAM16X1D    |    88|
|19    |RAM32X1D    |    16|
|20    |RAM64M      |    20|
|21    |RAM64X1D    |    20|
|22    |RAMB36E1    |     1|
|23    |RAMB36E1_1  |     1|
|24    |RAMB36E1_10 |     1|
|25    |RAMB36E1_11 |     1|
|26    |RAMB36E1_12 |     1|
|27    |RAMB36E1_13 |     1|
|28    |RAMB36E1_14 |     1|
|29    |RAMB36E1_15 |     1|
|30    |RAMB36E1_16 |     1|
|31    |RAMB36E1_17 |     1|
|32    |RAMB36E1_18 |     1|
|33    |RAMB36E1_19 |     1|
|34    |RAMB36E1_2  |     1|
|35    |RAMB36E1_20 |     1|
|36    |RAMB36E1_21 |     1|
|37    |RAMB36E1_22 |     1|
|38    |RAMB36E1_23 |     1|
|39    |RAMB36E1_24 |     1|
|40    |RAMB36E1_25 |     1|
|41    |RAMB36E1_26 |     1|
|42    |RAMB36E1_27 |     1|
|43    |RAMB36E1_28 |     1|
|44    |RAMB36E1_29 |     1|
|45    |RAMB36E1_3  |     1|
|46    |RAMB36E1_30 |     1|
|47    |RAMB36E1_31 |     1|
|48    |RAMB36E1_32 |     1|
|49    |RAMB36E1_33 |     1|
|50    |RAMB36E1_34 |     1|
|51    |RAMB36E1_35 |     1|
|52    |RAMB36E1_4  |     1|
|53    |RAMB36E1_5  |     1|
|54    |RAMB36E1_6  |     1|
|55    |RAMB36E1_7  |     1|
|56    |RAMB36E1_8  |     1|
|57    |RAMB36E1_9  |     1|
|58    |FDE_1       |   192|
|59    |FDRE        |  3543|
|60    |FDRE_1      |    31|
|61    |FDSE        |   104|
|62    |FDSE_1      |     1|
|63    |LD          |    35|
|64    |IBUF        |    23|
|65    |IOBUF       |     2|
|66    |OBUF        |    53|
|67    |OBUFT       |     1|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------+------+
|      |Instance                  |Module                     |Cells |
+------+--------------------------+---------------------------+------+
|1     |top                       |                           | 17087|
|2     |  impr_a                  |paint_app                  |  2632|
|3     |    paintStart            |paint_application          |  2621|
|4     |      LED_Clock           |my_clk_divider_47          |    63|
|5     |      unit_my_OLED        |Oled_Display_48            |   813|
|6     |  impr_b                  |toneMenu                   |  1831|
|7     |    clk_0p4s              |clk_instance_38            |    52|
|8     |    clk_20kHz             |clk_instance_39            |    47|
|9     |    clk_25MHz             |clk_instance_40            |    45|
|10    |    logic                 |tonePlay                   |   985|
|11    |      tone                |B_Task_Run_41              |   367|
|12    |        DAC2              |Audio_Output_42            |    48|
|13    |        beep              |B_Task_43                  |   114|
|14    |        clock_20k         |clk_instance_44            |    46|
|15    |        clock_50M         |clk_instance_45            |    45|
|16    |        clock_tf          |clk_instance_46            |   113|
|17    |    ts                    |toneSetter                 |   434|
|18    |  impr_c                  |kedrian                    |  1993|
|19    |    unit_2                |my_clk_divider_34          |    52|
|20    |    unit_3                |my_clk_divider_35          |    54|
|21    |    unit_4                |my_clk_divider_36          |    54|
|22    |    unit_5                |display_count_on_seg       |   383|
|23    |    unit_my_audio_input   |Audio_Input_37             |    91|
|24    |  impr_d                  |animate_venusaur           |  2192|
|25    |    LED_Clock             |my_clk_divider_28          |    51|
|26    |    angrys                |angry                      |     2|
|27    |    clowns                |clown                      |     4|
|28    |    helldisplay           |hell                       |     4|
|29    |    moods                 |mood                       |     2|
|30    |    onehz                 |my_clk_divider_29          |    58|
|31    |    pixel_XY              |Pixel_toXY_30              |    96|
|32    |    sads                  |sad                        |     1|
|33    |    unit_my_OLED          |Oled_DisplayModified       |   888|
|34    |    v1                    |alternatebeam              |     4|
|35    |    v2                    |venusaurcharge             |    41|
|36    |    v3                    |rain                       |     4|
|37    |    v4                    |circle                     |   711|
|38    |      fasthzclock         |my_clk_divider_31          |    59|
|39    |      onehzclock          |my_clk_divider_32          |   149|
|40    |      slow                |my_clk_divider_33          |    50|
|41    |    v5                    |shooting                   |    25|
|42    |    v6                    |crack                      |    36|
|43    |    v7                    |crackinv                   |     4|
|44    |    v8                    |venusaurhappy              |    28|
|45    |    v9                    |message                    |     1|
|46    |  impr_group              |MorseTest                  |  1993|
|47    |    clk_20kHz             |clk_instance_24            |    46|
|48    |    logic                 |MorseLogic                 |   210|
|49    |      unit_my_audio_input |Audio_Input_27             |    79|
|50    |    morse_oled            |Morse_Oled                 |  1670|
|51    |      LED_Clock           |my_clk_divider_25          |    64|
|52    |      unit_my_OLED        |Oled_Display_26            |   960|
|53    |  menu_UI                 |Menu                       |  1686|
|54    |    B                     |menu_UI_student_B          |    34|
|55    |    D__0                  |menu_UI_student_D          |    34|
|56    |    G                     |menu_UI_student_G          |    33|
|57    |    A                     |menu_UI_student_A          |     1|
|58    |    C                     |menu_UI_student_C          |    34|
|59    |    LED_Clock             |my_clk_divider_20          |    52|
|60    |    a                     |paint                      |     1|
|61    |    b                     |music                      |     1|
|62    |    back                  |BackButton                 |     1|
|63    |    c                     |recognition                |     2|
|64    |    d                     |animate                    |     2|
|65    |    g                     |morsecode                  |     1|
|66    |    improvement           |improvementScreen          |     1|
|67    |    pixel_XY              |Pixel_toXY_21              |    74|
|68    |    temp                  |tasks                      |     1|
|69    |    twentyfive            |my_clk_divider_22          |    50|
|70    |    unit_my_OLED          |Oled_Display_23            |  1098|
|71    |  mouse                   |MouseCtl                   |   760|
|72    |    Inst_Ps2Interface     |Ps2Interface               |   283|
|73    |  task_a                  |StudentA                   |   266|
|74    |    unit_0                |my_clk_divider_17          |    52|
|75    |    unit_2                |find_volume_level_18       |    40|
|76    |    unit_3                |display_seg_an_led         |    16|
|77    |    unit_my_audio_input   |Audio_Input_19             |    77|
|78    |  task_b                  |StudentB                   |   349|
|79    |    individual_task       |B_Task_Run_10              |   349|
|80    |      DAC2                |Audio_Output_11            |    48|
|81    |      beep                |B_Task_12                  |   107|
|82    |      clock_20k           |clk_instance_13            |    48|
|83    |      clock_50M           |clk_instance_14            |    45|
|84    |      clock_f             |clk_instance_15            |    49|
|85    |      clock_tf            |clk_instance_16            |    48|
|86    |  task_c                  |StudentC                   |   600|
|87    |    LED_Clock             |my_clk_divider_7           |    51|
|88    |    pixel_XY              |Pixel_toXY_8               |    73|
|89    |    unit_my_OLED          |Oled_Display_9             |   396|
|90    |  task_d                  |StudentD                   |   558|
|91    |    LED_Clock             |my_clk_divider             |    53|
|92    |    makenum               |Group_seven_seg_individual |     1|
|93    |    pixel_XY              |Pixel_toXY                 |    58|
|94    |    switch                |Oled_Switch_Number_D       |    30|
|95    |    unit_my_OLED          |Oled_Display_6             |   413|
|96    |  task_group              |Top_Student                |  1497|
|97    |    clk_20khz             |clk_instance               |    48|
|98    |    clk_6p25khz           |clk_instance_0             |    48|
|99    |    group_task            |B_Task_Run                 |   427|
|100   |      DAC2                |Audio_Output               |    48|
|101   |      beep                |B_Task                     |   115|
|102   |      clock_20k           |clk_instance_2             |    46|
|103   |      clock_50M           |clk_instance_3             |    45|
|104   |      clock_f             |clk_instance_4             |    84|
|105   |      clock_tf            |clk_instance_5             |    87|
|106   |    makenum               |Group_seven_seg            |   192|
|107   |    nolabel_line127       |Group_Task_7Seg            |    66|
|108   |      clk_80kHz           |clk_instance_1             |    47|
|109   |    switch                |Oled_Switch_Number         |    31|
|110   |    unit_my_OLED          |Oled_Display               |   490|
|111   |    unit_my_audio_input   |Audio_Input                |    65|
|112   |    vol                   |find_volume_level          |    28|
+------+--------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 1116.105 ; gain = 859.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:02:29 . Memory (MB): peak = 1116.105 ; gain = 547.742
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 1116.105 ; gain = 859.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2729 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 933 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 192 instances
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 26 instances
  LD => LDCE (inverted pins: G): 9 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 528 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 88 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
678 Infos, 266 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:44 . Memory (MB): peak = 1116.105 ; gain = 872.324
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/seets/OneDrive/Desktop/joohoe/MenuLogicTrial/MenuLogicTrial.runs/synth_1/Main_menu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_menu_utilization_synth.rpt -pb Main_menu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1116.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 19:02:57 2023...
