$date
	Sun Oct 23 02:01:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#527734
b10100 &
b10100 %
1$
b10100 !
1"
#527735
0"
#527738
b1010 &
b1010 %
#527742
b101 &
b101 %
#527746
b10000 &
b10000 %
#527750
b1000 &
b1000 %
#527754
b100 &
b100 %
#527758
b10 &
b10 %
#527762
b1 &
b1 %
1#
#527766
b0 &
0#
b0 %
0$
#1581185
b1111 !
1"
#1581186
b1111 &
b1111 %
1$
#1581187
0"
#1581190
b101110 &
b101110 %
#1581194
b10111 &
b10111 %
#1581198
b1000110 &
b1000110 %
#1581202
b100011 &
b100011 %
#1581206
b1101010 &
b1101010 %
#1581210
b110101 &
b110101 %
#1581214
b10100000 &
b10100000 %
#1581218
b1010000 &
b1010000 %
#1581222
b101000 &
b101000 %
#1581226
b10100 &
b10100 %
#1581230
b1010 &
b1010 %
#1581234
b101 &
b101 %
#1581238
b10000 &
b10000 %
#1581242
b1000 &
b1000 %
#1581246
b100 &
b100 %
#1581250
b10 &
b10 %
#1581254
b1 &
1#
b1 %
#1581258
b0 &
b0 %
0#
0$
#2520154
b100 &
b100 %
1$
b100 !
1"
#2520155
0"
#2520158
b10 &
b10 %
#2520162
b1 &
b1 %
1#
#2520166
b0 &
0#
b0 %
0$
#4500012
