{"vcs1":{"timestamp_begin":1700237467.574678664, "rt":9.94, "ut":8.89, "st":0.48}}
{"vcselab":{"timestamp_begin":1700237477.581622688, "rt":1.17, "ut":0.35, "st":0.17}}
{"link":{"timestamp_begin":1700237478.824268161, "rt":0.39, "ut":0.13, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700237467.001844939}
{"VCS_COMP_START_TIME": 1700237467.001844939}
{"VCS_COMP_END_TIME": 1700237488.288619168}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370208}}
{"stitch_vcselab": {"peak_mem": 240016}}
