
Project2Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000722c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001ec  20070000  0008722c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00008450  200701f0  00087420  000101f0  2**3
                  ALLOC
  3 .stack        00002000  20078640  0008f870  000101f0  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  000101ec  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010215  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001f60c  00000000  00000000  00010270  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000052c9  00000000  00000000  0002f87c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000a91e  00000000  00000000  00034b45  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000012f8  00000000  00000000  0003f463  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000011b8  00000000  00000000  0004075b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000ed9a  00000000  00000000  00041913  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00020829  00000000  00000000  000506ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006a10e  00000000  00000000  00070ed6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003490  00000000  00000000  000dafe4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007a640 	.word	0x2007a640
   80004:	00081d51 	.word	0x00081d51
   80008:	00081d4d 	.word	0x00081d4d
   8000c:	00081d4d 	.word	0x00081d4d
   80010:	00081d4d 	.word	0x00081d4d
   80014:	00081d4d 	.word	0x00081d4d
   80018:	00081d4d 	.word	0x00081d4d
	...
   8002c:	0008203d 	.word	0x0008203d
   80030:	00081d4d 	.word	0x00081d4d
   80034:	00000000 	.word	0x00000000
   80038:	000820b9 	.word	0x000820b9
   8003c:	000820f5 	.word	0x000820f5
   80040:	00081d4d 	.word	0x00081d4d
   80044:	00081d4d 	.word	0x00081d4d
   80048:	00081d4d 	.word	0x00081d4d
   8004c:	00081d4d 	.word	0x00081d4d
   80050:	00081d4d 	.word	0x00081d4d
   80054:	00081d4d 	.word	0x00081d4d
   80058:	00081d4d 	.word	0x00081d4d
   8005c:	00081d4d 	.word	0x00081d4d
   80060:	00081d4d 	.word	0x00081d4d
   80064:	00081d4d 	.word	0x00081d4d
   80068:	00000000 	.word	0x00000000
   8006c:	00081939 	.word	0x00081939
   80070:	0008194d 	.word	0x0008194d
   80074:	00081961 	.word	0x00081961
   80078:	00081975 	.word	0x00081975
	...
   80084:	00083509 	.word	0x00083509
   80088:	00081d4d 	.word	0x00081d4d
   8008c:	00081d4d 	.word	0x00081d4d
   80090:	00081d4d 	.word	0x00081d4d
   80094:	00081d4d 	.word	0x00081d4d
   80098:	00081d4d 	.word	0x00081d4d
   8009c:	00081d4d 	.word	0x00081d4d
   800a0:	00081d4d 	.word	0x00081d4d
   800a4:	00000000 	.word	0x00000000
   800a8:	00081d4d 	.word	0x00081d4d
   800ac:	00081d4d 	.word	0x00081d4d
   800b0:	00081d4d 	.word	0x00081d4d
   800b4:	00081d4d 	.word	0x00081d4d
   800b8:	00081d4d 	.word	0x00081d4d
   800bc:	00081d4d 	.word	0x00081d4d
   800c0:	00081d4d 	.word	0x00081d4d
   800c4:	00081d4d 	.word	0x00081d4d
   800c8:	00081d4d 	.word	0x00081d4d
   800cc:	00081d4d 	.word	0x00081d4d
   800d0:	00081d4d 	.word	0x00081d4d
   800d4:	00081d4d 	.word	0x00081d4d
   800d8:	00081d4d 	.word	0x00081d4d
   800dc:	00081d4d 	.word	0x00081d4d
   800e0:	00081d4d 	.word	0x00081d4d
   800e4:	00081d4d 	.word	0x00081d4d
   800e8:	00081d4d 	.word	0x00081d4d
   800ec:	00081d4d 	.word	0x00081d4d
   800f0:	00081d4d 	.word	0x00081d4d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200701f0 	.word	0x200701f0
   80110:	00000000 	.word	0x00000000
   80114:	0008722c 	.word	0x0008722c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008722c 	.word	0x0008722c
   8013c:	200701f4 	.word	0x200701f4
   80140:	0008722c 	.word	0x0008722c
   80144:	00000000 	.word	0x00000000

00080148 <pin_edge_handler1>:
* The interrupt service routine. 
* Reads the timer counter every time the ISR fires. Resets/restarts the clock
* and maintains a counter.
**************************************************************************/
void pin_edge_handler1()
{
   80148:	b510      	push	{r4, lr}
	timerLeftWheel = tc_read_cv(TC0, 0);
   8014a:	4c08      	ldr	r4, [pc, #32]	; (8016c <pin_edge_handler1+0x24>)
   8014c:	4620      	mov	r0, r4
   8014e:	2100      	movs	r1, #0
   80150:	4b07      	ldr	r3, [pc, #28]	; (80170 <pin_edge_handler1+0x28>)
   80152:	4798      	blx	r3
   80154:	4b07      	ldr	r3, [pc, #28]	; (80174 <pin_edge_handler1+0x2c>)
   80156:	6018      	str	r0, [r3, #0]
	tc_start(TC0, 0);
   80158:	4620      	mov	r0, r4
   8015a:	2100      	movs	r1, #0
   8015c:	4b06      	ldr	r3, [pc, #24]	; (80178 <pin_edge_handler1+0x30>)
   8015e:	4798      	blx	r3
	counterLeftWheel++;		
   80160:	4b06      	ldr	r3, [pc, #24]	; (8017c <pin_edge_handler1+0x34>)
   80162:	681a      	ldr	r2, [r3, #0]
   80164:	3201      	adds	r2, #1
   80166:	601a      	str	r2, [r3, #0]
   80168:	bd10      	pop	{r4, pc}
   8016a:	bf00      	nop
   8016c:	40080000 	.word	0x40080000
   80170:	000809ad 	.word	0x000809ad
   80174:	20078608 	.word	0x20078608
   80178:	0008099d 	.word	0x0008099d
   8017c:	20078610 	.word	0x20078610

00080180 <configure_tc_LeftWheel>:

/**************************************************************************
* Initialize the timer counter.
**************************************************************************/
void configure_tc_LeftWheel(void)
{
   80180:	b510      	push	{r4, lr}
	pmc_set_writeprotect(false);
   80182:	2000      	movs	r0, #0
   80184:	4b07      	ldr	r3, [pc, #28]	; (801a4 <configure_tc_LeftWheel+0x24>)
   80186:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC0);
   80188:	201b      	movs	r0, #27
   8018a:	4b07      	ldr	r3, [pc, #28]	; (801a8 <configure_tc_LeftWheel+0x28>)
   8018c:	4798      	blx	r3
	tc_init(TC0,0,TC_CMR_TCCLKS_TIMER_CLOCK3);		 /* TC0, channel 0, TCLK3 */
   8018e:	4c07      	ldr	r4, [pc, #28]	; (801ac <configure_tc_LeftWheel+0x2c>)
   80190:	4620      	mov	r0, r4
   80192:	2100      	movs	r1, #0
   80194:	2202      	movs	r2, #2
   80196:	4b06      	ldr	r3, [pc, #24]	; (801b0 <configure_tc_LeftWheel+0x30>)
   80198:	4798      	blx	r3
	tc_set_block_mode(TC0,0);	
   8019a:	4620      	mov	r0, r4
   8019c:	2100      	movs	r1, #0
   8019e:	4b05      	ldr	r3, [pc, #20]	; (801b4 <configure_tc_LeftWheel+0x34>)
   801a0:	4798      	blx	r3
   801a2:	bd10      	pop	{r4, pc}
   801a4:	00081ac9 	.word	0x00081ac9
   801a8:	00081a71 	.word	0x00081a71
   801ac:	40080000 	.word	0x40080000
   801b0:	00080979 	.word	0x00080979
   801b4:	00080995 	.word	0x00080995

000801b8 <configure_interrupt_pio_LeftWheel>:
/**************************************************************************
* Configure the interrupt.
* Digital Pin 13
**************************************************************************/
void configure_interrupt_pio_LeftWheel(void)
{
   801b8:	b530      	push	{r4, r5, lr}
   801ba:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB); //Enable the module clock
   801bc:	200c      	movs	r0, #12
   801be:	4b0e      	ldr	r3, [pc, #56]	; (801f8 <configure_interrupt_pio_LeftWheel+0x40>)
   801c0:	4798      	blx	r3
	pio_set_input(PIOB, PIO_PB27,PIO_PULLUP);
   801c2:	4c0e      	ldr	r4, [pc, #56]	; (801fc <configure_interrupt_pio_LeftWheel+0x44>)
   801c4:	4620      	mov	r0, r4
   801c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801ca:	2201      	movs	r2, #1
   801cc:	4b0c      	ldr	r3, [pc, #48]	; (80200 <configure_interrupt_pio_LeftWheel+0x48>)
   801ce:	4798      	blx	r3
	pio_handler_set(PIOB,ID_PIOB,PIO_PB27,PIO_IT_EDGE,pin_edge_handler1);
   801d0:	4b0c      	ldr	r3, [pc, #48]	; (80204 <configure_interrupt_pio_LeftWheel+0x4c>)
   801d2:	9300      	str	r3, [sp, #0]
   801d4:	4620      	mov	r0, r4
   801d6:	210c      	movs	r1, #12
   801d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   801dc:	2340      	movs	r3, #64	; 0x40
   801de:	4d0a      	ldr	r5, [pc, #40]	; (80208 <configure_interrupt_pio_LeftWheel+0x50>)
   801e0:	47a8      	blx	r5
	pio_enable_interrupt(PIOB,PIO_PB27);
   801e2:	4620      	mov	r0, r4
   801e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801e8:	4b08      	ldr	r3, [pc, #32]	; (8020c <configure_interrupt_pio_LeftWheel+0x54>)
   801ea:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   801ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   801f0:	4b07      	ldr	r3, [pc, #28]	; (80210 <configure_interrupt_pio_LeftWheel+0x58>)
   801f2:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOB_IRQn);
}
   801f4:	b003      	add	sp, #12
   801f6:	bd30      	pop	{r4, r5, pc}
   801f8:	00081a71 	.word	0x00081a71
   801fc:	400e1000 	.word	0x400e1000
   80200:	0008160d 	.word	0x0008160d
   80204:	00080149 	.word	0x00080149
   80208:	000818fd 	.word	0x000818fd
   8020c:	00081721 	.word	0x00081721
   80210:	e000e100 	.word	0xe000e100

00080214 <pin_edge_handler>:
* The interrupt service routine.
* Reads the timer counter every time the ISR fires. Resets/restarts the clock
* and maintains a counter.
**************************************************************************/
void pin_edge_handler()
{	
   80214:	b510      	push	{r4, lr}
	timerRightWheel = tc_read_cv(TC2, 0);
   80216:	4c08      	ldr	r4, [pc, #32]	; (80238 <pin_edge_handler+0x24>)
   80218:	4620      	mov	r0, r4
   8021a:	2100      	movs	r1, #0
   8021c:	4b07      	ldr	r3, [pc, #28]	; (8023c <pin_edge_handler+0x28>)
   8021e:	4798      	blx	r3
   80220:	4b07      	ldr	r3, [pc, #28]	; (80240 <pin_edge_handler+0x2c>)
   80222:	6018      	str	r0, [r3, #0]
	tc_start(TC2, 0);
   80224:	4620      	mov	r0, r4
   80226:	2100      	movs	r1, #0
   80228:	4b06      	ldr	r3, [pc, #24]	; (80244 <pin_edge_handler+0x30>)
   8022a:	4798      	blx	r3
	counterRightWheel++;
   8022c:	4b06      	ldr	r3, [pc, #24]	; (80248 <pin_edge_handler+0x34>)
   8022e:	681a      	ldr	r2, [r3, #0]
   80230:	3201      	adds	r2, #1
   80232:	601a      	str	r2, [r3, #0]
   80234:	bd10      	pop	{r4, pc}
   80236:	bf00      	nop
   80238:	40088000 	.word	0x40088000
   8023c:	000809ad 	.word	0x000809ad
   80240:	2007861c 	.word	0x2007861c
   80244:	0008099d 	.word	0x0008099d
   80248:	20078614 	.word	0x20078614

0008024c <configure_tc_RightWheel>:

/**************************************************************************
* Initialize the timer counter.
**************************************************************************/
void configure_tc_RightWheel(void)
{
   8024c:	b510      	push	{r4, lr}
	pmc_set_writeprotect(false);
   8024e:	2000      	movs	r0, #0
   80250:	4b07      	ldr	r3, [pc, #28]	; (80270 <configure_tc_RightWheel+0x24>)
   80252:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC6);
   80254:	2021      	movs	r0, #33	; 0x21
   80256:	4b07      	ldr	r3, [pc, #28]	; (80274 <configure_tc_RightWheel+0x28>)
   80258:	4798      	blx	r3
	tc_init(TC2,0,TC_CMR_TCCLKS_TIMER_CLOCK3);		 /* TC2, channel 0, TCLK3 */
   8025a:	4c07      	ldr	r4, [pc, #28]	; (80278 <configure_tc_RightWheel+0x2c>)
   8025c:	4620      	mov	r0, r4
   8025e:	2100      	movs	r1, #0
   80260:	2202      	movs	r2, #2
   80262:	4b06      	ldr	r3, [pc, #24]	; (8027c <configure_tc_RightWheel+0x30>)
   80264:	4798      	blx	r3
	tc_set_block_mode(TC2,0);	
   80266:	4620      	mov	r0, r4
   80268:	2100      	movs	r1, #0
   8026a:	4b05      	ldr	r3, [pc, #20]	; (80280 <configure_tc_RightWheel+0x34>)
   8026c:	4798      	blx	r3
   8026e:	bd10      	pop	{r4, pc}
   80270:	00081ac9 	.word	0x00081ac9
   80274:	00081a71 	.word	0x00081a71
   80278:	40088000 	.word	0x40088000
   8027c:	00080979 	.word	0x00080979
   80280:	00080995 	.word	0x00080995

00080284 <configure_interrupt_pio_RightWheel>:
/**************************************************************************
* Configure the interrupt.
* Digital Pin 12
**************************************************************************/
void configure_interrupt_pio_RightWheel(void)
{
   80284:	b530      	push	{r4, r5, lr}
   80286:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOD); //Enable the module clock
   80288:	200e      	movs	r0, #14
   8028a:	4b0e      	ldr	r3, [pc, #56]	; (802c4 <configure_interrupt_pio_RightWheel+0x40>)
   8028c:	4798      	blx	r3
	pio_set_input(PIOD, PIO_PD8,PIO_PULLUP);
   8028e:	4c0e      	ldr	r4, [pc, #56]	; (802c8 <configure_interrupt_pio_RightWheel+0x44>)
   80290:	4620      	mov	r0, r4
   80292:	f44f 7180 	mov.w	r1, #256	; 0x100
   80296:	2201      	movs	r2, #1
   80298:	4b0c      	ldr	r3, [pc, #48]	; (802cc <configure_interrupt_pio_RightWheel+0x48>)
   8029a:	4798      	blx	r3
	pio_handler_set(PIOD,ID_PIOD,PIO_PD8,PIO_IT_EDGE,pin_edge_handler);
   8029c:	4b0c      	ldr	r3, [pc, #48]	; (802d0 <configure_interrupt_pio_RightWheel+0x4c>)
   8029e:	9300      	str	r3, [sp, #0]
   802a0:	4620      	mov	r0, r4
   802a2:	210e      	movs	r1, #14
   802a4:	f44f 7280 	mov.w	r2, #256	; 0x100
   802a8:	2340      	movs	r3, #64	; 0x40
   802aa:	4d0a      	ldr	r5, [pc, #40]	; (802d4 <configure_interrupt_pio_RightWheel+0x50>)
   802ac:	47a8      	blx	r5
	pio_enable_interrupt(PIOD,PIO_PD8);
   802ae:	4620      	mov	r0, r4
   802b0:	f44f 7180 	mov.w	r1, #256	; 0x100
   802b4:	4b08      	ldr	r3, [pc, #32]	; (802d8 <configure_interrupt_pio_RightWheel+0x54>)
   802b6:	4798      	blx	r3
   802b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   802bc:	4b07      	ldr	r3, [pc, #28]	; (802dc <configure_interrupt_pio_RightWheel+0x58>)
   802be:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOD_IRQn);

}
   802c0:	b003      	add	sp, #12
   802c2:	bd30      	pop	{r4, r5, pc}
   802c4:	00081a71 	.word	0x00081a71
   802c8:	400e1400 	.word	0x400e1400
   802cc:	0008160d 	.word	0x0008160d
   802d0:	00080215 	.word	0x00080215
   802d4:	000818fd 	.word	0x000818fd
   802d8:	00081721 	.word	0x00081721
   802dc:	e000e100 	.word	0xe000e100

000802e0 <InitPIN40>:

/************************************************************************
* Initiation of digital pin 40 on the Arduino Due board. 
/************************************************************************/
void InitPIN40(void)
{
   802e0:	b538      	push	{r3, r4, r5, lr}
	PWMPin40.channel = PWM_CHANNEL_3;
   802e2:	490d      	ldr	r1, [pc, #52]	; (80318 <InitPIN40+0x38>)
   802e4:	2403      	movs	r4, #3
   802e6:	600c      	str	r4, [r1, #0]
	PWMPin40.ul_prescaler = PWM_CMR_CPRE_CLKA;
   802e8:	220b      	movs	r2, #11
   802ea:	604a      	str	r2, [r1, #4]
	PWMPin40.ul_duty = 0;
   802ec:	2200      	movs	r2, #0
   802ee:	60ca      	str	r2, [r1, #12]
	PWMPin40.ul_period = 19999;
   802f0:	f644 621f 	movw	r2, #19999	; 0x4e1f
   802f4:	610a      	str	r2, [r1, #16]
	pwm_channel_init(PWM, &PWMPin40);
   802f6:	4d09      	ldr	r5, [pc, #36]	; (8031c <InitPIN40+0x3c>)
   802f8:	4628      	mov	r0, r5
   802fa:	4b09      	ldr	r3, [pc, #36]	; (80320 <InitPIN40+0x40>)
   802fc:	4798      	blx	r3
	pio_set_peripheral(PIOC, PIO_PERIPH_B, PIO_PC8B_PWML3);
   802fe:	4809      	ldr	r0, [pc, #36]	; (80324 <InitPIN40+0x44>)
   80300:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80304:	f44f 7280 	mov.w	r2, #256	; 0x100
   80308:	4b07      	ldr	r3, [pc, #28]	; (80328 <InitPIN40+0x48>)
   8030a:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_3);
   8030c:	4628      	mov	r0, r5
   8030e:	4621      	mov	r1, r4
   80310:	4b06      	ldr	r3, [pc, #24]	; (8032c <InitPIN40+0x4c>)
   80312:	4798      	blx	r3
   80314:	bd38      	pop	{r3, r4, r5, pc}
   80316:	bf00      	nop
   80318:	200785dc 	.word	0x200785dc
   8031c:	40094000 	.word	0x40094000
   80320:	00081b85 	.word	0x00081b85
   80324:	400e1200 	.word	0x400e1200
   80328:	000815cd 	.word	0x000815cd
   8032c:	00081cad 	.word	0x00081cad

00080330 <InitPIN38>:
}

/************************************************************************
* Initiation of digital pin 38 on the Arduino Due board.
/************************************************************************/
void InitPIN38(void){
   80330:	b538      	push	{r3, r4, r5, lr}
		PWMPin38.channel = PWM_CHANNEL_2;
   80332:	490c      	ldr	r1, [pc, #48]	; (80364 <InitPIN38+0x34>)
   80334:	2402      	movs	r4, #2
   80336:	600c      	str	r4, [r1, #0]
		PWMPin38.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80338:	220b      	movs	r2, #11
   8033a:	604a      	str	r2, [r1, #4]
		PWMPin38.ul_duty = 0;
   8033c:	2200      	movs	r2, #0
   8033e:	60ca      	str	r2, [r1, #12]
		PWMPin38.ul_period = 19999;
   80340:	f644 621f 	movw	r2, #19999	; 0x4e1f
   80344:	610a      	str	r2, [r1, #16]
		pwm_channel_init(PWM, &PWMPin38);
   80346:	4d08      	ldr	r5, [pc, #32]	; (80368 <InitPIN38+0x38>)
   80348:	4628      	mov	r0, r5
   8034a:	4b08      	ldr	r3, [pc, #32]	; (8036c <InitPIN38+0x3c>)
   8034c:	4798      	blx	r3
		pio_set_peripheral(PIOC, PIO_PERIPH_B, PIO_PC6B_PWML2);
   8034e:	4808      	ldr	r0, [pc, #32]	; (80370 <InitPIN38+0x40>)
   80350:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80354:	2240      	movs	r2, #64	; 0x40
   80356:	4b07      	ldr	r3, [pc, #28]	; (80374 <InitPIN38+0x44>)
   80358:	4798      	blx	r3
		pwm_channel_enable(PWM, PWM_CHANNEL_2);
   8035a:	4628      	mov	r0, r5
   8035c:	4621      	mov	r1, r4
   8035e:	4b06      	ldr	r3, [pc, #24]	; (80378 <InitPIN38+0x48>)
   80360:	4798      	blx	r3
   80362:	bd38      	pop	{r3, r4, r5, pc}
   80364:	200785b4 	.word	0x200785b4
   80368:	40094000 	.word	0x40094000
   8036c:	00081b85 	.word	0x00081b85
   80370:	400e1200 	.word	0x400e1200
   80374:	000815cd 	.word	0x000815cd
   80378:	00081cad 	.word	0x00081cad

0008037c <PWMInit>:
pwm_channel_t PWMPin38;

/************************************************************************
* Configuration of the Pulse Width Modulation (PWM). 
/************************************************************************/
void PWMInit(void){
   8037c:	b530      	push	{r4, r5, lr}
   8037e:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
   80380:	2024      	movs	r0, #36	; 0x24
   80382:	4b0d      	ldr	r3, [pc, #52]	; (803b8 <PWMInit+0x3c>)
   80384:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_3);
   80386:	4c0d      	ldr	r4, [pc, #52]	; (803bc <PWMInit+0x40>)
   80388:	4620      	mov	r0, r4
   8038a:	2103      	movs	r1, #3
   8038c:	4d0c      	ldr	r5, [pc, #48]	; (803c0 <PWMInit+0x44>)
   8038e:	47a8      	blx	r5
	pwm_channel_disable(PWM, PWM_CHANNEL_2);
   80390:	4620      	mov	r0, r4
   80392:	2102      	movs	r1, #2
   80394:	47a8      	blx	r5
	
	pwm_clock_t clock_setting = {
   80396:	4b0b      	ldr	r3, [pc, #44]	; (803c4 <PWMInit+0x48>)
   80398:	9301      	str	r3, [sp, #4]
   8039a:	2300      	movs	r3, #0
   8039c:	9302      	str	r3, [sp, #8]
   8039e:	4b0a      	ldr	r3, [pc, #40]	; (803c8 <PWMInit+0x4c>)
   803a0:	9303      	str	r3, [sp, #12]
		.ul_clka = 50 * 19999,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
   803a2:	4620      	mov	r0, r4
   803a4:	a901      	add	r1, sp, #4
   803a6:	4b09      	ldr	r3, [pc, #36]	; (803cc <PWMInit+0x50>)
   803a8:	4798      	blx	r3
	
	InitPIN40();
   803aa:	4b09      	ldr	r3, [pc, #36]	; (803d0 <PWMInit+0x54>)
   803ac:	4798      	blx	r3
	InitPIN38();
   803ae:	4b09      	ldr	r3, [pc, #36]	; (803d4 <PWMInit+0x58>)
   803b0:	4798      	blx	r3
}
   803b2:	b005      	add	sp, #20
   803b4:	bd30      	pop	{r4, r5, pc}
   803b6:	bf00      	nop
   803b8:	00081a71 	.word	0x00081a71
   803bc:	40094000 	.word	0x40094000
   803c0:	00081cb9 	.word	0x00081cb9
   803c4:	000f420e 	.word	0x000f420e
   803c8:	0501bd00 	.word	0x0501bd00
   803cc:	00081b45 	.word	0x00081b45
   803d0:	000802e1 	.word	0x000802e1
   803d4:	00080331 	.word	0x00080331

000803d8 <LeftWheelPWM>:

/************************************************************************
* Calculation of the output value. 
/************************************************************************/
void LeftWheelPWM(uint32_t dutyCycle)
{
   803d8:	b508      	push	{r3, lr}
   803da:	4602      	mov	r2, r0

		pwm_channel_update_duty(PWM, &PWMPin40, dutyCycle);
   803dc:	4802      	ldr	r0, [pc, #8]	; (803e8 <LeftWheelPWM+0x10>)
   803de:	4903      	ldr	r1, [pc, #12]	; (803ec <LeftWheelPWM+0x14>)
   803e0:	4b03      	ldr	r3, [pc, #12]	; (803f0 <LeftWheelPWM+0x18>)
   803e2:	4798      	blx	r3
   803e4:	bd08      	pop	{r3, pc}
   803e6:	bf00      	nop
   803e8:	40094000 	.word	0x40094000
   803ec:	200785dc 	.word	0x200785dc
   803f0:	00081c89 	.word	0x00081c89

000803f4 <RightWheelPWM>:

}

void RightWheelPWM(uint32_t dutyCycle){
   803f4:	b508      	push	{r3, lr}
   803f6:	4602      	mov	r2, r0
	pwm_channel_update_duty(PWM, &PWMPin38, dutyCycle);
   803f8:	4802      	ldr	r0, [pc, #8]	; (80404 <RightWheelPWM+0x10>)
   803fa:	4903      	ldr	r1, [pc, #12]	; (80408 <RightWheelPWM+0x14>)
   803fc:	4b03      	ldr	r3, [pc, #12]	; (8040c <RightWheelPWM+0x18>)
   803fe:	4798      	blx	r3
   80400:	bd08      	pop	{r3, pc}
   80402:	bf00      	nop
   80404:	40094000 	.word	0x40094000
   80408:	200785b4 	.word	0x200785b4
   8040c:	00081c89 	.word	0x00081c89

00080410 <TaskMatLab>:
int32_t errortomat = 0;
uint32_t averagehastighet = 0;


void TaskMatLab(void *p)
{
   80410:	b570      	push	{r4, r5, r6, lr}
   80412:	b082      	sub	sp, #8

	portTickType xLastWakeTime;
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   80414:	4b05      	ldr	r3, [pc, #20]	; (8042c <TaskMatLab+0x1c>)
   80416:	4798      	blx	r3
   80418:	ac02      	add	r4, sp, #8
   8041a:	f844 0d04 	str.w	r0, [r4, #-4]!

	while(1)
	{
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   8041e:	2632      	movs	r6, #50	; 0x32
   80420:	4d03      	ldr	r5, [pc, #12]	; (80430 <TaskMatLab+0x20>)
   80422:	4620      	mov	r0, r4
   80424:	4631      	mov	r1, r6
   80426:	47a8      	blx	r5
   80428:	e7fb      	b.n	80422 <TaskMatLab+0x12>
   8042a:	bf00      	nop
   8042c:	00082ad9 	.word	0x00082ad9
   80430:	00082d21 	.word	0x00082d21

00080434 <SendControlSignalLeftPID>:
		//printf("%d\n",averagehastighet);
	
	}
}

void SendControlSignalLeftPID(uint32_t signal, float desiredValue,float error,uint32_t averageSensorValue){
   80434:	b570      	push	{r4, r5, r6, lr}
   80436:	4616      	mov	r6, r2
   80438:	461d      	mov	r5, r3
	sendmatlab = signal;
   8043a:	4b0a      	ldr	r3, [pc, #40]	; (80464 <SendControlSignalLeftPID+0x30>)
   8043c:	6018      	str	r0, [r3, #0]
	bv = desiredValue * 1000;	
   8043e:	4c0a      	ldr	r4, [pc, #40]	; (80468 <SendControlSignalLeftPID+0x34>)
   80440:	4608      	mov	r0, r1
   80442:	490a      	ldr	r1, [pc, #40]	; (8046c <SendControlSignalLeftPID+0x38>)
   80444:	47a0      	blx	r4
   80446:	4b0a      	ldr	r3, [pc, #40]	; (80470 <SendControlSignalLeftPID+0x3c>)
   80448:	4798      	blx	r3
   8044a:	4b0a      	ldr	r3, [pc, #40]	; (80474 <SendControlSignalLeftPID+0x40>)
   8044c:	6018      	str	r0, [r3, #0]
	errortomat = error*1000;
   8044e:	4630      	mov	r0, r6
   80450:	4906      	ldr	r1, [pc, #24]	; (8046c <SendControlSignalLeftPID+0x38>)
   80452:	47a0      	blx	r4
   80454:	4b08      	ldr	r3, [pc, #32]	; (80478 <SendControlSignalLeftPID+0x44>)
   80456:	4798      	blx	r3
   80458:	4b08      	ldr	r3, [pc, #32]	; (8047c <SendControlSignalLeftPID+0x48>)
   8045a:	6018      	str	r0, [r3, #0]
	averagehastighet = averageSensorValue;
   8045c:	4b08      	ldr	r3, [pc, #32]	; (80480 <SendControlSignalLeftPID+0x4c>)
   8045e:	601d      	str	r5, [r3, #0]
   80460:	bd70      	pop	{r4, r5, r6, pc}
   80462:	bf00      	nop
   80464:	20070210 	.word	0x20070210
   80468:	00086b25 	.word	0x00086b25
   8046c:	447a0000 	.word	0x447a0000
   80470:	00086efd 	.word	0x00086efd
   80474:	20070214 	.word	0x20070214
   80478:	00086eb1 	.word	0x00086eb1
   8047c:	20070218 	.word	0x20070218
   80480:	2007020c 	.word	0x2007020c
   80484:	00000000 	.word	0x00000000

00080488 <valuesforPWMRight>:
	signal = (float)k_p * ((float)(proportionalPart + integralPart + derivingPart));
	
	return signal;
}

void valuesforPWMRight(float finalULeft){
   80488:	b570      	push	{r4, r5, r6, lr}
	
	if(finalULeft <= 0.017){
   8048a:	4b8d      	ldr	r3, [pc, #564]	; (806c0 <valuesforPWMRight+0x238>)
   8048c:	4798      	blx	r3
   8048e:	4604      	mov	r4, r0
   80490:	460d      	mov	r5, r1
   80492:	a365      	add	r3, pc, #404	; (adr r3, 80628 <valuesforPWMRight+0x1a0>)
   80494:	e9d3 2300 	ldrd	r2, r3, [r3]
   80498:	4e8a      	ldr	r6, [pc, #552]	; (806c4 <valuesforPWMRight+0x23c>)
   8049a:	47b0      	blx	r6
   8049c:	b120      	cbz	r0, 804a8 <valuesforPWMRight+0x20>
		RightWheelPWM(1500);
   8049e:	f240 50dc 	movw	r0, #1500	; 0x5dc
   804a2:	4b89      	ldr	r3, [pc, #548]	; (806c8 <valuesforPWMRight+0x240>)
   804a4:	4798      	blx	r3
   804a6:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.018 && finalULeft <= 0.029){
   804a8:	4620      	mov	r0, r4
   804aa:	4629      	mov	r1, r5
   804ac:	a360      	add	r3, pc, #384	; (adr r3, 80630 <valuesforPWMRight+0x1a8>)
   804ae:	e9d3 2300 	ldrd	r2, r3, [r3]
   804b2:	4e86      	ldr	r6, [pc, #536]	; (806cc <valuesforPWMRight+0x244>)
   804b4:	47b0      	blx	r6
   804b6:	b160      	cbz	r0, 804d2 <valuesforPWMRight+0x4a>
   804b8:	4620      	mov	r0, r4
   804ba:	4629      	mov	r1, r5
   804bc:	a35e      	add	r3, pc, #376	; (adr r3, 80638 <valuesforPWMRight+0x1b0>)
   804be:	e9d3 2300 	ldrd	r2, r3, [r3]
   804c2:	4e80      	ldr	r6, [pc, #512]	; (806c4 <valuesforPWMRight+0x23c>)
   804c4:	47b0      	blx	r6
   804c6:	b120      	cbz	r0, 804d2 <valuesforPWMRight+0x4a>
		RightWheelPWM(1390);
   804c8:	f240 506e 	movw	r0, #1390	; 0x56e
   804cc:	4b7e      	ldr	r3, [pc, #504]	; (806c8 <valuesforPWMRight+0x240>)
   804ce:	4798      	blx	r3
   804d0:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.03 && finalULeft <= 0.055){
   804d2:	4620      	mov	r0, r4
   804d4:	4629      	mov	r1, r5
   804d6:	a35a      	add	r3, pc, #360	; (adr r3, 80640 <valuesforPWMRight+0x1b8>)
   804d8:	e9d3 2300 	ldrd	r2, r3, [r3]
   804dc:	4e7b      	ldr	r6, [pc, #492]	; (806cc <valuesforPWMRight+0x244>)
   804de:	47b0      	blx	r6
   804e0:	b160      	cbz	r0, 804fc <valuesforPWMRight+0x74>
   804e2:	4620      	mov	r0, r4
   804e4:	4629      	mov	r1, r5
   804e6:	a358      	add	r3, pc, #352	; (adr r3, 80648 <valuesforPWMRight+0x1c0>)
   804e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   804ec:	4e75      	ldr	r6, [pc, #468]	; (806c4 <valuesforPWMRight+0x23c>)
   804ee:	47b0      	blx	r6
   804f0:	b120      	cbz	r0, 804fc <valuesforPWMRight+0x74>
		RightWheelPWM(1370);
   804f2:	f240 505a 	movw	r0, #1370	; 0x55a
   804f6:	4b74      	ldr	r3, [pc, #464]	; (806c8 <valuesforPWMRight+0x240>)
   804f8:	4798      	blx	r3
   804fa:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.056 && finalULeft <= 0.085){
   804fc:	4620      	mov	r0, r4
   804fe:	4629      	mov	r1, r5
   80500:	a353      	add	r3, pc, #332	; (adr r3, 80650 <valuesforPWMRight+0x1c8>)
   80502:	e9d3 2300 	ldrd	r2, r3, [r3]
   80506:	4e71      	ldr	r6, [pc, #452]	; (806cc <valuesforPWMRight+0x244>)
   80508:	47b0      	blx	r6
   8050a:	b160      	cbz	r0, 80526 <valuesforPWMRight+0x9e>
   8050c:	4620      	mov	r0, r4
   8050e:	4629      	mov	r1, r5
   80510:	a351      	add	r3, pc, #324	; (adr r3, 80658 <valuesforPWMRight+0x1d0>)
   80512:	e9d3 2300 	ldrd	r2, r3, [r3]
   80516:	4e6b      	ldr	r6, [pc, #428]	; (806c4 <valuesforPWMRight+0x23c>)
   80518:	47b0      	blx	r6
   8051a:	b120      	cbz	r0, 80526 <valuesforPWMRight+0x9e>
		RightWheelPWM(1350);
   8051c:	f240 5046 	movw	r0, #1350	; 0x546
   80520:	4b69      	ldr	r3, [pc, #420]	; (806c8 <valuesforPWMRight+0x240>)
   80522:	4798      	blx	r3
   80524:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.086 && finalULeft <= 0.128){
   80526:	4620      	mov	r0, r4
   80528:	4629      	mov	r1, r5
   8052a:	a34d      	add	r3, pc, #308	; (adr r3, 80660 <valuesforPWMRight+0x1d8>)
   8052c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80530:	4e66      	ldr	r6, [pc, #408]	; (806cc <valuesforPWMRight+0x244>)
   80532:	47b0      	blx	r6
   80534:	b160      	cbz	r0, 80550 <valuesforPWMRight+0xc8>
   80536:	4620      	mov	r0, r4
   80538:	4629      	mov	r1, r5
   8053a:	a34b      	add	r3, pc, #300	; (adr r3, 80668 <valuesforPWMRight+0x1e0>)
   8053c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80540:	4e60      	ldr	r6, [pc, #384]	; (806c4 <valuesforPWMRight+0x23c>)
   80542:	47b0      	blx	r6
   80544:	b120      	cbz	r0, 80550 <valuesforPWMRight+0xc8>
		RightWheelPWM(1330);
   80546:	f240 5032 	movw	r0, #1330	; 0x532
   8054a:	4b5f      	ldr	r3, [pc, #380]	; (806c8 <valuesforPWMRight+0x240>)
   8054c:	4798      	blx	r3
   8054e:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.129 && finalULeft <= 0.155){
   80550:	4620      	mov	r0, r4
   80552:	4629      	mov	r1, r5
   80554:	a346      	add	r3, pc, #280	; (adr r3, 80670 <valuesforPWMRight+0x1e8>)
   80556:	e9d3 2300 	ldrd	r2, r3, [r3]
   8055a:	4e5c      	ldr	r6, [pc, #368]	; (806cc <valuesforPWMRight+0x244>)
   8055c:	47b0      	blx	r6
   8055e:	b160      	cbz	r0, 8057a <valuesforPWMRight+0xf2>
   80560:	4620      	mov	r0, r4
   80562:	4629      	mov	r1, r5
   80564:	a344      	add	r3, pc, #272	; (adr r3, 80678 <valuesforPWMRight+0x1f0>)
   80566:	e9d3 2300 	ldrd	r2, r3, [r3]
   8056a:	4e56      	ldr	r6, [pc, #344]	; (806c4 <valuesforPWMRight+0x23c>)
   8056c:	47b0      	blx	r6
   8056e:	b120      	cbz	r0, 8057a <valuesforPWMRight+0xf2>
		RightWheelPWM(1310);
   80570:	f240 501e 	movw	r0, #1310	; 0x51e
   80574:	4b54      	ldr	r3, [pc, #336]	; (806c8 <valuesforPWMRight+0x240>)
   80576:	4798      	blx	r3
   80578:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.156 && finalULeft <= 0.182){
   8057a:	4620      	mov	r0, r4
   8057c:	4629      	mov	r1, r5
   8057e:	a340      	add	r3, pc, #256	; (adr r3, 80680 <valuesforPWMRight+0x1f8>)
   80580:	e9d3 2300 	ldrd	r2, r3, [r3]
   80584:	4e51      	ldr	r6, [pc, #324]	; (806cc <valuesforPWMRight+0x244>)
   80586:	47b0      	blx	r6
   80588:	b160      	cbz	r0, 805a4 <valuesforPWMRight+0x11c>
   8058a:	4620      	mov	r0, r4
   8058c:	4629      	mov	r1, r5
   8058e:	a33e      	add	r3, pc, #248	; (adr r3, 80688 <valuesforPWMRight+0x200>)
   80590:	e9d3 2300 	ldrd	r2, r3, [r3]
   80594:	4e4b      	ldr	r6, [pc, #300]	; (806c4 <valuesforPWMRight+0x23c>)
   80596:	47b0      	blx	r6
   80598:	b120      	cbz	r0, 805a4 <valuesforPWMRight+0x11c>
		RightWheelPWM(1290);
   8059a:	f240 500a 	movw	r0, #1290	; 0x50a
   8059e:	4b4a      	ldr	r3, [pc, #296]	; (806c8 <valuesforPWMRight+0x240>)
   805a0:	4798      	blx	r3
   805a2:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.183 && finalULeft <= 0.220){
   805a4:	4620      	mov	r0, r4
   805a6:	4629      	mov	r1, r5
   805a8:	a339      	add	r3, pc, #228	; (adr r3, 80690 <valuesforPWMRight+0x208>)
   805aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   805ae:	4e47      	ldr	r6, [pc, #284]	; (806cc <valuesforPWMRight+0x244>)
   805b0:	47b0      	blx	r6
   805b2:	b160      	cbz	r0, 805ce <valuesforPWMRight+0x146>
   805b4:	4620      	mov	r0, r4
   805b6:	4629      	mov	r1, r5
   805b8:	a337      	add	r3, pc, #220	; (adr r3, 80698 <valuesforPWMRight+0x210>)
   805ba:	e9d3 2300 	ldrd	r2, r3, [r3]
   805be:	4e41      	ldr	r6, [pc, #260]	; (806c4 <valuesforPWMRight+0x23c>)
   805c0:	47b0      	blx	r6
   805c2:	b120      	cbz	r0, 805ce <valuesforPWMRight+0x146>
		RightWheelPWM(1270);
   805c4:	f240 40f6 	movw	r0, #1270	; 0x4f6
   805c8:	4b3f      	ldr	r3, [pc, #252]	; (806c8 <valuesforPWMRight+0x240>)
   805ca:	4798      	blx	r3
   805cc:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.221 && finalULeft <= 0.267){
   805ce:	4620      	mov	r0, r4
   805d0:	4629      	mov	r1, r5
   805d2:	a333      	add	r3, pc, #204	; (adr r3, 806a0 <valuesforPWMRight+0x218>)
   805d4:	e9d3 2300 	ldrd	r2, r3, [r3]
   805d8:	4e3c      	ldr	r6, [pc, #240]	; (806cc <valuesforPWMRight+0x244>)
   805da:	47b0      	blx	r6
   805dc:	b160      	cbz	r0, 805f8 <valuesforPWMRight+0x170>
   805de:	4620      	mov	r0, r4
   805e0:	4629      	mov	r1, r5
   805e2:	a331      	add	r3, pc, #196	; (adr r3, 806a8 <valuesforPWMRight+0x220>)
   805e4:	e9d3 2300 	ldrd	r2, r3, [r3]
   805e8:	4e36      	ldr	r6, [pc, #216]	; (806c4 <valuesforPWMRight+0x23c>)
   805ea:	47b0      	blx	r6
   805ec:	b120      	cbz	r0, 805f8 <valuesforPWMRight+0x170>
		RightWheelPWM(1250);
   805ee:	f240 40e2 	movw	r0, #1250	; 0x4e2
   805f2:	4b35      	ldr	r3, [pc, #212]	; (806c8 <valuesforPWMRight+0x240>)
   805f4:	4798      	blx	r3
   805f6:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.268 && finalULeft <= 0.334){
   805f8:	4620      	mov	r0, r4
   805fa:	4629      	mov	r1, r5
   805fc:	a32c      	add	r3, pc, #176	; (adr r3, 806b0 <valuesforPWMRight+0x228>)
   805fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   80602:	4e32      	ldr	r6, [pc, #200]	; (806cc <valuesforPWMRight+0x244>)
   80604:	47b0      	blx	r6
   80606:	2800      	cmp	r0, #0
   80608:	d062      	beq.n	806d0 <valuesforPWMRight+0x248>
   8060a:	4620      	mov	r0, r4
   8060c:	4629      	mov	r1, r5
   8060e:	a32a      	add	r3, pc, #168	; (adr r3, 806b8 <valuesforPWMRight+0x230>)
   80610:	e9d3 2300 	ldrd	r2, r3, [r3]
   80614:	4e2b      	ldr	r6, [pc, #172]	; (806c4 <valuesforPWMRight+0x23c>)
   80616:	47b0      	blx	r6
   80618:	2800      	cmp	r0, #0
   8061a:	d059      	beq.n	806d0 <valuesforPWMRight+0x248>
		RightWheelPWM(1230);
   8061c:	f240 40ce 	movw	r0, #1230	; 0x4ce
   80620:	4b29      	ldr	r3, [pc, #164]	; (806c8 <valuesforPWMRight+0x240>)
   80622:	4798      	blx	r3
   80624:	bd70      	pop	{r4, r5, r6, pc}
   80626:	bf00      	nop
   80628:	b020c49c 	.word	0xb020c49c
   8062c:	3f916872 	.word	0x3f916872
   80630:	8d4fdf3b 	.word	0x8d4fdf3b
   80634:	3f926e97 	.word	0x3f926e97
   80638:	0e560419 	.word	0x0e560419
   8063c:	3f9db22d 	.word	0x3f9db22d
   80640:	eb851eb8 	.word	0xeb851eb8
   80644:	3f9eb851 	.word	0x3f9eb851
   80648:	c28f5c29 	.word	0xc28f5c29
   8064c:	3fac28f5 	.word	0x3fac28f5
   80650:	3126e979 	.word	0x3126e979
   80654:	3facac08 	.word	0x3facac08
   80658:	5c28f5c3 	.word	0x5c28f5c3
   8065c:	3fb5c28f 	.word	0x3fb5c28f
   80660:	9374bc6a 	.word	0x9374bc6a
   80664:	3fb60418 	.word	0x3fb60418
   80668:	d2f1a9fc 	.word	0xd2f1a9fc
   8066c:	3fc0624d 	.word	0x3fc0624d
   80670:	6e978d50 	.word	0x6e978d50
   80674:	3fc08312 	.word	0x3fc08312
   80678:	3d70a3d7 	.word	0x3d70a3d7
   8067c:	3fc3d70a 	.word	0x3fc3d70a
   80680:	d916872b 	.word	0xd916872b
   80684:	3fc3f7ce 	.word	0x3fc3f7ce
   80688:	a7ef9db2 	.word	0xa7ef9db2
   8068c:	3fc74bc6 	.word	0x3fc74bc6
   80690:	43958106 	.word	0x43958106
   80694:	3fc76c8b 	.word	0x3fc76c8b
   80698:	c28f5c29 	.word	0xc28f5c29
   8069c:	3fcc28f5 	.word	0x3fcc28f5
   806a0:	5e353f7d 	.word	0x5e353f7d
   806a4:	3fcc49ba 	.word	0x3fcc49ba
   806a8:	2b020c4a 	.word	0x2b020c4a
   806ac:	3fd11687 	.word	0x3fd11687
   806b0:	78d4fdf4 	.word	0x78d4fdf4
   806b4:	3fd126e9 	.word	0x3fd126e9
   806b8:	89374bc7 	.word	0x89374bc7
   806bc:	3fd56041 	.word	0x3fd56041
   806c0:	000862dd 	.word	0x000862dd
   806c4:	0008687d 	.word	0x0008687d
   806c8:	000803f5 	.word	0x000803f5
   806cc:	00086891 	.word	0x00086891
	}
	else if(finalULeft >= 0.335 && finalULeft <= 0.372){
   806d0:	4620      	mov	r0, r4
   806d2:	4629      	mov	r1, r5
   806d4:	a310      	add	r3, pc, #64	; (adr r3, 80718 <valuesforPWMRight+0x290>)
   806d6:	e9d3 2300 	ldrd	r2, r3, [r3]
   806da:	4e13      	ldr	r6, [pc, #76]	; (80728 <valuesforPWMRight+0x2a0>)
   806dc:	47b0      	blx	r6
   806de:	b160      	cbz	r0, 806fa <valuesforPWMRight+0x272>
   806e0:	4620      	mov	r0, r4
   806e2:	4629      	mov	r1, r5
   806e4:	a30e      	add	r3, pc, #56	; (adr r3, 80720 <valuesforPWMRight+0x298>)
   806e6:	e9d3 2300 	ldrd	r2, r3, [r3]
   806ea:	4e10      	ldr	r6, [pc, #64]	; (8072c <valuesforPWMRight+0x2a4>)
   806ec:	47b0      	blx	r6
   806ee:	b120      	cbz	r0, 806fa <valuesforPWMRight+0x272>
		RightWheelPWM(1210);
   806f0:	f240 40ba 	movw	r0, #1210	; 0x4ba
   806f4:	4b0e      	ldr	r3, [pc, #56]	; (80730 <valuesforPWMRight+0x2a8>)
   806f6:	4798      	blx	r3
   806f8:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft > 0.372){
   806fa:	4620      	mov	r0, r4
   806fc:	4629      	mov	r1, r5
   806fe:	a308      	add	r3, pc, #32	; (adr r3, 80720 <valuesforPWMRight+0x298>)
   80700:	e9d3 2300 	ldrd	r2, r3, [r3]
   80704:	4c0b      	ldr	r4, [pc, #44]	; (80734 <valuesforPWMRight+0x2ac>)
   80706:	47a0      	blx	r4
   80708:	b118      	cbz	r0, 80712 <valuesforPWMRight+0x28a>
	RightWheelPWM(1200);
   8070a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
   8070e:	4b08      	ldr	r3, [pc, #32]	; (80730 <valuesforPWMRight+0x2a8>)
   80710:	4798      	blx	r3
   80712:	bd70      	pop	{r4, r5, r6, pc}
   80714:	f3af 8000 	nop.w
   80718:	d70a3d71 	.word	0xd70a3d71
   8071c:	3fd570a3 	.word	0x3fd570a3
   80720:	16872b02 	.word	0x16872b02
   80724:	3fd7ced9 	.word	0x3fd7ced9
   80728:	00086891 	.word	0x00086891
   8072c:	0008687d 	.word	0x0008687d
   80730:	000803f5 	.word	0x000803f5
   80734:	000868a5 	.word	0x000868a5

00080738 <TaskPIDRight>:
static float samplingTimeRight = 0.05;



void TaskPIDRight(void *p)
{
   80738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8073c:	b083      	sub	sp, #12
	
	uint32_t joystick_y;
	uint32_t joystick_x;
	portTickType xLastWakeTime; //Last time the task was active.
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   8073e:	4b41      	ldr	r3, [pc, #260]	; (80844 <TaskPIDRight+0x10c>)
   80740:	4798      	blx	r3
   80742:	9001      	str	r0, [sp, #4]
	int averageSensorValue = 0;
   80744:	2500      	movs	r5, #0
	while(1){
		xSampleTime = (portTickType)sampleTimeRight;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime); //Wait for the next cycle the task will be active.
   80746:	a801      	add	r0, sp, #4
   80748:	2132      	movs	r1, #50	; 0x32
   8074a:	4b3f      	ldr	r3, [pc, #252]	; (80848 <TaskPIDRight+0x110>)
   8074c:	4798      	blx	r3
		
		int32_t temp;
		
		if(desiredValueRight != 0){
   8074e:	4b3f      	ldr	r3, [pc, #252]	; (8084c <TaskPIDRight+0x114>)
   80750:	f8d3 9000 	ldr.w	r9, [r3]
   80754:	4648      	mov	r0, r9
   80756:	2100      	movs	r1, #0
   80758:	4b3d      	ldr	r3, [pc, #244]	; (80850 <TaskPIDRight+0x118>)
   8075a:	4798      	blx	r3
   8075c:	2800      	cmp	r0, #0
   8075e:	d15e      	bne.n	8081e <TaskPIDRight+0xe6>
			filterRight[POSITIONS-1] = hastighetRightWheel;
   80760:	f8df b100 	ldr.w	fp, [pc, #256]	; 80864 <TaskPIDRight+0x12c>
   80764:	4b3b      	ldr	r3, [pc, #236]	; (80854 <TaskPIDRight+0x11c>)
   80766:	6818      	ldr	r0, [r3, #0]
   80768:	4b3b      	ldr	r3, [pc, #236]	; (80858 <TaskPIDRight+0x120>)
   8076a:	4798      	blx	r3
   8076c:	f8cb 0014 	str.w	r0, [fp, #20]
   80770:	f1ab 0404 	sub.w	r4, fp, #4
   80774:	f10b 0614 	add.w	r6, fp, #20
					
			
			for(int i = 0; i<POSITIONS; i++)
			{
				averageSensorValue =  (averageSensorValue + filterRight[i]);
   80778:	f8df a124 	ldr.w	sl, [pc, #292]	; 808a0 <TaskPIDRight+0x168>
   8077c:	f8df 8100 	ldr.w	r8, [pc, #256]	; 80880 <TaskPIDRight+0x148>
   80780:	4f36      	ldr	r7, [pc, #216]	; (8085c <TaskPIDRight+0x124>)
   80782:	4628      	mov	r0, r5
   80784:	47d0      	blx	sl
   80786:	f854 1f04 	ldr.w	r1, [r4, #4]!
   8078a:	47c0      	blx	r8
   8078c:	47b8      	blx	r7
		
		if(desiredValueRight != 0){
			filterRight[POSITIONS-1] = hastighetRightWheel;
					
			
			for(int i = 0; i<POSITIONS; i++)
   8078e:	42b4      	cmp	r4, r6
   80790:	d1f8      	bne.n	80784 <TaskPIDRight+0x4c>
			{
				averageSensorValue =  (averageSensorValue + filterRight[i]);
			}
			
			averageSensorValue =  (averageSensorValue / POSITIONS);
   80792:	4a33      	ldr	r2, [pc, #204]	; (80860 <TaskPIDRight+0x128>)
   80794:	fb82 2300 	smull	r2, r3, r2, r0
   80798:	eba3 75e0 	sub.w	r5, r3, r0, asr #31
   8079c:	465a      	mov	r2, fp
			
			for(int i = 0; i<POSITIONS-1; i++)
			{
				filterRight[i] = filterRight[i+1];
   8079e:	6853      	ldr	r3, [r2, #4]
   807a0:	f842 3b04 	str.w	r3, [r2], #4
				averageSensorValue =  (averageSensorValue + filterRight[i]);
			}
			
			averageSensorValue =  (averageSensorValue / POSITIONS);
			
			for(int i = 0; i<POSITIONS-1; i++)
   807a4:	42b2      	cmp	r2, r6
   807a6:	d1fa      	bne.n	8079e <TaskPIDRight+0x66>
			{
				filterRight[i] = filterRight[i+1];
			}
			//printf("%d\n", hastighetRightWheel);
			filterRight[POSITIONS-1] = 0;
   807a8:	4b2e      	ldr	r3, [pc, #184]	; (80864 <TaskPIDRight+0x12c>)
   807aa:	2200      	movs	r2, #0
   807ac:	615a      	str	r2, [r3, #20]
			currentVRight = averageSensorValue;
   807ae:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 808a0 <TaskPIDRight+0x168>
   807b2:	4628      	mov	r0, r5
   807b4:	47d0      	blx	sl
   807b6:	4b2c      	ldr	r3, [pc, #176]	; (80868 <TaskPIDRight+0x130>)
   807b8:	6018      	str	r0, [r3, #0]
			errorRight =  (float) ((float)desiredValueRight - (float)currentVRight/1000);
   807ba:	492c      	ldr	r1, [pc, #176]	; (8086c <TaskPIDRight+0x134>)
   807bc:	4b2c      	ldr	r3, [pc, #176]	; (80870 <TaskPIDRight+0x138>)
   807be:	4798      	blx	r3
   807c0:	4601      	mov	r1, r0
   807c2:	4e2c      	ldr	r6, [pc, #176]	; (80874 <TaskPIDRight+0x13c>)
   807c4:	4648      	mov	r0, r9
   807c6:	47b0      	blx	r6
   807c8:	4604      	mov	r4, r0
   807ca:	4b2b      	ldr	r3, [pc, #172]	; (80878 <TaskPIDRight+0x140>)
   807cc:	6018      	str	r0, [r3, #0]

			prevErrorRight = errorRight;
   807ce:	4b2b      	ldr	r3, [pc, #172]	; (8087c <TaskPIDRight+0x144>)
   807d0:	6018      	str	r0, [r3, #0]
			wRight = wRight + errorRight;
   807d2:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 808a4 <TaskPIDRight+0x16c>
   807d6:	4f2a      	ldr	r7, [pc, #168]	; (80880 <TaskPIDRight+0x148>)
   807d8:	f8d8 1000 	ldr.w	r1, [r8]
   807dc:	47b8      	blx	r7
   807de:	4681      	mov	r9, r0
   807e0:	f8c8 0000 	str.w	r0, [r8]
	float derivingPart;
	float signal;
	
	proportionalPart = (float)currErr;
	integralPart = (float)(sumErr * (sampTime/k_i));
	derivingPart = ((float)currErr - (float)prevErr) * (float)(k_d / sampTime);
   807e4:	4620      	mov	r0, r4
   807e6:	4621      	mov	r1, r4
   807e8:	47b0      	blx	r6
   807ea:	4e26      	ldr	r6, [pc, #152]	; (80884 <TaskPIDRight+0x14c>)
   807ec:	4926      	ldr	r1, [pc, #152]	; (80888 <TaskPIDRight+0x150>)
   807ee:	47b0      	blx	r6
   807f0:	4683      	mov	fp, r0
			errorRight =  (float) ((float)desiredValueRight - (float)currentVRight/1000);

			prevErrorRight = errorRight;
			wRight = wRight + errorRight;

			finalURight = (float)CalcSignalRight(samplingTimeRight, kpRight, kiRight, kdRight, errorRight, prevErrorRight, wRight);					
   807f2:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8085c <TaskPIDRight+0x124>
   807f6:	4648      	mov	r0, r9
   807f8:	47c0      	blx	r8
	float integralPart;
	float derivingPart;
	float signal;
	
	proportionalPart = (float)currErr;
	integralPart = (float)(sumErr * (sampTime/k_i));
   807fa:	47d0      	blx	sl
   807fc:	4923      	ldr	r1, [pc, #140]	; (8088c <TaskPIDRight+0x154>)
   807fe:	47b0      	blx	r6
   80800:	4601      	mov	r1, r0
	derivingPart = ((float)currErr - (float)prevErr) * (float)(k_d / sampTime);
	signal = (float)k_p * ((float)(proportionalPart + integralPart + derivingPart));
   80802:	4620      	mov	r0, r4
   80804:	47b8      	blx	r7
   80806:	4601      	mov	r1, r0
   80808:	4658      	mov	r0, fp
   8080a:	47b8      	blx	r7
   8080c:	4920      	ldr	r1, [pc, #128]	; (80890 <TaskPIDRight+0x158>)
   8080e:	47b0      	blx	r6
			errorRight =  (float) ((float)desiredValueRight - (float)currentVRight/1000);

			prevErrorRight = errorRight;
			wRight = wRight + errorRight;

			finalURight = (float)CalcSignalRight(samplingTimeRight, kpRight, kiRight, kdRight, errorRight, prevErrorRight, wRight);					
   80810:	4b20      	ldr	r3, [pc, #128]	; (80894 <TaskPIDRight+0x15c>)
   80812:	6018      	str	r0, [r3, #0]
			temp = finalURight*1000;
   80814:	4915      	ldr	r1, [pc, #84]	; (8086c <TaskPIDRight+0x134>)
   80816:	47b0      	blx	r6
   80818:	47c0      	blx	r8
   8081a:	4604      	mov	r4, r0
   8081c:	e004      	b.n	80828 <TaskPIDRight+0xf0>
		}
		else{
			finalURight = 0.0;
   8081e:	4b1d      	ldr	r3, [pc, #116]	; (80894 <TaskPIDRight+0x15c>)
   80820:	2200      	movs	r2, #0
   80822:	601a      	str	r2, [r3, #0]
			averageSensorValue = 0;
			temp = 0;
   80824:	2400      	movs	r4, #0
			finalURight = (float)CalcSignalRight(samplingTimeRight, kpRight, kiRight, kdRight, errorRight, prevErrorRight, wRight);					
			temp = finalURight*1000;
		}
		else{
			finalURight = 0.0;
			averageSensorValue = 0;
   80826:	4625      	mov	r5, r4
			temp = 0;
			
		}
		//printf("%d\n",temp);
		valuesforPWMRight(finalURight);
   80828:	4b1a      	ldr	r3, [pc, #104]	; (80894 <TaskPIDRight+0x15c>)
   8082a:	6818      	ldr	r0, [r3, #0]
   8082c:	4b1a      	ldr	r3, [pc, #104]	; (80898 <TaskPIDRight+0x160>)
   8082e:	4798      	blx	r3
		SendControlSignalLeftPID(temp, desiredValueRight,errorRight,averageSensorValue);
   80830:	4620      	mov	r0, r4
   80832:	4b06      	ldr	r3, [pc, #24]	; (8084c <TaskPIDRight+0x114>)
   80834:	6819      	ldr	r1, [r3, #0]
   80836:	4b10      	ldr	r3, [pc, #64]	; (80878 <TaskPIDRight+0x140>)
   80838:	681a      	ldr	r2, [r3, #0]
   8083a:	462b      	mov	r3, r5
   8083c:	4c17      	ldr	r4, [pc, #92]	; (8089c <TaskPIDRight+0x164>)
   8083e:	47a0      	blx	r4
		
	}
   80840:	e781      	b.n	80746 <TaskPIDRight+0xe>
   80842:	bf00      	nop
   80844:	00082ad9 	.word	0x00082ad9
   80848:	00082d21 	.word	0x00082d21
   8084c:	20070228 	.word	0x20070228
   80850:	00086e4d 	.word	0x00086e4d
   80854:	20078604 	.word	0x20078604
   80858:	00086a75 	.word	0x00086a75
   8085c:	00086eb1 	.word	0x00086eb1
   80860:	2aaaaaab 	.word	0x2aaaaaab
   80864:	2007022c 	.word	0x2007022c
   80868:	20070220 	.word	0x20070220
   8086c:	447a0000 	.word	0x447a0000
   80870:	00086c8d 	.word	0x00086c8d
   80874:	00086911 	.word	0x00086911
   80878:	20070244 	.word	0x20070244
   8087c:	2007021c 	.word	0x2007021c
   80880:	00086915 	.word	0x00086915
   80884:	00086b25 	.word	0x00086b25
   80888:	bf0833c6 	.word	0xbf0833c6
   8088c:	3c5d39dd 	.word	0x3c5d39dd
   80890:	3faed917 	.word	0x3faed917
   80894:	20070248 	.word	0x20070248
   80898:	00080489 	.word	0x00080489
   8089c:	00080435 	.word	0x00080435
   808a0:	00086a7d 	.word	0x00086a7d
   808a4:	20070224 	.word	0x20070224

000808a8 <SetPointRightWheel>:
	RightWheelPWM(1200);
	}
}

void SetPointRightWheel(float setPoint){
	desiredValueRight = setPoint;
   808a8:	4b01      	ldr	r3, [pc, #4]	; (808b0 <SetPointRightWheel+0x8>)
   808aa:	6018      	str	r0, [r3, #0]
   808ac:	4770      	bx	lr
   808ae:	bf00      	nop
   808b0:	20070228 	.word	0x20070228

000808b4 <TaskUltraLjud>:
#include "init_pins.h"

static uint32_t sampleTimeLeft = 100;

void TaskUltraLjud (void *p)
{
   808b4:	b570      	push	{r4, r5, r6, lr}
   808b6:	b082      	sub	sp, #8
	portTickType xLastWakeTime;
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   808b8:	4b2a      	ldr	r3, [pc, #168]	; (80964 <TaskUltraLjud+0xb0>)
   808ba:	4798      	blx	r3
   808bc:	9001      	str	r0, [sp, #4]
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   808be:	4b2a      	ldr	r3, [pc, #168]	; (80968 <TaskUltraLjud+0xb4>)
   808c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   808c4:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   808c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   808ca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   808ce:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   808d0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   808d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   808d8:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   808da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   808de:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   808e2:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   808e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   808e8:	f503 7300 	add.w	r3, r3, #512	; 0x200
   808ec:	2280      	movs	r2, #128	; 0x80
   808ee:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   808f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   808f4:	f44f 7280 	mov.w	r2, #256	; 0x100
   808f8:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   808fa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   808fe:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
   80902:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80906:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80908:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	pinMode(pin5,INPUT);
	pinMode(pin6,INPUT);
	pinMode(pin11,OUTPUT);
	pinMode(pin12,OUTPUT);
	pinMode(pin13,OUTPUT);
	drive=0;
   8090c:	2200      	movs	r2, #0
   8090e:	4b17      	ldr	r3, [pc, #92]	; (8096c <TaskUltraLjud+0xb8>)
   80910:	601a      	str	r2, [r3, #0]
	
	while (1)
	{
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80912:	4e17      	ldr	r6, [pc, #92]	; (80970 <TaskUltraLjud+0xbc>)
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80914:	4c14      	ldr	r4, [pc, #80]	; (80968 <TaskUltraLjud+0xb4>)
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80916:	4d17      	ldr	r5, [pc, #92]	; (80974 <TaskUltraLjud+0xc0>)
   80918:	a801      	add	r0, sp, #4
   8091a:	2164      	movs	r1, #100	; 0x64
   8091c:	47b0      	blx	r6
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8091e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
		
		
		if (getPin(pin3)==HIGH)                //Raktfram ultraljudet
   80920:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   80924:	d014      	beq.n	80950 <TaskUltraLjud+0x9c>
		{
			drive=1;
   80926:	2201      	movs	r2, #1
   80928:	4b10      	ldr	r3, [pc, #64]	; (8096c <TaskUltraLjud+0xb8>)
   8092a:	601a      	str	r2, [r3, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8092c:	2380      	movs	r3, #128	; 0x80
   8092e:	632b      	str	r3, [r5, #48]	; 0x30
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80930:	6be3      	ldr	r3, [r4, #60]	; 0x3c
			setPin(pin11,HIGH);
			
				if (getPin(pin4)==HIGH)        //vnster ultraljudet      12.5 cm,  45%, 0.3m/s, 0.4 sekunder 
   80932:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
   80936:	d003      	beq.n	80940 <TaskUltraLjud+0x8c>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80938:	f44f 7380 	mov.w	r3, #256	; 0x100
   8093c:	632b      	str	r3, [r5, #48]	; 0x30
   8093e:	e7eb      	b.n	80918 <TaskUltraLjud+0x64>
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80940:	6be3      	ldr	r3, [r4, #60]	; 0x3c
				{
					setPin(pin12,HIGH);
			}    
			else if (getPin(pin4)==LOW)
   80942:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
   80946:	d1e7      	bne.n	80918 <TaskUltraLjud+0x64>
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80948:	f44f 7380 	mov.w	r3, #256	; 0x100
   8094c:	636b      	str	r3, [r5, #52]	; 0x34
   8094e:	e7e3      	b.n	80918 <TaskUltraLjud+0x64>
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80950:	6be3      	ldr	r3, [r4, #60]	; 0x3c
			*/
			
			
		}
		
		else if (getPin(pin3)==LOW)
   80952:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   80956:	d1df      	bne.n	80918 <TaskUltraLjud+0x64>
		{
			drive=0;
   80958:	2200      	movs	r2, #0
   8095a:	4b04      	ldr	r3, [pc, #16]	; (8096c <TaskUltraLjud+0xb8>)
   8095c:	601a      	str	r2, [r3, #0]
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8095e:	2380      	movs	r3, #128	; 0x80
   80960:	636b      	str	r3, [r5, #52]	; 0x34
   80962:	e7d9      	b.n	80918 <TaskUltraLjud+0x64>
   80964:	00082ad9 	.word	0x00082ad9
   80968:	400e1200 	.word	0x400e1200
   8096c:	20078628 	.word	0x20078628
   80970:	00082d21 	.word	0x00082d21
   80974:	400e1400 	.word	0x400e1400

00080978 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80978:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8097a:	0189      	lsls	r1, r1, #6
   8097c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8097e:	2402      	movs	r4, #2
   80980:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80982:	f04f 31ff 	mov.w	r1, #4294967295
   80986:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80988:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8098a:	605a      	str	r2, [r3, #4]
}
   8098c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80990:	4770      	bx	lr
   80992:	bf00      	nop

00080994 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80994:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80998:	4770      	bx	lr
   8099a:	bf00      	nop

0008099c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   8099c:	0189      	lsls	r1, r1, #6
   8099e:	2305      	movs	r3, #5
   809a0:	5043      	str	r3, [r0, r1]
   809a2:	4770      	bx	lr

000809a4 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   809a4:	0189      	lsls	r1, r1, #6
   809a6:	2302      	movs	r3, #2
   809a8:	5043      	str	r3, [r0, r1]
   809aa:	4770      	bx	lr

000809ac <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   809ac:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   809b0:	6908      	ldr	r0, [r1, #16]
}
   809b2:	4770      	bx	lr

000809b4 <delayInit>:

/**************************************************************************
* Initialize the delay.
**************************************************************************/
int delayInit(void)		/* Initializes the timer used for delays */
{
   809b4:	b510      	push	{r4, lr}
	pmc_set_writeprotect(false);
   809b6:	2000      	movs	r0, #0
   809b8:	4b09      	ldr	r3, [pc, #36]	; (809e0 <delayInit+0x2c>)
   809ba:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC4);
   809bc:	201f      	movs	r0, #31
   809be:	4b09      	ldr	r3, [pc, #36]	; (809e4 <delayInit+0x30>)
   809c0:	4798      	blx	r3
	tc_init(TC1,1,0);		 /* TC1, channel 1, TCLK1 och capturemode */
   809c2:	4c09      	ldr	r4, [pc, #36]	; (809e8 <delayInit+0x34>)
   809c4:	4620      	mov	r0, r4
   809c6:	2101      	movs	r1, #1
   809c8:	2200      	movs	r2, #0
   809ca:	4b08      	ldr	r3, [pc, #32]	; (809ec <delayInit+0x38>)
   809cc:	4798      	blx	r3
	tc_set_block_mode(TC1,0);
   809ce:	4620      	mov	r0, r4
   809d0:	2100      	movs	r1, #0
   809d2:	4b07      	ldr	r3, [pc, #28]	; (809f0 <delayInit+0x3c>)
   809d4:	4798      	blx	r3
	tc_stop(TC1,1);			/* making sure the timer does not run  */
   809d6:	4620      	mov	r0, r4
   809d8:	2101      	movs	r1, #1
   809da:	4b06      	ldr	r3, [pc, #24]	; (809f4 <delayInit+0x40>)
   809dc:	4798      	blx	r3
}
   809de:	bd10      	pop	{r4, pc}
   809e0:	00081ac9 	.word	0x00081ac9
   809e4:	00081a71 	.word	0x00081a71
   809e8:	40084000 	.word	0x40084000
   809ec:	00080979 	.word	0x00080979
   809f0:	00080995 	.word	0x00080995
   809f4:	000809a5 	.word	0x000809a5

000809f8 <TaskCalculateLeftWheel>:
float distanceLeftWheel = 0.0;
uint32_t hzforcpu  = 2625000; // . NDRA HR OM VI ANVNDER "TC_CMR_TCCLKS_TIMER_CLOCK3" I INTERRUPTPIO.C
static uint32_t sampleTimeLeft = 6; //GLM INTE ATT DEN R KORT. RKNA INTE UTANFR TASKEN!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

void TaskCalculateLeftWheel(void *p)
{
   809f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   809fc:	b083      	sub	sp, #12

	portTickType xLastWakeTime; 
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   809fe:	4b26      	ldr	r3, [pc, #152]	; (80a98 <TaskCalculateLeftWheel+0xa0>)
   80a00:	4798      	blx	r3
   80a02:	9001      	str	r0, [sp, #4]
	{	
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
	
		if(counterLeftWheel != 0){
		distanceLeftWheel = (((float)( (float)counterLeftWheel/36) * (float) omkretsHjul)*1000);
   80a04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80ad8 <TaskCalculateLeftWheel+0xe0>
   80a08:	4f24      	ldr	r7, [pc, #144]	; (80a9c <TaskCalculateLeftWheel+0xa4>)
		sekLeftWheel += ((float)timerLeftWheel/(float)hzforcpu) * 1000;	
		}

		if((distanceLeftWheel > 0) && (sekLeftWheel > 0)){
   80a0a:	2600      	movs	r6, #0
	xLastWakeTime = xTaskGetTickCount();
	
	while(1)
	{	
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80a0c:	a801      	add	r0, sp, #4
   80a0e:	2106      	movs	r1, #6
   80a10:	4b23      	ldr	r3, [pc, #140]	; (80aa0 <TaskCalculateLeftWheel+0xa8>)
   80a12:	4798      	blx	r3
	
		if(counterLeftWheel != 0){
   80a14:	4b23      	ldr	r3, [pc, #140]	; (80aa4 <TaskCalculateLeftWheel+0xac>)
   80a16:	6818      	ldr	r0, [r3, #0]
   80a18:	b308      	cbz	r0, 80a5e <TaskCalculateLeftWheel+0x66>
		distanceLeftWheel = (((float)( (float)counterLeftWheel/36) * (float) omkretsHjul)*1000);
   80a1a:	4d23      	ldr	r5, [pc, #140]	; (80aa8 <TaskCalculateLeftWheel+0xb0>)
   80a1c:	47a8      	blx	r5
   80a1e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80acc <TaskCalculateLeftWheel+0xd4>
   80a22:	4641      	mov	r1, r8
   80a24:	47d0      	blx	sl
   80a26:	4c21      	ldr	r4, [pc, #132]	; (80aac <TaskCalculateLeftWheel+0xb4>)
   80a28:	4b21      	ldr	r3, [pc, #132]	; (80ab0 <TaskCalculateLeftWheel+0xb8>)
   80a2a:	6819      	ldr	r1, [r3, #0]
   80a2c:	47a0      	blx	r4
   80a2e:	4639      	mov	r1, r7
   80a30:	47a0      	blx	r4
   80a32:	4b20      	ldr	r3, [pc, #128]	; (80ab4 <TaskCalculateLeftWheel+0xbc>)
   80a34:	6018      	str	r0, [r3, #0]
		sekLeftWheel += ((float)timerLeftWheel/(float)hzforcpu) * 1000;	
   80a36:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80ac8 <TaskCalculateLeftWheel+0xd0>
   80a3a:	4b1f      	ldr	r3, [pc, #124]	; (80ab8 <TaskCalculateLeftWheel+0xc0>)
   80a3c:	6818      	ldr	r0, [r3, #0]
   80a3e:	47a8      	blx	r5
   80a40:	4683      	mov	fp, r0
   80a42:	4b1e      	ldr	r3, [pc, #120]	; (80abc <TaskCalculateLeftWheel+0xc4>)
   80a44:	6818      	ldr	r0, [r3, #0]
   80a46:	47a8      	blx	r5
   80a48:	4601      	mov	r1, r0
   80a4a:	4658      	mov	r0, fp
   80a4c:	47d0      	blx	sl
   80a4e:	4639      	mov	r1, r7
   80a50:	47a0      	blx	r4
   80a52:	f8d9 1000 	ldr.w	r1, [r9]
   80a56:	4b1a      	ldr	r3, [pc, #104]	; (80ac0 <TaskCalculateLeftWheel+0xc8>)
   80a58:	4798      	blx	r3
   80a5a:	f8c9 0000 	str.w	r0, [r9]
		}

		if((distanceLeftWheel > 0) && (sekLeftWheel > 0)){
   80a5e:	4b15      	ldr	r3, [pc, #84]	; (80ab4 <TaskCalculateLeftWheel+0xbc>)
   80a60:	681c      	ldr	r4, [r3, #0]
   80a62:	4620      	mov	r0, r4
   80a64:	4631      	mov	r1, r6
   80a66:	4b17      	ldr	r3, [pc, #92]	; (80ac4 <TaskCalculateLeftWheel+0xcc>)
   80a68:	4798      	blx	r3
   80a6a:	2800      	cmp	r0, #0
   80a6c:	d0ce      	beq.n	80a0c <TaskCalculateLeftWheel+0x14>
   80a6e:	4b16      	ldr	r3, [pc, #88]	; (80ac8 <TaskCalculateLeftWheel+0xd0>)
   80a70:	681d      	ldr	r5, [r3, #0]
   80a72:	4628      	mov	r0, r5
   80a74:	4631      	mov	r1, r6
   80a76:	4b13      	ldr	r3, [pc, #76]	; (80ac4 <TaskCalculateLeftWheel+0xcc>)
   80a78:	4798      	blx	r3
   80a7a:	2800      	cmp	r0, #0
   80a7c:	d0c6      	beq.n	80a0c <TaskCalculateLeftWheel+0x14>
			hastighetLeftWheel = (((float)((float)distanceLeftWheel/(float)sekLeftWheel)*1000));
   80a7e:	4620      	mov	r0, r4
   80a80:	4629      	mov	r1, r5
   80a82:	4b12      	ldr	r3, [pc, #72]	; (80acc <TaskCalculateLeftWheel+0xd4>)
   80a84:	4798      	blx	r3
   80a86:	4639      	mov	r1, r7
   80a88:	4b08      	ldr	r3, [pc, #32]	; (80aac <TaskCalculateLeftWheel+0xb4>)
   80a8a:	4798      	blx	r3
   80a8c:	4b10      	ldr	r3, [pc, #64]	; (80ad0 <TaskCalculateLeftWheel+0xd8>)
   80a8e:	4798      	blx	r3
   80a90:	4b10      	ldr	r3, [pc, #64]	; (80ad4 <TaskCalculateLeftWheel+0xdc>)
   80a92:	6018      	str	r0, [r3, #0]
   80a94:	e7ba      	b.n	80a0c <TaskCalculateLeftWheel+0x14>
   80a96:	bf00      	nop
   80a98:	00082ad9 	.word	0x00082ad9
   80a9c:	447a0000 	.word	0x447a0000
   80aa0:	00082d21 	.word	0x00082d21
   80aa4:	20078610 	.word	0x20078610
   80aa8:	00086a75 	.word	0x00086a75
   80aac:	00086b25 	.word	0x00086b25
   80ab0:	2007012c 	.word	0x2007012c
   80ab4:	2007024c 	.word	0x2007024c
   80ab8:	20078608 	.word	0x20078608
   80abc:	20070130 	.word	0x20070130
   80ac0:	00086915 	.word	0x00086915
   80ac4:	00086e9d 	.word	0x00086e9d
   80ac8:	2007860c 	.word	0x2007860c
   80acc:	00086c8d 	.word	0x00086c8d
   80ad0:	00086eb1 	.word	0x00086eb1
   80ad4:	2007862c 	.word	0x2007862c
   80ad8:	42100000 	.word	0x42100000

00080adc <TaskCalculateRightWheel>:
uint32_t hzforcpuRight  = 2625000; // . NDRA HR OM VI ANVNDER "TC_CMR_TCCLKS_TIMER_CLOCK3" I INTERRUPTPIO.C
static uint32_t sampleTimeRight = 6; //GLM INTE ATT DEN R KORT. RKNA INTE UTANFR TASKEN!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


void TaskCalculateRightWheel(void *p)
{
   80adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80ae0:	b083      	sub	sp, #12

	portTickType xLastWakeTime;
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   80ae2:	4b27      	ldr	r3, [pc, #156]	; (80b80 <TaskCalculateRightWheel+0xa4>)
   80ae4:	4798      	blx	r3
   80ae6:	9001      	str	r0, [sp, #4]
		
		xSampleTime = (portTickType)sampleTimeRight;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);

		if(counterRightWheel != 0){
			distanceRightWheel = (float) ((((float) counterRightWheel/36) * (float) omkretsHjulRight)*1000);
   80ae8:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 80bc8 <TaskCalculateRightWheel+0xec>
			sekRightWheel += ((float)timerRightWheel/(float)hzforcpuRight) * 1000;
		}

		if((distanceRightWheel > 0) && (sekRightWheel > 0)){
   80aec:	2700      	movs	r7, #0

	while(1)
	{
		
		xSampleTime = (portTickType)sampleTimeRight;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80aee:	a801      	add	r0, sp, #4
   80af0:	2106      	movs	r1, #6
   80af2:	4b24      	ldr	r3, [pc, #144]	; (80b84 <TaskCalculateRightWheel+0xa8>)
   80af4:	4798      	blx	r3

		if(counterRightWheel != 0){
   80af6:	4b24      	ldr	r3, [pc, #144]	; (80b88 <TaskCalculateRightWheel+0xac>)
   80af8:	681c      	ldr	r4, [r3, #0]
   80afa:	b314      	cbz	r4, 80b42 <TaskCalculateRightWheel+0x66>
			distanceRightWheel = (float) ((((float) counterRightWheel/36) * (float) omkretsHjulRight)*1000);
   80afc:	4e23      	ldr	r6, [pc, #140]	; (80b8c <TaskCalculateRightWheel+0xb0>)
   80afe:	4620      	mov	r0, r4
   80b00:	47b0      	blx	r6
   80b02:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 80bb4 <TaskCalculateRightWheel+0xd8>
   80b06:	4922      	ldr	r1, [pc, #136]	; (80b90 <TaskCalculateRightWheel+0xb4>)
   80b08:	47d0      	blx	sl
   80b0a:	4d22      	ldr	r5, [pc, #136]	; (80b94 <TaskCalculateRightWheel+0xb8>)
   80b0c:	4b22      	ldr	r3, [pc, #136]	; (80b98 <TaskCalculateRightWheel+0xbc>)
   80b0e:	6819      	ldr	r1, [r3, #0]
   80b10:	47a8      	blx	r5
   80b12:	4641      	mov	r1, r8
   80b14:	47a8      	blx	r5
   80b16:	4b21      	ldr	r3, [pc, #132]	; (80b9c <TaskCalculateRightWheel+0xc0>)
   80b18:	6018      	str	r0, [r3, #0]
			sekRightWheel += ((float)timerRightWheel/(float)hzforcpuRight) * 1000;
   80b1a:	f8df 9094 	ldr.w	r9, [pc, #148]	; 80bb0 <TaskCalculateRightWheel+0xd4>
   80b1e:	4b20      	ldr	r3, [pc, #128]	; (80ba0 <TaskCalculateRightWheel+0xc4>)
   80b20:	6818      	ldr	r0, [r3, #0]
   80b22:	47b0      	blx	r6
   80b24:	4683      	mov	fp, r0
   80b26:	4b1f      	ldr	r3, [pc, #124]	; (80ba4 <TaskCalculateRightWheel+0xc8>)
   80b28:	6818      	ldr	r0, [r3, #0]
   80b2a:	47b0      	blx	r6
   80b2c:	4601      	mov	r1, r0
   80b2e:	4658      	mov	r0, fp
   80b30:	47d0      	blx	sl
   80b32:	4641      	mov	r1, r8
   80b34:	47a8      	blx	r5
   80b36:	f8d9 1000 	ldr.w	r1, [r9]
   80b3a:	4b1b      	ldr	r3, [pc, #108]	; (80ba8 <TaskCalculateRightWheel+0xcc>)
   80b3c:	4798      	blx	r3
   80b3e:	f8c9 0000 	str.w	r0, [r9]
		}

		if((distanceRightWheel > 0) && (sekRightWheel > 0)){
   80b42:	4b16      	ldr	r3, [pc, #88]	; (80b9c <TaskCalculateRightWheel+0xc0>)
   80b44:	681d      	ldr	r5, [r3, #0]
   80b46:	4628      	mov	r0, r5
   80b48:	4639      	mov	r1, r7
   80b4a:	4b18      	ldr	r3, [pc, #96]	; (80bac <TaskCalculateRightWheel+0xd0>)
   80b4c:	4798      	blx	r3
   80b4e:	b188      	cbz	r0, 80b74 <TaskCalculateRightWheel+0x98>
   80b50:	4b17      	ldr	r3, [pc, #92]	; (80bb0 <TaskCalculateRightWheel+0xd4>)
   80b52:	681e      	ldr	r6, [r3, #0]
   80b54:	4630      	mov	r0, r6
   80b56:	4639      	mov	r1, r7
   80b58:	4b14      	ldr	r3, [pc, #80]	; (80bac <TaskCalculateRightWheel+0xd0>)
   80b5a:	4798      	blx	r3
   80b5c:	b150      	cbz	r0, 80b74 <TaskCalculateRightWheel+0x98>
			hastighetRightWheel = (((float)((float)distanceRightWheel/(float)sekRightWheel)*1000));
   80b5e:	4628      	mov	r0, r5
   80b60:	4631      	mov	r1, r6
   80b62:	4b14      	ldr	r3, [pc, #80]	; (80bb4 <TaskCalculateRightWheel+0xd8>)
   80b64:	4798      	blx	r3
   80b66:	4641      	mov	r1, r8
   80b68:	4b0a      	ldr	r3, [pc, #40]	; (80b94 <TaskCalculateRightWheel+0xb8>)
   80b6a:	4798      	blx	r3
   80b6c:	4b12      	ldr	r3, [pc, #72]	; (80bb8 <TaskCalculateRightWheel+0xdc>)
   80b6e:	4798      	blx	r3
   80b70:	4b12      	ldr	r3, [pc, #72]	; (80bbc <TaskCalculateRightWheel+0xe0>)
   80b72:	6018      	str	r0, [r3, #0]
		}		
		printf("%d\n", counterRightWheel);	
   80b74:	4812      	ldr	r0, [pc, #72]	; (80bc0 <TaskCalculateRightWheel+0xe4>)
   80b76:	4621      	mov	r1, r4
   80b78:	4b12      	ldr	r3, [pc, #72]	; (80bc4 <TaskCalculateRightWheel+0xe8>)
   80b7a:	4798      	blx	r3
	}
   80b7c:	e7b7      	b.n	80aee <TaskCalculateRightWheel+0x12>
   80b7e:	bf00      	nop
   80b80:	00082ad9 	.word	0x00082ad9
   80b84:	00082d21 	.word	0x00082d21
   80b88:	20078614 	.word	0x20078614
   80b8c:	00086a75 	.word	0x00086a75
   80b90:	42100000 	.word	0x42100000
   80b94:	00086b25 	.word	0x00086b25
   80b98:	20070134 	.word	0x20070134
   80b9c:	20070250 	.word	0x20070250
   80ba0:	2007861c 	.word	0x2007861c
   80ba4:	20070138 	.word	0x20070138
   80ba8:	00086915 	.word	0x00086915
   80bac:	00086e9d 	.word	0x00086e9d
   80bb0:	20078618 	.word	0x20078618
   80bb4:	00086c8d 	.word	0x00086c8d
   80bb8:	00086eb1 	.word	0x00086eb1
   80bbc:	20078604 	.word	0x20078604
   80bc0:	00086f3c 	.word	0x00086f3c
   80bc4:	0008394d 	.word	0x0008394d
   80bc8:	447a0000 	.word	0x447a0000

00080bcc <TaskDriveLeftRight>:
/**************************************************************************
* Task for driving left or right.
**************************************************************************/
drive;
void TaskDriveLeftRight(void *p)
{
   80bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80bd0:	b083      	sub	sp, #12
	portTickType xLastWakeTime; //Last time the task was active.
	portTickType xSampleTime;
	
	xLastWakeTime = xTaskGetTickCount();
   80bd2:	4b72      	ldr	r3, [pc, #456]	; (80d9c <TaskDriveLeftRight+0x1d0>)
   80bd4:	4798      	blx	r3
   80bd6:	9001      	str	r0, [sp, #4]
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.30);
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 610) && (joystick_y < 990))) // 90% vnster
		{
			SetPointLeftWheel(0.2);
   80bd8:	4c71      	ldr	r4, [pc, #452]	; (80da0 <TaskDriveLeftRight+0x1d4>)
			SetPointRightWheel(0.32);	
   80bda:	f8df 91f4 	ldr.w	r9, [pc, #500]	; 80dd0 <TaskDriveLeftRight+0x204>
			SetPointRightWheel(0.28);
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 1000) && (joystick_y < 1330))) // 75% vnster
		{
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.30);
   80bde:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 80dd4 <TaskDriveLeftRight+0x208>
			SetPointRightWheel(0.26);	
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 60% vnster
		{
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.28);
   80be2:	f8df b1f4 	ldr.w	fp, [pc, #500]	; 80dd8 <TaskDriveLeftRight+0x20c>
			SetPointRightWheel(0.24);	
		}
		else if(((joystick_x > 100) && (joystick_x < 290)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 45% vnster
		{
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.26);	
   80be6:	4e6f      	ldr	r6, [pc, #444]	; (80da4 <TaskDriveLeftRight+0x1d8>)
			SetPointRightWheel(0.22);
		}
		else if(((joystick_x > 300) && (joystick_x < 490)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 30% vnster
		{
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.24);	
   80be8:	4d6f      	ldr	r5, [pc, #444]	; (80da8 <TaskDriveLeftRight+0x1dc>)
	
	xLastWakeTime = xTaskGetTickCount();


	while(1){
		if (drive != 1)
   80bea:	4b70      	ldr	r3, [pc, #448]	; (80dac <TaskDriveLeftRight+0x1e0>)
   80bec:	681b      	ldr	r3, [r3, #0]
   80bee:	2b01      	cmp	r3, #1
   80bf0:	f000 80ce 	beq.w	80d90 <TaskDriveLeftRight+0x1c4>
		{ 
		
		joystick_x = ReadAnalog0();
   80bf4:	4b6e      	ldr	r3, [pc, #440]	; (80db0 <TaskDriveLeftRight+0x1e4>)
   80bf6:	4798      	blx	r3
   80bf8:	4f6e      	ldr	r7, [pc, #440]	; (80db4 <TaskDriveLeftRight+0x1e8>)
   80bfa:	6038      	str	r0, [r7, #0]
		joystick_y = ReadAnalog1();
   80bfc:	4b6e      	ldr	r3, [pc, #440]	; (80db8 <TaskDriveLeftRight+0x1ec>)
   80bfe:	4798      	blx	r3
   80c00:	4b6e      	ldr	r3, [pc, #440]	; (80dbc <TaskDriveLeftRight+0x1f0>)
   80c02:	6018      	str	r0, [r3, #0]
		
		if(((joystick_x > 585) && (joystick_x < 680)) && ((joystick_y > 595) && (joystick_y < 680)) ) // default(mitten)
   80c04:	683b      	ldr	r3, [r7, #0]
   80c06:	f2a3 224a 	subw	r2, r3, #586	; 0x24a
   80c0a:	2a5d      	cmp	r2, #93	; 0x5d
   80c0c:	d80c      	bhi.n	80c28 <TaskDriveLeftRight+0x5c>
   80c0e:	f5a0 7215 	sub.w	r2, r0, #596	; 0x254
   80c12:	2a53      	cmp	r2, #83	; 0x53
   80c14:	d808      	bhi.n	80c28 <TaskDriveLeftRight+0x5c>
		{
			SetPointLeftWheel(0);
   80c16:	f04f 0a00 	mov.w	sl, #0
   80c1a:	4650      	mov	r0, sl
   80c1c:	4b68      	ldr	r3, [pc, #416]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80c1e:	4798      	blx	r3
			SetPointRightWheel(0);
   80c20:	4650      	mov	r0, sl
   80c22:	4b68      	ldr	r3, [pc, #416]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80c24:	4798      	blx	r3
   80c26:	e0b3      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if((joystick_y > 585)) //Drive forward at full speed.
   80c28:	f240 2249 	movw	r2, #585	; 0x249
   80c2c:	4290      	cmp	r0, r2
   80c2e:	d906      	bls.n	80c3e <TaskDriveLeftRight+0x72>
		{
			SetPointLeftWheel(0.2);
   80c30:	4620      	mov	r0, r4
   80c32:	4b63      	ldr	r3, [pc, #396]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80c34:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80c36:	4620      	mov	r0, r4
   80c38:	4b62      	ldr	r3, [pc, #392]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80c3a:	4798      	blx	r3
   80c3c:	e0a8      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if((joystick_y <= 575)) //Drive backward at 50% speed.
   80c3e:	f5b0 7f10 	cmp.w	r0, #576	; 0x240
   80c42:	f0c0 80a5 	bcc.w	80d90 <TaskDriveLeftRight+0x1c4>
		{

		}		
		else if(((joystick_x > 780) && (joystick_x < 850)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 15% hger
   80c46:	f2a3 320d 	subw	r2, r3, #781	; 0x30d
   80c4a:	2a44      	cmp	r2, #68	; 0x44
   80c4c:	d80a      	bhi.n	80c64 <TaskDriveLeftRight+0x98>
   80c4e:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80c52:	2a1c      	cmp	r2, #28
   80c54:	d806      	bhi.n	80c64 <TaskDriveLeftRight+0x98>
		{
			SetPointLeftWheel(0.22);
   80c56:	485c      	ldr	r0, [pc, #368]	; (80dc8 <TaskDriveLeftRight+0x1fc>)
   80c58:	4b59      	ldr	r3, [pc, #356]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80c5a:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80c5c:	4620      	mov	r0, r4
   80c5e:	4b59      	ldr	r3, [pc, #356]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80c60:	4798      	blx	r3
   80c62:	e095      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x > 860) && (joystick_x < 1040)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 30% hger
   80c64:	f2a3 325d 	subw	r2, r3, #861	; 0x35d
   80c68:	2ab2      	cmp	r2, #178	; 0xb2
   80c6a:	d80a      	bhi.n	80c82 <TaskDriveLeftRight+0xb6>
   80c6c:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80c70:	2a1c      	cmp	r2, #28
   80c72:	d806      	bhi.n	80c82 <TaskDriveLeftRight+0xb6>
		{
			SetPointLeftWheel(0.24);
   80c74:	4628      	mov	r0, r5
   80c76:	4b52      	ldr	r3, [pc, #328]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80c78:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80c7a:	4620      	mov	r0, r4
   80c7c:	4b51      	ldr	r3, [pc, #324]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80c7e:	4798      	blx	r3
   80c80:	e086      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x > 1050) && (joystick_x < 1370)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 45% hger
   80c82:	f2a3 421b 	subw	r2, r3, #1051	; 0x41b
   80c86:	f5b2 7f9f 	cmp.w	r2, #318	; 0x13e
   80c8a:	d80a      	bhi.n	80ca2 <TaskDriveLeftRight+0xd6>
   80c8c:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80c90:	2a1c      	cmp	r2, #28
   80c92:	d806      	bhi.n	80ca2 <TaskDriveLeftRight+0xd6>
		{
			SetPointLeftWheel(0.26);
   80c94:	4630      	mov	r0, r6
   80c96:	4b4a      	ldr	r3, [pc, #296]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80c98:	4798      	blx	r3
			SetPointRightWheel(0.2);		
   80c9a:	4620      	mov	r0, r4
   80c9c:	4b49      	ldr	r3, [pc, #292]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80c9e:	4798      	blx	r3
   80ca0:	e076      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x > 1340) && (joystick_x < 1370)) && ((joystick_y > 1200) && (joystick_y < 1340))) // 60% hger
   80ca2:	f2a3 523d 	subw	r2, r3, #1341	; 0x53d
   80ca6:	2a1c      	cmp	r2, #28
   80ca8:	d821      	bhi.n	80cee <TaskDriveLeftRight+0x122>
   80caa:	f2a0 42b1 	subw	r2, r0, #1201	; 0x4b1
   80cae:	2a8a      	cmp	r2, #138	; 0x8a
   80cb0:	d806      	bhi.n	80cc0 <TaskDriveLeftRight+0xf4>
		{
			SetPointLeftWheel(0.28);
   80cb2:	4658      	mov	r0, fp
   80cb4:	4b42      	ldr	r3, [pc, #264]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80cb6:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80cb8:	4620      	mov	r0, r4
   80cba:	4b42      	ldr	r3, [pc, #264]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80cbc:	4798      	blx	r3
   80cbe:	e067      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x > 1340) && (joystick_x < 1370)) && ((joystick_y > 800) && (joystick_y < 1190))) // 75% hger
   80cc0:	f2a0 3221 	subw	r2, r0, #801	; 0x321
   80cc4:	f5b2 7fc2 	cmp.w	r2, #388	; 0x184
   80cc8:	d806      	bhi.n	80cd8 <TaskDriveLeftRight+0x10c>
		{
			SetPointLeftWheel(0.30);
   80cca:	4640      	mov	r0, r8
   80ccc:	4b3c      	ldr	r3, [pc, #240]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80cce:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80cd0:	4620      	mov	r0, r4
   80cd2:	4b3c      	ldr	r3, [pc, #240]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80cd4:	4798      	blx	r3
   80cd6:	e05b      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x > 1340) && (joystick_x < 1370)) && ((joystick_y > 610) && (joystick_y < 790))) // 90% hger
   80cd8:	f2a0 2263 	subw	r2, r0, #611	; 0x263
   80cdc:	2ab2      	cmp	r2, #178	; 0xb2
   80cde:	d806      	bhi.n	80cee <TaskDriveLeftRight+0x122>
		{
			SetPointLeftWheel(0.2);
   80ce0:	4620      	mov	r0, r4
   80ce2:	4b37      	ldr	r3, [pc, #220]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80ce4:	4798      	blx	r3
			SetPointRightWheel(0.32);
   80ce6:	4648      	mov	r0, r9
   80ce8:	4b36      	ldr	r3, [pc, #216]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80cea:	4798      	blx	r3
   80cec:	e050      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x > 500) && (joystick_x < 590)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 15% vnster
   80cee:	f2a3 12f5 	subw	r2, r3, #501	; 0x1f5
   80cf2:	2a58      	cmp	r2, #88	; 0x58
   80cf4:	d80a      	bhi.n	80d0c <TaskDriveLeftRight+0x140>
   80cf6:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80cfa:	2a1c      	cmp	r2, #28
   80cfc:	d806      	bhi.n	80d0c <TaskDriveLeftRight+0x140>
		{
			SetPointLeftWheel(0.2);
   80cfe:	4620      	mov	r0, r4
   80d00:	4b2f      	ldr	r3, [pc, #188]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80d02:	4798      	blx	r3
			SetPointRightWheel(0.22);
   80d04:	4830      	ldr	r0, [pc, #192]	; (80dc8 <TaskDriveLeftRight+0x1fc>)
   80d06:	4b2f      	ldr	r3, [pc, #188]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80d08:	4798      	blx	r3
   80d0a:	e041      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x > 300) && (joystick_x < 490)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 30% vnster
   80d0c:	f2a3 122d 	subw	r2, r3, #301	; 0x12d
   80d10:	2abc      	cmp	r2, #188	; 0xbc
   80d12:	d80a      	bhi.n	80d2a <TaskDriveLeftRight+0x15e>
   80d14:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80d18:	2a1c      	cmp	r2, #28
   80d1a:	d806      	bhi.n	80d2a <TaskDriveLeftRight+0x15e>
		{
			SetPointLeftWheel(0.2);
   80d1c:	4620      	mov	r0, r4
   80d1e:	4b28      	ldr	r3, [pc, #160]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80d20:	4798      	blx	r3
			SetPointRightWheel(0.24);	
   80d22:	4628      	mov	r0, r5
   80d24:	4b27      	ldr	r3, [pc, #156]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80d26:	4798      	blx	r3
   80d28:	e032      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x > 100) && (joystick_x < 290)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 45% vnster
   80d2a:	f1a3 0265 	sub.w	r2, r3, #101	; 0x65
   80d2e:	2abc      	cmp	r2, #188	; 0xbc
   80d30:	d80a      	bhi.n	80d48 <TaskDriveLeftRight+0x17c>
   80d32:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80d36:	2a1c      	cmp	r2, #28
   80d38:	d806      	bhi.n	80d48 <TaskDriveLeftRight+0x17c>
		{
			SetPointLeftWheel(0.2);
   80d3a:	4620      	mov	r0, r4
   80d3c:	4b20      	ldr	r3, [pc, #128]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80d3e:	4798      	blx	r3
			SetPointRightWheel(0.26);	
   80d40:	4630      	mov	r0, r6
   80d42:	4b20      	ldr	r3, [pc, #128]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80d44:	4798      	blx	r3
   80d46:	e023      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 60% vnster
   80d48:	2b59      	cmp	r3, #89	; 0x59
   80d4a:	d821      	bhi.n	80d90 <TaskDriveLeftRight+0x1c4>
   80d4c:	f2a0 533d 	subw	r3, r0, #1341	; 0x53d
   80d50:	2b1c      	cmp	r3, #28
   80d52:	d806      	bhi.n	80d62 <TaskDriveLeftRight+0x196>
		{
			SetPointLeftWheel(0.2);
   80d54:	4620      	mov	r0, r4
   80d56:	4b1a      	ldr	r3, [pc, #104]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80d58:	4798      	blx	r3
			SetPointRightWheel(0.28);
   80d5a:	4658      	mov	r0, fp
   80d5c:	4b19      	ldr	r3, [pc, #100]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80d5e:	4798      	blx	r3
   80d60:	e016      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 1000) && (joystick_y < 1330))) // 75% vnster
   80d62:	f2a0 33e9 	subw	r3, r0, #1001	; 0x3e9
   80d66:	f5b3 7fa4 	cmp.w	r3, #328	; 0x148
   80d6a:	d806      	bhi.n	80d7a <TaskDriveLeftRight+0x1ae>
		{
			SetPointLeftWheel(0.2);
   80d6c:	4620      	mov	r0, r4
   80d6e:	4b14      	ldr	r3, [pc, #80]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80d70:	4798      	blx	r3
			SetPointRightWheel(0.30);
   80d72:	4640      	mov	r0, r8
   80d74:	4b13      	ldr	r3, [pc, #76]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80d76:	4798      	blx	r3
   80d78:	e00a      	b.n	80d90 <TaskDriveLeftRight+0x1c4>
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 610) && (joystick_y < 990))) // 90% vnster
   80d7a:	f2a0 2063 	subw	r0, r0, #611	; 0x263
   80d7e:	f5b0 7fbd 	cmp.w	r0, #378	; 0x17a
   80d82:	d805      	bhi.n	80d90 <TaskDriveLeftRight+0x1c4>
		{
			SetPointLeftWheel(0.2);
   80d84:	4620      	mov	r0, r4
   80d86:	4b0e      	ldr	r3, [pc, #56]	; (80dc0 <TaskDriveLeftRight+0x1f4>)
   80d88:	4798      	blx	r3
			SetPointRightWheel(0.32);	
   80d8a:	4648      	mov	r0, r9
   80d8c:	4b0d      	ldr	r3, [pc, #52]	; (80dc4 <TaskDriveLeftRight+0x1f8>)
   80d8e:	4798      	blx	r3
		}
		}
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime); //Wait for the next cycle the task will be active.
   80d90:	a801      	add	r0, sp, #4
   80d92:	2164      	movs	r1, #100	; 0x64
   80d94:	4b0d      	ldr	r3, [pc, #52]	; (80dcc <TaskDriveLeftRight+0x200>)
   80d96:	4798      	blx	r3
	}
   80d98:	e727      	b.n	80bea <TaskDriveLeftRight+0x1e>
   80d9a:	bf00      	nop
   80d9c:	00082ad9 	.word	0x00082ad9
   80da0:	3e4ccccd 	.word	0x3e4ccccd
   80da4:	3e851eb8 	.word	0x3e851eb8
   80da8:	3e75c28f 	.word	0x3e75c28f
   80dac:	20078628 	.word	0x20078628
   80db0:	000812b9 	.word	0x000812b9
   80db4:	20078624 	.word	0x20078624
   80db8:	000812d9 	.word	0x000812d9
   80dbc:	20078620 	.word	0x20078620
   80dc0:	000811d5 	.word	0x000811d5
   80dc4:	000808a9 	.word	0x000808a9
   80dc8:	3e6147ae 	.word	0x3e6147ae
   80dcc:	00082d21 	.word	0x00082d21
   80dd0:	3ea3d70a 	.word	0x3ea3d70a
   80dd4:	3e99999a 	.word	0x3e99999a
   80dd8:	3e8f5c29 	.word	0x3e8f5c29
   80ddc:	00000000 	.word	0x00000000

00080de0 <valuesforPWM>:
}

/**************************************************************************
Function for translating actual speed values to PWM signals. 
**************************************************************************/
void valuesforPWM(float finalULeft){
   80de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80de2:	4607      	mov	r7, r0
	
	if(finalULeft <= 0.016){
   80de4:	4b96      	ldr	r3, [pc, #600]	; (81040 <valuesforPWM+0x260>)
   80de6:	4798      	blx	r3
   80de8:	4604      	mov	r4, r0
   80dea:	460d      	mov	r5, r1
   80dec:	a36e      	add	r3, pc, #440	; (adr r3, 80fa8 <valuesforPWM+0x1c8>)
   80dee:	e9d3 2300 	ldrd	r2, r3, [r3]
   80df2:	4e94      	ldr	r6, [pc, #592]	; (81044 <valuesforPWM+0x264>)
   80df4:	47b0      	blx	r6
   80df6:	b120      	cbz	r0, 80e02 <valuesforPWM+0x22>
		LeftWheelPWM(1500);
   80df8:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80dfc:	4b92      	ldr	r3, [pc, #584]	; (81048 <valuesforPWM+0x268>)
   80dfe:	4798      	blx	r3
   80e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.017 && finalULeft <= 0.026){
   80e02:	4620      	mov	r0, r4
   80e04:	4629      	mov	r1, r5
   80e06:	a36a      	add	r3, pc, #424	; (adr r3, 80fb0 <valuesforPWM+0x1d0>)
   80e08:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e0c:	4e8f      	ldr	r6, [pc, #572]	; (8104c <valuesforPWM+0x26c>)
   80e0e:	47b0      	blx	r6
   80e10:	b160      	cbz	r0, 80e2c <valuesforPWM+0x4c>
   80e12:	4620      	mov	r0, r4
   80e14:	4629      	mov	r1, r5
   80e16:	a368      	add	r3, pc, #416	; (adr r3, 80fb8 <valuesforPWM+0x1d8>)
   80e18:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e1c:	4e89      	ldr	r6, [pc, #548]	; (81044 <valuesforPWM+0x264>)
   80e1e:	47b0      	blx	r6
   80e20:	b120      	cbz	r0, 80e2c <valuesforPWM+0x4c>
		LeftWheelPWM(1390);
   80e22:	f240 506e 	movw	r0, #1390	; 0x56e
   80e26:	4b88      	ldr	r3, [pc, #544]	; (81048 <valuesforPWM+0x268>)
   80e28:	4798      	blx	r3
   80e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.026 && finalULeft <= 0.033){
   80e2c:	4620      	mov	r0, r4
   80e2e:	4629      	mov	r1, r5
   80e30:	a361      	add	r3, pc, #388	; (adr r3, 80fb8 <valuesforPWM+0x1d8>)
   80e32:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e36:	4e85      	ldr	r6, [pc, #532]	; (8104c <valuesforPWM+0x26c>)
   80e38:	47b0      	blx	r6
   80e3a:	b160      	cbz	r0, 80e56 <valuesforPWM+0x76>
   80e3c:	4620      	mov	r0, r4
   80e3e:	4629      	mov	r1, r5
   80e40:	a35f      	add	r3, pc, #380	; (adr r3, 80fc0 <valuesforPWM+0x1e0>)
   80e42:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e46:	4e7f      	ldr	r6, [pc, #508]	; (81044 <valuesforPWM+0x264>)
   80e48:	47b0      	blx	r6
   80e4a:	b120      	cbz	r0, 80e56 <valuesforPWM+0x76>
		LeftWheelPWM(1370);
   80e4c:	f240 505a 	movw	r0, #1370	; 0x55a
   80e50:	4b7d      	ldr	r3, [pc, #500]	; (81048 <valuesforPWM+0x268>)
   80e52:	4798      	blx	r3
   80e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.034 && finalULeft <= 0.077){
   80e56:	4620      	mov	r0, r4
   80e58:	4629      	mov	r1, r5
   80e5a:	a35b      	add	r3, pc, #364	; (adr r3, 80fc8 <valuesforPWM+0x1e8>)
   80e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e60:	4e7a      	ldr	r6, [pc, #488]	; (8104c <valuesforPWM+0x26c>)
   80e62:	47b0      	blx	r6
   80e64:	b160      	cbz	r0, 80e80 <valuesforPWM+0xa0>
   80e66:	4620      	mov	r0, r4
   80e68:	4629      	mov	r1, r5
   80e6a:	a359      	add	r3, pc, #356	; (adr r3, 80fd0 <valuesforPWM+0x1f0>)
   80e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e70:	4e74      	ldr	r6, [pc, #464]	; (81044 <valuesforPWM+0x264>)
   80e72:	47b0      	blx	r6
   80e74:	b120      	cbz	r0, 80e80 <valuesforPWM+0xa0>
		LeftWheelPWM(1350);
   80e76:	f240 5046 	movw	r0, #1350	; 0x546
   80e7a:	4b73      	ldr	r3, [pc, #460]	; (81048 <valuesforPWM+0x268>)
   80e7c:	4798      	blx	r3
   80e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.078 && finalULeft <= 0.101){
   80e80:	4620      	mov	r0, r4
   80e82:	4629      	mov	r1, r5
   80e84:	a354      	add	r3, pc, #336	; (adr r3, 80fd8 <valuesforPWM+0x1f8>)
   80e86:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e8a:	4e70      	ldr	r6, [pc, #448]	; (8104c <valuesforPWM+0x26c>)
   80e8c:	47b0      	blx	r6
   80e8e:	b160      	cbz	r0, 80eaa <valuesforPWM+0xca>
   80e90:	4620      	mov	r0, r4
   80e92:	4629      	mov	r1, r5
   80e94:	a352      	add	r3, pc, #328	; (adr r3, 80fe0 <valuesforPWM+0x200>)
   80e96:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e9a:	4e6a      	ldr	r6, [pc, #424]	; (81044 <valuesforPWM+0x264>)
   80e9c:	47b0      	blx	r6
   80e9e:	b120      	cbz	r0, 80eaa <valuesforPWM+0xca>
		LeftWheelPWM(1330);
   80ea0:	f240 5032 	movw	r0, #1330	; 0x532
   80ea4:	4b68      	ldr	r3, [pc, #416]	; (81048 <valuesforPWM+0x268>)
   80ea6:	4798      	blx	r3
   80ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.102 && finalULeft <= 0.149){
   80eaa:	4620      	mov	r0, r4
   80eac:	4629      	mov	r1, r5
   80eae:	a34e      	add	r3, pc, #312	; (adr r3, 80fe8 <valuesforPWM+0x208>)
   80eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
   80eb4:	4e65      	ldr	r6, [pc, #404]	; (8104c <valuesforPWM+0x26c>)
   80eb6:	47b0      	blx	r6
   80eb8:	b160      	cbz	r0, 80ed4 <valuesforPWM+0xf4>
   80eba:	4620      	mov	r0, r4
   80ebc:	4629      	mov	r1, r5
   80ebe:	a34c      	add	r3, pc, #304	; (adr r3, 80ff0 <valuesforPWM+0x210>)
   80ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
   80ec4:	4e5f      	ldr	r6, [pc, #380]	; (81044 <valuesforPWM+0x264>)
   80ec6:	47b0      	blx	r6
   80ec8:	b120      	cbz	r0, 80ed4 <valuesforPWM+0xf4>
		LeftWheelPWM(1310);
   80eca:	f240 501e 	movw	r0, #1310	; 0x51e
   80ece:	4b5e      	ldr	r3, [pc, #376]	; (81048 <valuesforPWM+0x268>)
   80ed0:	4798      	blx	r3
   80ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.150 && finalULeft <= 0.194){
   80ed4:	4620      	mov	r0, r4
   80ed6:	4629      	mov	r1, r5
   80ed8:	a347      	add	r3, pc, #284	; (adr r3, 80ff8 <valuesforPWM+0x218>)
   80eda:	e9d3 2300 	ldrd	r2, r3, [r3]
   80ede:	4e5b      	ldr	r6, [pc, #364]	; (8104c <valuesforPWM+0x26c>)
   80ee0:	47b0      	blx	r6
   80ee2:	b160      	cbz	r0, 80efe <valuesforPWM+0x11e>
   80ee4:	4620      	mov	r0, r4
   80ee6:	4629      	mov	r1, r5
   80ee8:	a345      	add	r3, pc, #276	; (adr r3, 81000 <valuesforPWM+0x220>)
   80eea:	e9d3 2300 	ldrd	r2, r3, [r3]
   80eee:	4e55      	ldr	r6, [pc, #340]	; (81044 <valuesforPWM+0x264>)
   80ef0:	47b0      	blx	r6
   80ef2:	b120      	cbz	r0, 80efe <valuesforPWM+0x11e>
		LeftWheelPWM(1290);
   80ef4:	f240 500a 	movw	r0, #1290	; 0x50a
   80ef8:	4b53      	ldr	r3, [pc, #332]	; (81048 <valuesforPWM+0x268>)
   80efa:	4798      	blx	r3
   80efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.195 && finalULeft <= 0.212){
   80efe:	4620      	mov	r0, r4
   80f00:	4629      	mov	r1, r5
   80f02:	a341      	add	r3, pc, #260	; (adr r3, 81008 <valuesforPWM+0x228>)
   80f04:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f08:	4e50      	ldr	r6, [pc, #320]	; (8104c <valuesforPWM+0x26c>)
   80f0a:	47b0      	blx	r6
   80f0c:	b160      	cbz	r0, 80f28 <valuesforPWM+0x148>
   80f0e:	4620      	mov	r0, r4
   80f10:	4629      	mov	r1, r5
   80f12:	a33f      	add	r3, pc, #252	; (adr r3, 81010 <valuesforPWM+0x230>)
   80f14:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f18:	4e4a      	ldr	r6, [pc, #296]	; (81044 <valuesforPWM+0x264>)
   80f1a:	47b0      	blx	r6
   80f1c:	b120      	cbz	r0, 80f28 <valuesforPWM+0x148>
		LeftWheelPWM(1270);
   80f1e:	f240 40f6 	movw	r0, #1270	; 0x4f6
   80f22:	4b49      	ldr	r3, [pc, #292]	; (81048 <valuesforPWM+0x268>)
   80f24:	4798      	blx	r3
   80f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.213 && finalULeft <= 0.250){
   80f28:	4620      	mov	r0, r4
   80f2a:	4629      	mov	r1, r5
   80f2c:	a33a      	add	r3, pc, #232	; (adr r3, 81018 <valuesforPWM+0x238>)
   80f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f32:	4e46      	ldr	r6, [pc, #280]	; (8104c <valuesforPWM+0x26c>)
   80f34:	47b0      	blx	r6
   80f36:	b150      	cbz	r0, 80f4e <valuesforPWM+0x16e>
   80f38:	4638      	mov	r0, r7
   80f3a:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
   80f3e:	4b44      	ldr	r3, [pc, #272]	; (81050 <valuesforPWM+0x270>)
   80f40:	4798      	blx	r3
   80f42:	b120      	cbz	r0, 80f4e <valuesforPWM+0x16e>
		LeftWheelPWM(1250);
   80f44:	f240 40e2 	movw	r0, #1250	; 0x4e2
   80f48:	4b3f      	ldr	r3, [pc, #252]	; (81048 <valuesforPWM+0x268>)
   80f4a:	4798      	blx	r3
   80f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.251 && finalULeft <= 0.315){
   80f4e:	4620      	mov	r0, r4
   80f50:	4629      	mov	r1, r5
   80f52:	a333      	add	r3, pc, #204	; (adr r3, 81020 <valuesforPWM+0x240>)
   80f54:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f58:	4e3c      	ldr	r6, [pc, #240]	; (8104c <valuesforPWM+0x26c>)
   80f5a:	47b0      	blx	r6
   80f5c:	b160      	cbz	r0, 80f78 <valuesforPWM+0x198>
   80f5e:	4620      	mov	r0, r4
   80f60:	4629      	mov	r1, r5
   80f62:	a331      	add	r3, pc, #196	; (adr r3, 81028 <valuesforPWM+0x248>)
   80f64:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f68:	4e36      	ldr	r6, [pc, #216]	; (81044 <valuesforPWM+0x264>)
   80f6a:	47b0      	blx	r6
   80f6c:	b120      	cbz	r0, 80f78 <valuesforPWM+0x198>
		LeftWheelPWM(1230);
   80f6e:	f240 40ce 	movw	r0, #1230	; 0x4ce
   80f72:	4b35      	ldr	r3, [pc, #212]	; (81048 <valuesforPWM+0x268>)
   80f74:	4798      	blx	r3
   80f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.316 && finalULeft <= 0.379){
   80f78:	4620      	mov	r0, r4
   80f7a:	4629      	mov	r1, r5
   80f7c:	a32c      	add	r3, pc, #176	; (adr r3, 81030 <valuesforPWM+0x250>)
   80f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f82:	4e32      	ldr	r6, [pc, #200]	; (8104c <valuesforPWM+0x26c>)
   80f84:	47b0      	blx	r6
   80f86:	2800      	cmp	r0, #0
   80f88:	d064      	beq.n	81054 <valuesforPWM+0x274>
   80f8a:	4620      	mov	r0, r4
   80f8c:	4629      	mov	r1, r5
   80f8e:	a32a      	add	r3, pc, #168	; (adr r3, 81038 <valuesforPWM+0x258>)
   80f90:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f94:	4e2b      	ldr	r6, [pc, #172]	; (81044 <valuesforPWM+0x264>)
   80f96:	47b0      	blx	r6
   80f98:	2800      	cmp	r0, #0
   80f9a:	d05b      	beq.n	81054 <valuesforPWM+0x274>
		LeftWheelPWM(1210);
   80f9c:	f240 40ba 	movw	r0, #1210	; 0x4ba
   80fa0:	4b29      	ldr	r3, [pc, #164]	; (81048 <valuesforPWM+0x268>)
   80fa2:	4798      	blx	r3
   80fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80fa6:	bf00      	nop
   80fa8:	d2f1a9fc 	.word	0xd2f1a9fc
   80fac:	3f90624d 	.word	0x3f90624d
   80fb0:	b020c49c 	.word	0xb020c49c
   80fb4:	3f916872 	.word	0x3f916872
   80fb8:	76c8b439 	.word	0x76c8b439
   80fbc:	3f9a9fbe 	.word	0x3f9a9fbe
   80fc0:	4189374c 	.word	0x4189374c
   80fc4:	3fa0e560 	.word	0x3fa0e560
   80fc8:	b020c49c 	.word	0xb020c49c
   80fcc:	3fa16872 	.word	0x3fa16872
   80fd0:	a1cac083 	.word	0xa1cac083
   80fd4:	3fb3b645 	.word	0x3fb3b645
   80fd8:	d916872b 	.word	0xd916872b
   80fdc:	3fb3f7ce 	.word	0x3fb3f7ce
   80fe0:	d0e56042 	.word	0xd0e56042
   80fe4:	3fb9db22 	.word	0x3fb9db22
   80fe8:	083126e9 	.word	0x083126e9
   80fec:	3fba1cac 	.word	0x3fba1cac
   80ff0:	978d4fdf 	.word	0x978d4fdf
   80ff4:	3fc3126e 	.word	0x3fc3126e
   80ff8:	33333333 	.word	0x33333333
   80ffc:	3fc33333 	.word	0x3fc33333
   81000:	f3b645a2 	.word	0xf3b645a2
   81004:	3fc8d4fd 	.word	0x3fc8d4fd
   81008:	8f5c28f6 	.word	0x8f5c28f6
   8100c:	3fc8f5c2 	.word	0x3fc8f5c2
   81010:	e5604189 	.word	0xe5604189
   81014:	3fcb22d0 	.word	0x3fcb22d0
   81018:	810624dd 	.word	0x810624dd
   8101c:	3fcb4395 	.word	0x3fcb4395
   81020:	4dd2f1aa 	.word	0x4dd2f1aa
   81024:	3fd01062 	.word	0x3fd01062
   81028:	c28f5c29 	.word	0xc28f5c29
   8102c:	3fd428f5 	.word	0x3fd428f5
   81030:	10624dd3 	.word	0x10624dd3
   81034:	3fd43958 	.word	0x3fd43958
   81038:	374bc6a8 	.word	0x374bc6a8
   8103c:	3fd84189 	.word	0x3fd84189
   81040:	000862dd 	.word	0x000862dd
   81044:	0008687d 	.word	0x0008687d
   81048:	000803d9 	.word	0x000803d9
   8104c:	00086891 	.word	0x00086891
   81050:	00086e75 	.word	0x00086e75
	}
	else if(finalULeft > 0.38){
   81054:	4620      	mov	r0, r4
   81056:	4629      	mov	r1, r5
   81058:	a305      	add	r3, pc, #20	; (adr r3, 81070 <valuesforPWM+0x290>)
   8105a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8105e:	4c06      	ldr	r4, [pc, #24]	; (81078 <valuesforPWM+0x298>)
   81060:	47a0      	blx	r4
   81062:	b118      	cbz	r0, 8106c <valuesforPWM+0x28c>
		LeftWheelPWM(1200);
   81064:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
   81068:	4b04      	ldr	r3, [pc, #16]	; (8107c <valuesforPWM+0x29c>)
   8106a:	4798      	blx	r3
   8106c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8106e:	bf00      	nop
   81070:	851eb852 	.word	0x851eb852
   81074:	3fd851eb 	.word	0x3fd851eb
   81078:	000868a5 	.word	0x000868a5
   8107c:	000803d9 	.word	0x000803d9

00081080 <TaskPIDLeft>:
for running the wheel with a PID-regulator. It calls on a function containing 
the actual PID and another function translating actual speed values to PWM 
signals.
**************************************************************************/
void TaskPIDLeft(void *p)
{
   81080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81084:	b083      	sub	sp, #12
	
	uint32_t joystick_y;
	uint32_t joystick_x;
	portTickType xLastWakeTime; //Last time the task was active.
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   81086:	4b3b      	ldr	r3, [pc, #236]	; (81174 <TaskPIDLeft+0xf4>)
   81088:	4798      	blx	r3
   8108a:	9001      	str	r0, [sp, #4]
	uint32_t temp;
	int averageSensorValue = 0;
   8108c:	2500      	movs	r5, #0
	while(1){
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime); //Wait for the next cycle the task will be active.
   8108e:	a801      	add	r0, sp, #4
   81090:	2132      	movs	r1, #50	; 0x32
   81092:	4b39      	ldr	r3, [pc, #228]	; (81178 <TaskPIDLeft+0xf8>)
   81094:	4798      	blx	r3
		
		int32_t temp;
		if(desiredValueLeft != 0){
   81096:	4b39      	ldr	r3, [pc, #228]	; (8117c <TaskPIDLeft+0xfc>)
   81098:	f8d3 9000 	ldr.w	r9, [r3]
   8109c:	4648      	mov	r0, r9
   8109e:	2100      	movs	r1, #0
   810a0:	4b37      	ldr	r3, [pc, #220]	; (81180 <TaskPIDLeft+0x100>)
   810a2:	4798      	blx	r3
   810a4:	2800      	cmp	r0, #0
   810a6:	d159      	bne.n	8115c <TaskPIDLeft+0xdc>
		filterLeft[POSITIONS-1] = hastighetLeftWheel;
   810a8:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 81194 <TaskPIDLeft+0x114>
   810ac:	4b35      	ldr	r3, [pc, #212]	; (81184 <TaskPIDLeft+0x104>)
   810ae:	6818      	ldr	r0, [r3, #0]
   810b0:	4b35      	ldr	r3, [pc, #212]	; (81188 <TaskPIDLeft+0x108>)
   810b2:	4798      	blx	r3
   810b4:	f8cb 0014 	str.w	r0, [fp, #20]
   810b8:	f1ab 0404 	sub.w	r4, fp, #4
   810bc:	f10b 0614 	add.w	r6, fp, #20
		
		
		for(int i = 0; i<POSITIONS; i++)
		{
			averageSensorValue =  (averageSensorValue + filterLeft[i]);
   810c0:	f8df a108 	ldr.w	sl, [pc, #264]	; 811cc <TaskPIDLeft+0x14c>
   810c4:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 811b0 <TaskPIDLeft+0x130>
   810c8:	4f30      	ldr	r7, [pc, #192]	; (8118c <TaskPIDLeft+0x10c>)
   810ca:	4628      	mov	r0, r5
   810cc:	47d0      	blx	sl
   810ce:	f854 1f04 	ldr.w	r1, [r4, #4]!
   810d2:	47c0      	blx	r8
   810d4:	47b8      	blx	r7
		int32_t temp;
		if(desiredValueLeft != 0){
		filterLeft[POSITIONS-1] = hastighetLeftWheel;
		
		
		for(int i = 0; i<POSITIONS; i++)
   810d6:	42b4      	cmp	r4, r6
   810d8:	d1f8      	bne.n	810cc <TaskPIDLeft+0x4c>
		{
			averageSensorValue =  (averageSensorValue + filterLeft[i]);
		}
		
		averageSensorValue =  (averageSensorValue / POSITIONS);
   810da:	4a2d      	ldr	r2, [pc, #180]	; (81190 <TaskPIDLeft+0x110>)
   810dc:	fb82 2300 	smull	r2, r3, r2, r0
   810e0:	eba3 75e0 	sub.w	r5, r3, r0, asr #31
   810e4:	465b      	mov	r3, fp
		
		for(int i = 0; i<POSITIONS-1; i++)
		{
			filterLeft[i] = filterLeft[i+1];
   810e6:	685a      	ldr	r2, [r3, #4]
   810e8:	f843 2b04 	str.w	r2, [r3], #4
			averageSensorValue =  (averageSensorValue + filterLeft[i]);
		}
		
		averageSensorValue =  (averageSensorValue / POSITIONS);
		
		for(int i = 0; i<POSITIONS-1; i++)
   810ec:	42b3      	cmp	r3, r6
   810ee:	d1fa      	bne.n	810e6 <TaskPIDLeft+0x66>
		{
			filterLeft[i] = filterLeft[i+1];
		}
		
		filterLeft[POSITIONS-1] = 0;
   810f0:	4b28      	ldr	r3, [pc, #160]	; (81194 <TaskPIDLeft+0x114>)
   810f2:	2200      	movs	r2, #0
   810f4:	615a      	str	r2, [r3, #20]
		currentVLeft = averageSensorValue;
   810f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 811cc <TaskPIDLeft+0x14c>
   810fa:	4628      	mov	r0, r5
   810fc:	47c0      	blx	r8
   810fe:	4b26      	ldr	r3, [pc, #152]	; (81198 <TaskPIDLeft+0x118>)
   81100:	6018      	str	r0, [r3, #0]
		errorLeft =  (float) ((float)desiredValueLeft - (float)(currentVLeft/1000));
   81102:	4926      	ldr	r1, [pc, #152]	; (8119c <TaskPIDLeft+0x11c>)
   81104:	4b26      	ldr	r3, [pc, #152]	; (811a0 <TaskPIDLeft+0x120>)
   81106:	4798      	blx	r3
   81108:	4601      	mov	r1, r0
   8110a:	4e26      	ldr	r6, [pc, #152]	; (811a4 <TaskPIDLeft+0x124>)
   8110c:	4648      	mov	r0, r9
   8110e:	47b0      	blx	r6
   81110:	4604      	mov	r4, r0
   81112:	4b25      	ldr	r3, [pc, #148]	; (811a8 <TaskPIDLeft+0x128>)
   81114:	6018      	str	r0, [r3, #0]
		prevErrorLeft = errorLeft;
   81116:	4b25      	ldr	r3, [pc, #148]	; (811ac <TaskPIDLeft+0x12c>)
   81118:	6018      	str	r0, [r3, #0]
		wLeft = wLeft + errorLeft;
   8111a:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 811d0 <TaskPIDLeft+0x150>
   8111e:	4f24      	ldr	r7, [pc, #144]	; (811b0 <TaskPIDLeft+0x130>)
   81120:	f8da 1000 	ldr.w	r1, [sl]
   81124:	47b8      	blx	r7
   81126:	4681      	mov	r9, r0
   81128:	f8ca 0000 	str.w	r0, [sl]
	float derivingPart;
	float signal;
	
	proportionalPart = (float)currErr;
	integralPart = (float)(sumErr * (sampTime/k_i));
	derivingPart = ((float)currErr - (float)prevErr) * (float)(k_d / sampTime);
   8112c:	4620      	mov	r0, r4
   8112e:	4621      	mov	r1, r4
   81130:	47b0      	blx	r6
   81132:	4e20      	ldr	r6, [pc, #128]	; (811b4 <TaskPIDLeft+0x134>)
   81134:	4920      	ldr	r1, [pc, #128]	; (811b8 <TaskPIDLeft+0x138>)
   81136:	47b0      	blx	r6
   81138:	4682      	mov	sl, r0
		currentVLeft = averageSensorValue;
		errorLeft =  (float) ((float)desiredValueLeft - (float)(currentVLeft/1000));
		prevErrorLeft = errorLeft;
		wLeft = wLeft + errorLeft;

		finalULeft = (float)CalcSignal(samplingTimeLeft, kpLeft, kiLeft, kdLeft, errorLeft, prevErrorLeft, wLeft);
   8113a:	4648      	mov	r0, r9
   8113c:	4b13      	ldr	r3, [pc, #76]	; (8118c <TaskPIDLeft+0x10c>)
   8113e:	4798      	blx	r3
	float integralPart;
	float derivingPart;
	float signal;
	
	proportionalPart = (float)currErr;
	integralPart = (float)(sumErr * (sampTime/k_i));
   81140:	47c0      	blx	r8
   81142:	491e      	ldr	r1, [pc, #120]	; (811bc <TaskPIDLeft+0x13c>)
   81144:	47b0      	blx	r6
   81146:	4601      	mov	r1, r0
	derivingPart = ((float)currErr - (float)prevErr) * (float)(k_d / sampTime);
	signal = (float)k_p * ((float)(proportionalPart + integralPart + derivingPart));
   81148:	4620      	mov	r0, r4
   8114a:	47b8      	blx	r7
   8114c:	4601      	mov	r1, r0
   8114e:	4650      	mov	r0, sl
   81150:	47b8      	blx	r7
   81152:	491b      	ldr	r1, [pc, #108]	; (811c0 <TaskPIDLeft+0x140>)
   81154:	47b0      	blx	r6
		currentVLeft = averageSensorValue;
		errorLeft =  (float) ((float)desiredValueLeft - (float)(currentVLeft/1000));
		prevErrorLeft = errorLeft;
		wLeft = wLeft + errorLeft;

		finalULeft = (float)CalcSignal(samplingTimeLeft, kpLeft, kiLeft, kdLeft, errorLeft, prevErrorLeft, wLeft);
   81156:	4b1b      	ldr	r3, [pc, #108]	; (811c4 <TaskPIDLeft+0x144>)
   81158:	6018      	str	r0, [r3, #0]
   8115a:	e005      	b.n	81168 <TaskPIDLeft+0xe8>

		
		
		}
		else{
			finalULeft = 0.0;
   8115c:	4b19      	ldr	r3, [pc, #100]	; (811c4 <TaskPIDLeft+0x144>)
   8115e:	2200      	movs	r2, #0
   81160:	601a      	str	r2, [r3, #0]
			temp = 0;
			averageSensorValue = 0;
			currentVLeft = 0;
   81162:	4b0d      	ldr	r3, [pc, #52]	; (81198 <TaskPIDLeft+0x118>)
   81164:	601a      	str	r2, [r3, #0]
		
		}
		else{
			finalULeft = 0.0;
			temp = 0;
			averageSensorValue = 0;
   81166:	2500      	movs	r5, #0
		/*if(temp<0){
			finalULeft = 0;
		}else if(temp > 300 ){
			finalULeft = 1;
		}*/
		valuesforPWM(finalULeft);
   81168:	4b16      	ldr	r3, [pc, #88]	; (811c4 <TaskPIDLeft+0x144>)
   8116a:	6818      	ldr	r0, [r3, #0]
   8116c:	4b16      	ldr	r3, [pc, #88]	; (811c8 <TaskPIDLeft+0x148>)
   8116e:	4798      	blx	r3
		//SendControlSignalLeftPID(temp, desiredValueLeft,errorLeft,averageSensorValue);
		
	}
   81170:	e78d      	b.n	8108e <TaskPIDLeft+0xe>
   81172:	bf00      	nop
   81174:	00082ad9 	.word	0x00082ad9
   81178:	00082d21 	.word	0x00082d21
   8117c:	20070280 	.word	0x20070280
   81180:	00086e4d 	.word	0x00086e4d
   81184:	2007862c 	.word	0x2007862c
   81188:	00086a75 	.word	0x00086a75
   8118c:	00086eb1 	.word	0x00086eb1
   81190:	2aaaaaab 	.word	0x2aaaaaab
   81194:	20070264 	.word	0x20070264
   81198:	2007025c 	.word	0x2007025c
   8119c:	447a0000 	.word	0x447a0000
   811a0:	00086c8d 	.word	0x00086c8d
   811a4:	00086911 	.word	0x00086911
   811a8:	20070254 	.word	0x20070254
   811ac:	2007027c 	.word	0x2007027c
   811b0:	00086915 	.word	0x00086915
   811b4:	00086b25 	.word	0x00086b25
   811b8:	3ffc26ff 	.word	0x3ffc26ff
   811bc:	3ccaac05 	.word	0x3ccaac05
   811c0:	3f8b404f 	.word	0x3f8b404f
   811c4:	20070260 	.word	0x20070260
   811c8:	00080de1 	.word	0x00080de1
   811cc:	00086a7d 	.word	0x00086a7d
   811d0:	20070258 	.word	0x20070258

000811d4 <SetPointLeftWheel>:
		LeftWheelPWM(1200);
	}
}

void SetPointLeftWheel(float setPoint){
	desiredValueLeft = setPoint;
   811d4:	4b01      	ldr	r3, [pc, #4]	; (811dc <SetPointLeftWheel+0x8>)
   811d6:	6018      	str	r0, [r3, #0]
   811d8:	4770      	bx	lr
   811da:	bf00      	nop
   811dc:	20070280 	.word	0x20070280

000811e0 <setupUART>:
#include "SerialUART.h"

/************************************************************************/
/* Configuration of the UART. */
/************************************************************************/
void setupUART(void){
   811e0:	b530      	push	{r4, r5, lr}
   811e2:	b085      	sub	sp, #20
	pio_configure(PINS_UART_PIO, PINS_UART_TYPE, PINS_UART_MASK, PIO_DEFAULT);
   811e4:	4c12      	ldr	r4, [pc, #72]	; (81230 <setupUART+0x50>)
   811e6:	4620      	mov	r0, r4
   811e8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   811ec:	f44f 7240 	mov.w	r2, #768	; 0x300
   811f0:	2300      	movs	r3, #0
   811f2:	4d10      	ldr	r5, [pc, #64]	; (81234 <setupUART+0x54>)
   811f4:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_UART);
   811f6:	2008      	movs	r0, #8
   811f8:	4b0f      	ldr	r3, [pc, #60]	; (81238 <setupUART+0x58>)
   811fa:	4798      	blx	r3
	const sam_uart_opt_t uart0_settings = { sysclk_get_cpu_hz(), CONF_UART_BAUDRATE, UART_MR_PAR_NO };
   811fc:	4b0f      	ldr	r3, [pc, #60]	; (8123c <setupUART+0x5c>)
   811fe:	9301      	str	r3, [sp, #4]
   81200:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   81204:	9302      	str	r3, [sp, #8]
   81206:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8120a:	9303      	str	r3, [sp, #12]
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   8120c:	f44f 7380 	mov.w	r3, #256	; 0x100
   81210:	6663      	str	r3, [r4, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81212:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   81214:	6263      	str	r3, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   81216:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   8121a:	6f23      	ldr	r3, [r4, #112]	; 0x70
   8121c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   81220:	6723      	str	r3, [r4, #112]	; 0x70
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
	uart_init(UART, &uart0_settings);
   81222:	4807      	ldr	r0, [pc, #28]	; (81240 <setupUART+0x60>)
   81224:	a901      	add	r1, sp, #4
   81226:	4b07      	ldr	r3, [pc, #28]	; (81244 <setupUART+0x64>)
   81228:	4798      	blx	r3
}
   8122a:	b005      	add	sp, #20
   8122c:	bd30      	pop	{r4, r5, pc}
   8122e:	bf00      	nop
   81230:	400e0e00 	.word	0x400e0e00
   81234:	00081669 	.word	0x00081669
   81238:	00081a71 	.word	0x00081a71
   8123c:	0501bd00 	.word	0x0501bd00
   81240:	400e0800 	.word	0x400e0800
   81244:	00081cc5 	.word	0x00081cc5

00081248 <analogInit>:

/**************************************************************************
* Initializes the analog pins.
**************************************************************************/
int analogInit(void)
{
   81248:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   8124a:	2025      	movs	r0, #37	; 0x25
   8124c:	4b11      	ldr	r3, [pc, #68]	; (81294 <analogInit+0x4c>)
   8124e:	4798      	blx	r3
	adc_init(ADC,sysclk_get_main_hz(),1000000,8);
   81250:	4c11      	ldr	r4, [pc, #68]	; (81298 <analogInit+0x50>)
   81252:	4620      	mov	r0, r4
   81254:	4911      	ldr	r1, [pc, #68]	; (8129c <analogInit+0x54>)
   81256:	4a12      	ldr	r2, [pc, #72]	; (812a0 <analogInit+0x58>)
   81258:	2308      	movs	r3, #8
   8125a:	4d12      	ldr	r5, [pc, #72]	; (812a4 <analogInit+0x5c>)
   8125c:	47a8      	blx	r5
	adc_configure_timing(ADC,0,ADC_SETTLING_TIME_3,1);
   8125e:	4620      	mov	r0, r4
   81260:	2100      	movs	r1, #0
   81262:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   81266:	2301      	movs	r3, #1
   81268:	4d0f      	ldr	r5, [pc, #60]	; (812a8 <analogInit+0x60>)
   8126a:	47a8      	blx	r5
	adc_set_resolution(ADC,ADC_MR_LOWRES_BITS_12);
   8126c:	4620      	mov	r0, r4
   8126e:	2100      	movs	r1, #0
   81270:	4b0e      	ldr	r3, [pc, #56]	; (812ac <analogInit+0x64>)
   81272:	4798      	blx	r3
	adc_enable_channel(ADC,ADC_CHANNEL_7);
   81274:	4620      	mov	r0, r4
   81276:	2107      	movs	r1, #7
   81278:	4d0d      	ldr	r5, [pc, #52]	; (812b0 <analogInit+0x68>)
   8127a:	47a8      	blx	r5
	adc_enable_channel(ADC,ADC_CHANNEL_6);
   8127c:	4620      	mov	r0, r4
   8127e:	2106      	movs	r1, #6
   81280:	47a8      	blx	r5
	adc_enable_channel(ADC,ADC_CHANNEL_5);
   81282:	4620      	mov	r0, r4
   81284:	2105      	movs	r1, #5
   81286:	47a8      	blx	r5
	adc_configure_trigger(ADC,ADC_TRIG_SW,0);
   81288:	4620      	mov	r0, r4
   8128a:	2100      	movs	r1, #0
   8128c:	460a      	mov	r2, r1
   8128e:	4b09      	ldr	r3, [pc, #36]	; (812b4 <analogInit+0x6c>)
   81290:	4798      	blx	r3
}
   81292:	bd38      	pop	{r3, r4, r5, pc}
   81294:	00081a71 	.word	0x00081a71
   81298:	400c0000 	.word	0x400c0000
   8129c:	0a037a00 	.word	0x0a037a00
   812a0:	000f4240 	.word	0x000f4240
   812a4:	00081535 	.word	0x00081535
   812a8:	00081589 	.word	0x00081589
   812ac:	00081569 	.word	0x00081569
   812b0:	000815b1 	.word	0x000815b1
   812b4:	00081579 	.word	0x00081579

000812b8 <ReadAnalog0>:
/***************************************************************************
* Reads the Analog 0 pin on Due.
* Retun values for the x-axis of the joystick.
***************************************************************************/
uint32_t ReadAnalog0(void)
{
   812b8:	b510      	push	{r4, lr}
	uint32_t xAngle;
	adc_start(ADC);
   812ba:	4c04      	ldr	r4, [pc, #16]	; (812cc <ReadAnalog0+0x14>)
   812bc:	4620      	mov	r0, r4
   812be:	4b04      	ldr	r3, [pc, #16]	; (812d0 <ReadAnalog0+0x18>)
   812c0:	4798      	blx	r3
	xAngle = adc_get_channel_value(ADC,ADC_CHANNEL_7);
   812c2:	4620      	mov	r0, r4
   812c4:	2107      	movs	r1, #7
   812c6:	4b03      	ldr	r3, [pc, #12]	; (812d4 <ReadAnalog0+0x1c>)
   812c8:	4798      	blx	r3
	return xAngle;
}
   812ca:	bd10      	pop	{r4, pc}
   812cc:	400c0000 	.word	0x400c0000
   812d0:	000815a9 	.word	0x000815a9
   812d4:	000815bd 	.word	0x000815bd

000812d8 <ReadAnalog1>:
/****************************************************************************
* Reads the Analog 1 pin on Due.
* Retun values for the y-axis of the joystick.
****************************************************************************/
uint32_t ReadAnalog1(void)
{
   812d8:	b510      	push	{r4, lr}
	uint32_t yAngle;
	adc_start(ADC);
   812da:	4c04      	ldr	r4, [pc, #16]	; (812ec <ReadAnalog1+0x14>)
   812dc:	4620      	mov	r0, r4
   812de:	4b04      	ldr	r3, [pc, #16]	; (812f0 <ReadAnalog1+0x18>)
   812e0:	4798      	blx	r3
	yAngle = adc_get_channel_value(ADC,ADC_CHANNEL_6);
   812e2:	4620      	mov	r0, r4
   812e4:	2106      	movs	r1, #6
   812e6:	4b03      	ldr	r3, [pc, #12]	; (812f4 <ReadAnalog1+0x1c>)
   812e8:	4798      	blx	r3
	return yAngle;
}
   812ea:	bd10      	pop	{r4, pc}
   812ec:	400c0000 	.word	0x400c0000
   812f0:	000815a9 	.word	0x000815a9
   812f4:	000815bd 	.word	0x000815bd

000812f8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   812f8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   812fa:	480e      	ldr	r0, [pc, #56]	; (81334 <sysclk_init+0x3c>)
   812fc:	4b0e      	ldr	r3, [pc, #56]	; (81338 <sysclk_init+0x40>)
   812fe:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81300:	2000      	movs	r0, #0
   81302:	213e      	movs	r1, #62	; 0x3e
   81304:	4b0d      	ldr	r3, [pc, #52]	; (8133c <sysclk_init+0x44>)
   81306:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81308:	4c0d      	ldr	r4, [pc, #52]	; (81340 <sysclk_init+0x48>)
   8130a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8130c:	2800      	cmp	r0, #0
   8130e:	d0fc      	beq.n	8130a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81310:	4b0c      	ldr	r3, [pc, #48]	; (81344 <sysclk_init+0x4c>)
   81312:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81314:	4a0c      	ldr	r2, [pc, #48]	; (81348 <sysclk_init+0x50>)
   81316:	4b0d      	ldr	r3, [pc, #52]	; (8134c <sysclk_init+0x54>)
   81318:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8131a:	4c0d      	ldr	r4, [pc, #52]	; (81350 <sysclk_init+0x58>)
   8131c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8131e:	2800      	cmp	r0, #0
   81320:	d0fc      	beq.n	8131c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81322:	2010      	movs	r0, #16
   81324:	4b0b      	ldr	r3, [pc, #44]	; (81354 <sysclk_init+0x5c>)
   81326:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81328:	4b0b      	ldr	r3, [pc, #44]	; (81358 <sysclk_init+0x60>)
   8132a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8132c:	4801      	ldr	r0, [pc, #4]	; (81334 <sysclk_init+0x3c>)
   8132e:	4b02      	ldr	r3, [pc, #8]	; (81338 <sysclk_init+0x40>)
   81330:	4798      	blx	r3
   81332:	bd10      	pop	{r4, pc}
   81334:	0501bd00 	.word	0x0501bd00
   81338:	200700a5 	.word	0x200700a5
   8133c:	000819ed 	.word	0x000819ed
   81340:	00081a41 	.word	0x00081a41
   81344:	00081a51 	.word	0x00081a51
   81348:	200d3f01 	.word	0x200d3f01
   8134c:	400e0600 	.word	0x400e0600
   81350:	00081a61 	.word	0x00081a61
   81354:	00081989 	.word	0x00081989
   81358:	00081e01 	.word	0x00081e01

0008135c <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   8135c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81360:	b083      	sub	sp, #12
   81362:	4605      	mov	r5, r0
	while (len) {
   81364:	4690      	mov	r8, r2
   81366:	2a00      	cmp	r2, #0
   81368:	d047      	beq.n	813fa <usart_serial_read_packet+0x9e>
   8136a:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8136c:	4f25      	ldr	r7, [pc, #148]	; (81404 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   8136e:	4c26      	ldr	r4, [pc, #152]	; (81408 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81370:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8141c <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   81374:	f8df b094 	ldr.w	fp, [pc, #148]	; 8140c <usart_serial_read_packet+0xb0>
   81378:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   8137c:	2300      	movs	r3, #0
   8137e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81380:	4b22      	ldr	r3, [pc, #136]	; (8140c <usart_serial_read_packet+0xb0>)
   81382:	429d      	cmp	r5, r3
   81384:	d106      	bne.n	81394 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   81386:	4658      	mov	r0, fp
   81388:	4649      	mov	r1, r9
   8138a:	4b21      	ldr	r3, [pc, #132]	; (81410 <usart_serial_read_packet+0xb4>)
   8138c:	4798      	blx	r3
   8138e:	2800      	cmp	r0, #0
   81390:	d1f9      	bne.n	81386 <usart_serial_read_packet+0x2a>
   81392:	e019      	b.n	813c8 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81394:	4b1f      	ldr	r3, [pc, #124]	; (81414 <usart_serial_read_packet+0xb8>)
   81396:	429d      	cmp	r5, r3
   81398:	d109      	bne.n	813ae <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8139a:	4699      	mov	r9, r3
   8139c:	4648      	mov	r0, r9
   8139e:	a901      	add	r1, sp, #4
   813a0:	47a0      	blx	r4
   813a2:	2800      	cmp	r0, #0
   813a4:	d1fa      	bne.n	8139c <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   813a6:	9b01      	ldr	r3, [sp, #4]
   813a8:	f806 3c01 	strb.w	r3, [r6, #-1]
   813ac:	e017      	b.n	813de <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   813ae:	4b1a      	ldr	r3, [pc, #104]	; (81418 <usart_serial_read_packet+0xbc>)
   813b0:	429d      	cmp	r5, r3
   813b2:	d109      	bne.n	813c8 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   813b4:	4699      	mov	r9, r3
   813b6:	4648      	mov	r0, r9
   813b8:	a901      	add	r1, sp, #4
   813ba:	47a0      	blx	r4
   813bc:	2800      	cmp	r0, #0
   813be:	d1fa      	bne.n	813b6 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   813c0:	9b01      	ldr	r3, [sp, #4]
   813c2:	f806 3c01 	strb.w	r3, [r6, #-1]
   813c6:	e014      	b.n	813f2 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   813c8:	4555      	cmp	r5, sl
   813ca:	d108      	bne.n	813de <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   813cc:	4650      	mov	r0, sl
   813ce:	a901      	add	r1, sp, #4
   813d0:	47a0      	blx	r4
   813d2:	2800      	cmp	r0, #0
   813d4:	d1fa      	bne.n	813cc <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   813d6:	9b01      	ldr	r3, [sp, #4]
   813d8:	f806 3c01 	strb.w	r3, [r6, #-1]
   813dc:	e009      	b.n	813f2 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   813de:	42bd      	cmp	r5, r7
   813e0:	d107      	bne.n	813f2 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   813e2:	4638      	mov	r0, r7
   813e4:	a901      	add	r1, sp, #4
   813e6:	47a0      	blx	r4
   813e8:	2800      	cmp	r0, #0
   813ea:	d1fa      	bne.n	813e2 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   813ec:	9b01      	ldr	r3, [sp, #4]
   813ee:	f806 3c01 	strb.w	r3, [r6, #-1]
   813f2:	3601      	adds	r6, #1
   813f4:	f1b8 0801 	subs.w	r8, r8, #1
   813f8:	d1be      	bne.n	81378 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   813fa:	2000      	movs	r0, #0
   813fc:	b003      	add	sp, #12
   813fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81402:	bf00      	nop
   81404:	400a4000 	.word	0x400a4000
   81408:	00081d35 	.word	0x00081d35
   8140c:	400e0800 	.word	0x400e0800
   81410:	00081d0d 	.word	0x00081d0d
   81414:	40098000 	.word	0x40098000
   81418:	4009c000 	.word	0x4009c000
   8141c:	400a0000 	.word	0x400a0000

00081420 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   81420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81424:	460c      	mov	r4, r1
   81426:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   81428:	b960      	cbnz	r0, 81444 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8142a:	2a00      	cmp	r2, #0
   8142c:	dd0e      	ble.n	8144c <_read+0x2c>
   8142e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   81430:	4e09      	ldr	r6, [pc, #36]	; (81458 <_read+0x38>)
   81432:	4d0a      	ldr	r5, [pc, #40]	; (8145c <_read+0x3c>)
   81434:	6830      	ldr	r0, [r6, #0]
   81436:	4621      	mov	r1, r4
   81438:	682b      	ldr	r3, [r5, #0]
   8143a:	4798      	blx	r3
		ptr++;
   8143c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8143e:	42bc      	cmp	r4, r7
   81440:	d1f8      	bne.n	81434 <_read+0x14>
   81442:	e006      	b.n	81452 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   81444:	f04f 30ff 	mov.w	r0, #4294967295
   81448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   8144c:	2000      	movs	r0, #0
   8144e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   81452:	4640      	mov	r0, r8
	}
	return nChars;
}
   81454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81458:	20078638 	.word	0x20078638
   8145c:	20078630 	.word	0x20078630

00081460 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81464:	460e      	mov	r6, r1
   81466:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81468:	3801      	subs	r0, #1
   8146a:	2802      	cmp	r0, #2
   8146c:	d80f      	bhi.n	8148e <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8146e:	b192      	cbz	r2, 81496 <_write+0x36>
   81470:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81472:	f8df 803c 	ldr.w	r8, [pc, #60]	; 814b0 <_write+0x50>
   81476:	4f0d      	ldr	r7, [pc, #52]	; (814ac <_write+0x4c>)
   81478:	f8d8 0000 	ldr.w	r0, [r8]
   8147c:	5d31      	ldrb	r1, [r6, r4]
   8147e:	683b      	ldr	r3, [r7, #0]
   81480:	4798      	blx	r3
   81482:	2800      	cmp	r0, #0
   81484:	db0a      	blt.n	8149c <_write+0x3c>
			return -1;
		}
		++nChars;
   81486:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81488:	42a5      	cmp	r5, r4
   8148a:	d1f5      	bne.n	81478 <_write+0x18>
   8148c:	e00a      	b.n	814a4 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8148e:	f04f 30ff 	mov.w	r0, #4294967295
   81492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81496:	2000      	movs	r0, #0
   81498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   8149c:	f04f 30ff 	mov.w	r0, #4294967295
   814a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   814a4:	4620      	mov	r0, r4
	}
	return nChars;
}
   814a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   814aa:	bf00      	nop
   814ac:	20078634 	.word	0x20078634
   814b0:	20078638 	.word	0x20078638

000814b4 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   814b4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   814b6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   814ba:	4b17      	ldr	r3, [pc, #92]	; (81518 <board_init+0x64>)
   814bc:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   814be:	200b      	movs	r0, #11
   814c0:	4c16      	ldr	r4, [pc, #88]	; (8151c <board_init+0x68>)
   814c2:	47a0      	blx	r4
   814c4:	200c      	movs	r0, #12
   814c6:	47a0      	blx	r4
   814c8:	200d      	movs	r0, #13
   814ca:	47a0      	blx	r4
   814cc:	200e      	movs	r0, #14
   814ce:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   814d0:	203b      	movs	r0, #59	; 0x3b
   814d2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   814d6:	4c12      	ldr	r4, [pc, #72]	; (81520 <board_init+0x6c>)
   814d8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   814da:	2055      	movs	r0, #85	; 0x55
   814dc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   814e0:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   814e2:	2056      	movs	r0, #86	; 0x56
   814e4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   814e8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   814ea:	2068      	movs	r0, #104	; 0x68
   814ec:	490d      	ldr	r1, [pc, #52]	; (81524 <board_init+0x70>)
   814ee:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   814f0:	205c      	movs	r0, #92	; 0x5c
   814f2:	490d      	ldr	r1, [pc, #52]	; (81528 <board_init+0x74>)
   814f4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   814f6:	480d      	ldr	r0, [pc, #52]	; (8152c <board_init+0x78>)
   814f8:	f44f 7140 	mov.w	r1, #768	; 0x300
   814fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81500:	4b0b      	ldr	r3, [pc, #44]	; (81530 <board_init+0x7c>)
   81502:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   81504:	202b      	movs	r0, #43	; 0x2b
   81506:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8150a:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8150c:	202a      	movs	r0, #42	; 0x2a
   8150e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81512:	47a0      	blx	r4
   81514:	bd10      	pop	{r4, pc}
   81516:	bf00      	nop
   81518:	400e1a50 	.word	0x400e1a50
   8151c:	00081a71 	.word	0x00081a71
   81520:	00081731 	.word	0x00081731
   81524:	28000079 	.word	0x28000079
   81528:	28000001 	.word	0x28000001
   8152c:	400e0e00 	.word	0x400e0e00
   81530:	00081805 	.word	0x00081805

00081534 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   81534:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   81536:	2401      	movs	r4, #1
   81538:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   8153a:	2400      	movs	r4, #0
   8153c:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8153e:	f240 2502 	movw	r5, #514	; 0x202
   81542:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   81546:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   8154a:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8154e:	6845      	ldr	r5, [r0, #4]
   81550:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   81552:	0052      	lsls	r2, r2, #1
   81554:	fbb1 f1f2 	udiv	r1, r1, r2
   81558:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8155a:	022d      	lsls	r5, r5, #8
   8155c:	b2ad      	uxth	r5, r5
   8155e:	432b      	orrs	r3, r5
   81560:	6043      	str	r3, [r0, #4]
	return 0;
}
   81562:	4620      	mov	r0, r4
   81564:	bc30      	pop	{r4, r5}
   81566:	4770      	bx	lr

00081568 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   81568:	6843      	ldr	r3, [r0, #4]
   8156a:	f023 0310 	bic.w	r3, r3, #16
   8156e:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   81570:	6843      	ldr	r3, [r0, #4]
   81572:	4319      	orrs	r1, r3
   81574:	6041      	str	r1, [r0, #4]
   81576:	4770      	bx	lr

00081578 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   81578:	6843      	ldr	r3, [r0, #4]
   8157a:	4319      	orrs	r1, r3
   8157c:	01d2      	lsls	r2, r2, #7
   8157e:	b2d3      	uxtb	r3, r2
   81580:	4319      	orrs	r1, r3
   81582:	6041      	str	r1, [r0, #4]
   81584:	4770      	bx	lr
   81586:	bf00      	nop

00081588 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   81588:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   8158a:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   8158c:	4322      	orrs	r2, r4
   8158e:	0609      	lsls	r1, r1, #24
   81590:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   81594:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   81596:	071b      	lsls	r3, r3, #28
   81598:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   8159c:	431a      	orrs	r2, r3
   8159e:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   815a0:	f85d 4b04 	ldr.w	r4, [sp], #4
   815a4:	4770      	bx	lr
   815a6:	bf00      	nop

000815a8 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   815a8:	2302      	movs	r3, #2
   815aa:	6003      	str	r3, [r0, #0]
   815ac:	4770      	bx	lr
   815ae:	bf00      	nop

000815b0 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   815b0:	2301      	movs	r3, #1
   815b2:	fa03 f101 	lsl.w	r1, r3, r1
   815b6:	6101      	str	r1, [r0, #16]
   815b8:	4770      	bx	lr
   815ba:	bf00      	nop

000815bc <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   815bc:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   815be:	bf9a      	itte	ls
   815c0:	3114      	addls	r1, #20
   815c2:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   815c6:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   815c8:	4770      	bx	lr
   815ca:	bf00      	nop

000815cc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   815cc:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   815ce:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   815d2:	d016      	beq.n	81602 <pio_set_peripheral+0x36>
   815d4:	d804      	bhi.n	815e0 <pio_set_peripheral+0x14>
   815d6:	b1c1      	cbz	r1, 8160a <pio_set_peripheral+0x3e>
   815d8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   815dc:	d00a      	beq.n	815f4 <pio_set_peripheral+0x28>
   815de:	e013      	b.n	81608 <pio_set_peripheral+0x3c>
   815e0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   815e4:	d011      	beq.n	8160a <pio_set_peripheral+0x3e>
   815e6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   815ea:	d00e      	beq.n	8160a <pio_set_peripheral+0x3e>
   815ec:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   815f0:	d10a      	bne.n	81608 <pio_set_peripheral+0x3c>
   815f2:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   815f4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   815f6:	6f01      	ldr	r1, [r0, #112]	; 0x70
   815f8:	400b      	ands	r3, r1
   815fa:	ea23 0302 	bic.w	r3, r3, r2
   815fe:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81600:	e002      	b.n	81608 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   81602:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81604:	4313      	orrs	r3, r2
   81606:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   81608:	6042      	str	r2, [r0, #4]
   8160a:	4770      	bx	lr

0008160c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8160c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8160e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   81612:	bf14      	ite	ne
   81614:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81616:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81618:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8161c:	bf14      	ite	ne
   8161e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81620:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   81622:	f012 0f02 	tst.w	r2, #2
   81626:	d002      	beq.n	8162e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   81628:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8162c:	e004      	b.n	81638 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8162e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   81632:	bf18      	it	ne
   81634:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   81638:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8163a:	6001      	str	r1, [r0, #0]
   8163c:	4770      	bx	lr
   8163e:	bf00      	nop

00081640 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   81640:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81642:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81644:	9c01      	ldr	r4, [sp, #4]
   81646:	b10c      	cbz	r4, 8164c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   81648:	6641      	str	r1, [r0, #100]	; 0x64
   8164a:	e000      	b.n	8164e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8164c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8164e:	b10b      	cbz	r3, 81654 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   81650:	6501      	str	r1, [r0, #80]	; 0x50
   81652:	e000      	b.n	81656 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   81654:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   81656:	b10a      	cbz	r2, 8165c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   81658:	6301      	str	r1, [r0, #48]	; 0x30
   8165a:	e000      	b.n	8165e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8165c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8165e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   81660:	6001      	str	r1, [r0, #0]
}
   81662:	f85d 4b04 	ldr.w	r4, [sp], #4
   81666:	4770      	bx	lr

00081668 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
   81668:	b5f0      	push	{r4, r5, r6, r7, lr}
   8166a:	b083      	sub	sp, #12
   8166c:	4607      	mov	r7, r0
   8166e:	460c      	mov	r4, r1
   81670:	4616      	mov	r6, r2
   81672:	461d      	mov	r5, r3
	/* Configure pins */
	switch (ul_type) {
   81674:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81678:	d01a      	beq.n	816b0 <pio_configure+0x48>
   8167a:	d806      	bhi.n	8168a <pio_configure+0x22>
   8167c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81680:	d00a      	beq.n	81698 <pio_configure+0x30>
   81682:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   81686:	d007      	beq.n	81698 <pio_configure+0x30>
   81688:	e028      	b.n	816dc <pio_configure+0x74>
   8168a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8168e:	d015      	beq.n	816bc <pio_configure+0x54>
   81690:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   81694:	d012      	beq.n	816bc <pio_configure+0x54>
   81696:	e021      	b.n	816dc <pio_configure+0x74>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
   81698:	4638      	mov	r0, r7
   8169a:	4621      	mov	r1, r4
   8169c:	4632      	mov	r2, r6
   8169e:	4b11      	ldr	r3, [pc, #68]	; (816e4 <pio_configure+0x7c>)
   816a0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   816a2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   816a6:	bf14      	ite	ne
   816a8:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   816aa:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   816ac:	2001      	movs	r0, #1
   816ae:	e016      	b.n	816de <pio_configure+0x76>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
   816b0:	4611      	mov	r1, r2
   816b2:	461a      	mov	r2, r3
   816b4:	4b0c      	ldr	r3, [pc, #48]	; (816e8 <pio_configure+0x80>)
   816b6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   816b8:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
   816ba:	e010      	b.n	816de <pio_configure+0x76>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
   816bc:	f005 0301 	and.w	r3, r5, #1
   816c0:	9300      	str	r3, [sp, #0]
   816c2:	4638      	mov	r0, r7
   816c4:	4631      	mov	r1, r6
   816c6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   816ca:	bf14      	ite	ne
   816cc:	2200      	movne	r2, #0
   816ce:	2201      	moveq	r2, #1
   816d0:	f3c5 0380 	ubfx	r3, r5, #2, #1
   816d4:	4c05      	ldr	r4, [pc, #20]	; (816ec <pio_configure+0x84>)
   816d6:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   816d8:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
   816da:	e000      	b.n	816de <pio_configure+0x76>

	default:
		return 0;
   816dc:	2000      	movs	r0, #0
	}

	return 1;
}
   816de:	b003      	add	sp, #12
   816e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   816e2:	bf00      	nop
   816e4:	000815cd 	.word	0x000815cd
   816e8:	0008160d 	.word	0x0008160d
   816ec:	00081641 	.word	0x00081641

000816f0 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   816f0:	f012 0f10 	tst.w	r2, #16
   816f4:	d010      	beq.n	81718 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   816f6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   816fa:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   816fe:	bf14      	ite	ne
   81700:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   81704:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   81708:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   8170c:	bf14      	ite	ne
   8170e:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   81712:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   81716:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   81718:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   8171c:	4770      	bx	lr
   8171e:	bf00      	nop

00081720 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   81720:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   81722:	6401      	str	r1, [r0, #64]	; 0x40
   81724:	4770      	bx	lr
   81726:	bf00      	nop

00081728 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81728:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8172a:	4770      	bx	lr

0008172c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8172c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8172e:	4770      	bx	lr

00081730 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81730:	b570      	push	{r4, r5, r6, lr}
   81732:	b082      	sub	sp, #8
   81734:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81736:	0944      	lsrs	r4, r0, #5
   81738:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   8173c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   81740:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81742:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   81746:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8174a:	d030      	beq.n	817ae <pio_configure_pin+0x7e>
   8174c:	d806      	bhi.n	8175c <pio_configure_pin+0x2c>
   8174e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   81752:	d00a      	beq.n	8176a <pio_configure_pin+0x3a>
   81754:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   81758:	d018      	beq.n	8178c <pio_configure_pin+0x5c>
   8175a:	e049      	b.n	817f0 <pio_configure_pin+0xc0>
   8175c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   81760:	d030      	beq.n	817c4 <pio_configure_pin+0x94>
   81762:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   81766:	d02d      	beq.n	817c4 <pio_configure_pin+0x94>
   81768:	e042      	b.n	817f0 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8176a:	f000 001f 	and.w	r0, r0, #31
   8176e:	2401      	movs	r4, #1
   81770:	4084      	lsls	r4, r0
   81772:	4630      	mov	r0, r6
   81774:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81778:	4622      	mov	r2, r4
   8177a:	4b1f      	ldr	r3, [pc, #124]	; (817f8 <pio_configure_pin+0xc8>)
   8177c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8177e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81782:	bf14      	ite	ne
   81784:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81786:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81788:	2001      	movs	r0, #1
   8178a:	e032      	b.n	817f2 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8178c:	f000 001f 	and.w	r0, r0, #31
   81790:	2401      	movs	r4, #1
   81792:	4084      	lsls	r4, r0
   81794:	4630      	mov	r0, r6
   81796:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8179a:	4622      	mov	r2, r4
   8179c:	4b16      	ldr	r3, [pc, #88]	; (817f8 <pio_configure_pin+0xc8>)
   8179e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   817a0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   817a4:	bf14      	ite	ne
   817a6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   817a8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   817aa:	2001      	movs	r0, #1
   817ac:	e021      	b.n	817f2 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   817ae:	f000 011f 	and.w	r1, r0, #31
   817b2:	2401      	movs	r4, #1
   817b4:	4630      	mov	r0, r6
   817b6:	fa04 f101 	lsl.w	r1, r4, r1
   817ba:	462a      	mov	r2, r5
   817bc:	4b0f      	ldr	r3, [pc, #60]	; (817fc <pio_configure_pin+0xcc>)
   817be:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   817c0:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   817c2:	e016      	b.n	817f2 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   817c4:	f000 011f 	and.w	r1, r0, #31
   817c8:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   817ca:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   817ce:	ea05 0304 	and.w	r3, r5, r4
   817d2:	9300      	str	r3, [sp, #0]
   817d4:	4630      	mov	r0, r6
   817d6:	fa04 f101 	lsl.w	r1, r4, r1
   817da:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   817de:	bf14      	ite	ne
   817e0:	2200      	movne	r2, #0
   817e2:	2201      	moveq	r2, #1
   817e4:	f3c5 0380 	ubfx	r3, r5, #2, #1
   817e8:	4d05      	ldr	r5, [pc, #20]	; (81800 <pio_configure_pin+0xd0>)
   817ea:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   817ec:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   817ee:	e000      	b.n	817f2 <pio_configure_pin+0xc2>

	default:
		return 0;
   817f0:	2000      	movs	r0, #0
	}

	return 1;
}
   817f2:	b002      	add	sp, #8
   817f4:	bd70      	pop	{r4, r5, r6, pc}
   817f6:	bf00      	nop
   817f8:	000815cd 	.word	0x000815cd
   817fc:	0008160d 	.word	0x0008160d
   81800:	00081641 	.word	0x00081641

00081804 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   81804:	b5f0      	push	{r4, r5, r6, r7, lr}
   81806:	b083      	sub	sp, #12
   81808:	4607      	mov	r7, r0
   8180a:	460e      	mov	r6, r1
   8180c:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8180e:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   81812:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   81816:	d026      	beq.n	81866 <pio_configure_pin_group+0x62>
   81818:	d806      	bhi.n	81828 <pio_configure_pin_group+0x24>
   8181a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8181e:	d00a      	beq.n	81836 <pio_configure_pin_group+0x32>
   81820:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   81824:	d013      	beq.n	8184e <pio_configure_pin_group+0x4a>
   81826:	e034      	b.n	81892 <pio_configure_pin_group+0x8e>
   81828:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8182c:	d01f      	beq.n	8186e <pio_configure_pin_group+0x6a>
   8182e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   81832:	d01c      	beq.n	8186e <pio_configure_pin_group+0x6a>
   81834:	e02d      	b.n	81892 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81836:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8183a:	4632      	mov	r2, r6
   8183c:	4b16      	ldr	r3, [pc, #88]	; (81898 <pio_configure_pin_group+0x94>)
   8183e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81840:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81844:	bf14      	ite	ne
   81846:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81848:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8184a:	2001      	movs	r0, #1
   8184c:	e022      	b.n	81894 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8184e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81852:	4632      	mov	r2, r6
   81854:	4b10      	ldr	r3, [pc, #64]	; (81898 <pio_configure_pin_group+0x94>)
   81856:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81858:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8185c:	bf14      	ite	ne
   8185e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81860:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81862:	2001      	movs	r0, #1
   81864:	e016      	b.n	81894 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   81866:	4b0d      	ldr	r3, [pc, #52]	; (8189c <pio_configure_pin_group+0x98>)
   81868:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8186a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   8186c:	e012      	b.n	81894 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8186e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81872:	f005 0301 	and.w	r3, r5, #1
   81876:	9300      	str	r3, [sp, #0]
   81878:	4638      	mov	r0, r7
   8187a:	4631      	mov	r1, r6
   8187c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81880:	bf14      	ite	ne
   81882:	2200      	movne	r2, #0
   81884:	2201      	moveq	r2, #1
   81886:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8188a:	4c05      	ldr	r4, [pc, #20]	; (818a0 <pio_configure_pin_group+0x9c>)
   8188c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8188e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81890:	e000      	b.n	81894 <pio_configure_pin_group+0x90>

	default:
		return 0;
   81892:	2000      	movs	r0, #0
	}

	return 1;
}
   81894:	b003      	add	sp, #12
   81896:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81898:	000815cd 	.word	0x000815cd
   8189c:	0008160d 	.word	0x0008160d
   818a0:	00081641 	.word	0x00081641

000818a4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   818a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   818a8:	4604      	mov	r4, r0
   818aa:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   818ac:	4b10      	ldr	r3, [pc, #64]	; (818f0 <pio_handler_process+0x4c>)
   818ae:	4798      	blx	r3
   818b0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   818b2:	4620      	mov	r0, r4
   818b4:	4b0f      	ldr	r3, [pc, #60]	; (818f4 <pio_handler_process+0x50>)
   818b6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   818b8:	4005      	ands	r5, r0
   818ba:	d017      	beq.n	818ec <pio_handler_process+0x48>
   818bc:	4f0e      	ldr	r7, [pc, #56]	; (818f8 <pio_handler_process+0x54>)
   818be:	f107 040c 	add.w	r4, r7, #12
   818c2:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   818c4:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   818c8:	42b3      	cmp	r3, r6
   818ca:	d10a      	bne.n	818e2 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   818cc:	f854 1c08 	ldr.w	r1, [r4, #-8]
   818d0:	4229      	tst	r1, r5
   818d2:	d006      	beq.n	818e2 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   818d4:	6823      	ldr	r3, [r4, #0]
   818d6:	4630      	mov	r0, r6
   818d8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   818da:	f854 3c08 	ldr.w	r3, [r4, #-8]
   818de:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   818e2:	42bc      	cmp	r4, r7
   818e4:	d002      	beq.n	818ec <pio_handler_process+0x48>
   818e6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   818e8:	2d00      	cmp	r5, #0
   818ea:	d1eb      	bne.n	818c4 <pio_handler_process+0x20>
   818ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   818f0:	00081729 	.word	0x00081729
   818f4:	0008172d 	.word	0x0008172d
   818f8:	20070288 	.word	0x20070288

000818fc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   818fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   818fe:	4c0b      	ldr	r4, [pc, #44]	; (8192c <pio_handler_set+0x30>)
   81900:	6824      	ldr	r4, [r4, #0]
   81902:	2c06      	cmp	r4, #6
   81904:	d810      	bhi.n	81928 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   81906:	4f0a      	ldr	r7, [pc, #40]	; (81930 <pio_handler_set+0x34>)
   81908:	0126      	lsls	r6, r4, #4
   8190a:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   8190c:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   8190e:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   81910:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   81912:	9906      	ldr	r1, [sp, #24]
   81914:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   81916:	3401      	adds	r4, #1
   81918:	4904      	ldr	r1, [pc, #16]	; (8192c <pio_handler_set+0x30>)
   8191a:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   8191c:	4611      	mov	r1, r2
   8191e:	461a      	mov	r2, r3
   81920:	4b04      	ldr	r3, [pc, #16]	; (81934 <pio_handler_set+0x38>)
   81922:	4798      	blx	r3

	return 0;
   81924:	2000      	movs	r0, #0
   81926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   81928:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   8192a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8192c:	20070284 	.word	0x20070284
   81930:	20070288 	.word	0x20070288
   81934:	000816f1 	.word	0x000816f1

00081938 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81938:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8193a:	4802      	ldr	r0, [pc, #8]	; (81944 <PIOA_Handler+0xc>)
   8193c:	210b      	movs	r1, #11
   8193e:	4b02      	ldr	r3, [pc, #8]	; (81948 <PIOA_Handler+0x10>)
   81940:	4798      	blx	r3
   81942:	bd08      	pop	{r3, pc}
   81944:	400e0e00 	.word	0x400e0e00
   81948:	000818a5 	.word	0x000818a5

0008194c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8194c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8194e:	4802      	ldr	r0, [pc, #8]	; (81958 <PIOB_Handler+0xc>)
   81950:	210c      	movs	r1, #12
   81952:	4b02      	ldr	r3, [pc, #8]	; (8195c <PIOB_Handler+0x10>)
   81954:	4798      	blx	r3
   81956:	bd08      	pop	{r3, pc}
   81958:	400e1000 	.word	0x400e1000
   8195c:	000818a5 	.word	0x000818a5

00081960 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81960:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   81962:	4802      	ldr	r0, [pc, #8]	; (8196c <PIOC_Handler+0xc>)
   81964:	210d      	movs	r1, #13
   81966:	4b02      	ldr	r3, [pc, #8]	; (81970 <PIOC_Handler+0x10>)
   81968:	4798      	blx	r3
   8196a:	bd08      	pop	{r3, pc}
   8196c:	400e1200 	.word	0x400e1200
   81970:	000818a5 	.word	0x000818a5

00081974 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81974:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81976:	4802      	ldr	r0, [pc, #8]	; (81980 <PIOD_Handler+0xc>)
   81978:	210e      	movs	r1, #14
   8197a:	4b02      	ldr	r3, [pc, #8]	; (81984 <PIOD_Handler+0x10>)
   8197c:	4798      	blx	r3
   8197e:	bd08      	pop	{r3, pc}
   81980:	400e1400 	.word	0x400e1400
   81984:	000818a5 	.word	0x000818a5

00081988 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81988:	4b17      	ldr	r3, [pc, #92]	; (819e8 <pmc_switch_mck_to_pllack+0x60>)
   8198a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8198c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   81990:	4310      	orrs	r0, r2
   81992:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81994:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81996:	f013 0f08 	tst.w	r3, #8
   8199a:	d109      	bne.n	819b0 <pmc_switch_mck_to_pllack+0x28>
   8199c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   819a0:	4911      	ldr	r1, [pc, #68]	; (819e8 <pmc_switch_mck_to_pllack+0x60>)
   819a2:	e001      	b.n	819a8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   819a4:	3b01      	subs	r3, #1
   819a6:	d019      	beq.n	819dc <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   819a8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   819aa:	f012 0f08 	tst.w	r2, #8
   819ae:	d0f9      	beq.n	819a4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   819b0:	4b0d      	ldr	r3, [pc, #52]	; (819e8 <pmc_switch_mck_to_pllack+0x60>)
   819b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   819b4:	f022 0203 	bic.w	r2, r2, #3
   819b8:	f042 0202 	orr.w	r2, r2, #2
   819bc:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   819be:	6e98      	ldr	r0, [r3, #104]	; 0x68
   819c0:	f010 0008 	ands.w	r0, r0, #8
   819c4:	d10c      	bne.n	819e0 <pmc_switch_mck_to_pllack+0x58>
   819c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
   819ca:	4907      	ldr	r1, [pc, #28]	; (819e8 <pmc_switch_mck_to_pllack+0x60>)
   819cc:	e001      	b.n	819d2 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   819ce:	3b01      	subs	r3, #1
   819d0:	d008      	beq.n	819e4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   819d2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   819d4:	f012 0f08 	tst.w	r2, #8
   819d8:	d0f9      	beq.n	819ce <pmc_switch_mck_to_pllack+0x46>
   819da:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   819dc:	2001      	movs	r0, #1
   819de:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   819e0:	2000      	movs	r0, #0
   819e2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   819e4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   819e6:	4770      	bx	lr
   819e8:	400e0600 	.word	0x400e0600

000819ec <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   819ec:	b138      	cbz	r0, 819fe <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   819ee:	4911      	ldr	r1, [pc, #68]	; (81a34 <pmc_switch_mainck_to_xtal+0x48>)
   819f0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   819f2:	4a11      	ldr	r2, [pc, #68]	; (81a38 <pmc_switch_mainck_to_xtal+0x4c>)
   819f4:	401a      	ands	r2, r3
   819f6:	4b11      	ldr	r3, [pc, #68]	; (81a3c <pmc_switch_mainck_to_xtal+0x50>)
   819f8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   819fa:	620b      	str	r3, [r1, #32]
   819fc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   819fe:	4a0d      	ldr	r2, [pc, #52]	; (81a34 <pmc_switch_mainck_to_xtal+0x48>)
   81a00:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   81a02:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81a06:	f023 0303 	bic.w	r3, r3, #3
   81a0a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81a0e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   81a12:	0209      	lsls	r1, r1, #8
   81a14:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   81a16:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81a18:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81a1a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81a1c:	f013 0f01 	tst.w	r3, #1
   81a20:	d0fb      	beq.n	81a1a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81a22:	4a04      	ldr	r2, [pc, #16]	; (81a34 <pmc_switch_mainck_to_xtal+0x48>)
   81a24:	6a13      	ldr	r3, [r2, #32]
   81a26:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81a2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81a2e:	6213      	str	r3, [r2, #32]
   81a30:	4770      	bx	lr
   81a32:	bf00      	nop
   81a34:	400e0600 	.word	0x400e0600
   81a38:	fec8fffc 	.word	0xfec8fffc
   81a3c:	01370002 	.word	0x01370002

00081a40 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81a40:	4b02      	ldr	r3, [pc, #8]	; (81a4c <pmc_osc_is_ready_mainck+0xc>)
   81a42:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81a44:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81a48:	4770      	bx	lr
   81a4a:	bf00      	nop
   81a4c:	400e0600 	.word	0x400e0600

00081a50 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81a50:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81a54:	4b01      	ldr	r3, [pc, #4]	; (81a5c <pmc_disable_pllack+0xc>)
   81a56:	629a      	str	r2, [r3, #40]	; 0x28
   81a58:	4770      	bx	lr
   81a5a:	bf00      	nop
   81a5c:	400e0600 	.word	0x400e0600

00081a60 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81a60:	4b02      	ldr	r3, [pc, #8]	; (81a6c <pmc_is_locked_pllack+0xc>)
   81a62:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81a64:	f000 0002 	and.w	r0, r0, #2
   81a68:	4770      	bx	lr
   81a6a:	bf00      	nop
   81a6c:	400e0600 	.word	0x400e0600

00081a70 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81a70:	282c      	cmp	r0, #44	; 0x2c
   81a72:	d820      	bhi.n	81ab6 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   81a74:	281f      	cmp	r0, #31
   81a76:	d80d      	bhi.n	81a94 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81a78:	4b12      	ldr	r3, [pc, #72]	; (81ac4 <pmc_enable_periph_clk+0x54>)
   81a7a:	699a      	ldr	r2, [r3, #24]
   81a7c:	2301      	movs	r3, #1
   81a7e:	4083      	lsls	r3, r0
   81a80:	401a      	ands	r2, r3
   81a82:	4293      	cmp	r3, r2
   81a84:	d019      	beq.n	81aba <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   81a86:	2301      	movs	r3, #1
   81a88:	fa03 f000 	lsl.w	r0, r3, r0
   81a8c:	4b0d      	ldr	r3, [pc, #52]	; (81ac4 <pmc_enable_periph_clk+0x54>)
   81a8e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81a90:	2000      	movs	r0, #0
   81a92:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81a94:	4b0b      	ldr	r3, [pc, #44]	; (81ac4 <pmc_enable_periph_clk+0x54>)
   81a96:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   81a9a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81a9c:	2301      	movs	r3, #1
   81a9e:	4083      	lsls	r3, r0
   81aa0:	401a      	ands	r2, r3
   81aa2:	4293      	cmp	r3, r2
   81aa4:	d00b      	beq.n	81abe <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   81aa6:	2301      	movs	r3, #1
   81aa8:	fa03 f000 	lsl.w	r0, r3, r0
   81aac:	4b05      	ldr	r3, [pc, #20]	; (81ac4 <pmc_enable_periph_clk+0x54>)
   81aae:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81ab2:	2000      	movs	r0, #0
   81ab4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   81ab6:	2001      	movs	r0, #1
   81ab8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81aba:	2000      	movs	r0, #0
   81abc:	4770      	bx	lr
   81abe:	2000      	movs	r0, #0
}
   81ac0:	4770      	bx	lr
   81ac2:	bf00      	nop
   81ac4:	400e0600 	.word	0x400e0600

00081ac8 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   81ac8:	b120      	cbz	r0, 81ad4 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   81aca:	4a05      	ldr	r2, [pc, #20]	; (81ae0 <pmc_set_writeprotect+0x18>)
   81acc:	4b05      	ldr	r3, [pc, #20]	; (81ae4 <pmc_set_writeprotect+0x1c>)
   81ace:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   81ad2:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   81ad4:	4a04      	ldr	r2, [pc, #16]	; (81ae8 <pmc_set_writeprotect+0x20>)
   81ad6:	4b03      	ldr	r3, [pc, #12]	; (81ae4 <pmc_set_writeprotect+0x1c>)
   81ad8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   81adc:	4770      	bx	lr
   81ade:	bf00      	nop
   81ae0:	504d4301 	.word	0x504d4301
   81ae4:	400e0600 	.word	0x400e0600
   81ae8:	504d4300 	.word	0x504d4300

00081aec <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   81aec:	b4f0      	push	{r4, r5, r6, r7}
   81aee:	b08c      	sub	sp, #48	; 0x30
   81af0:	4607      	mov	r7, r0
   81af2:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   81af4:	ac01      	add	r4, sp, #4
   81af6:	4d12      	ldr	r5, [pc, #72]	; (81b40 <pwm_clocks_generate+0x54>)
   81af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81afa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81afc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81afe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81b00:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   81b04:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   81b08:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   81b0a:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   81b0c:	f852 4f04 	ldr.w	r4, [r2, #4]!
   81b10:	fbb6 f4f4 	udiv	r4, r6, r4
   81b14:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   81b18:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   81b1c:	d903      	bls.n	81b26 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   81b1e:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   81b20:	2b0b      	cmp	r3, #11
   81b22:	d1f3      	bne.n	81b0c <pwm_clocks_generate+0x20>
   81b24:	e004      	b.n	81b30 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   81b26:	2b0a      	cmp	r3, #10
   81b28:	d805      	bhi.n	81b36 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   81b2a:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   81b2e:	e004      	b.n	81b3a <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   81b30:	f64f 70ff 	movw	r0, #65535	; 0xffff
   81b34:	e001      	b.n	81b3a <pwm_clocks_generate+0x4e>
   81b36:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   81b3a:	b00c      	add	sp, #48	; 0x30
   81b3c:	bcf0      	pop	{r4, r5, r6, r7}
   81b3e:	4770      	bx	lr
   81b40:	00086f40 	.word	0x00086f40

00081b44 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81b44:	b570      	push	{r4, r5, r6, lr}
   81b46:	4606      	mov	r6, r0
   81b48:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   81b4a:	6808      	ldr	r0, [r1, #0]
   81b4c:	b140      	cbz	r0, 81b60 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   81b4e:	6889      	ldr	r1, [r1, #8]
   81b50:	4b0b      	ldr	r3, [pc, #44]	; (81b80 <pwm_init+0x3c>)
   81b52:	4798      	blx	r3
   81b54:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   81b56:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81b5a:	4298      	cmp	r0, r3
   81b5c:	d101      	bne.n	81b62 <pwm_init+0x1e>
   81b5e:	e00e      	b.n	81b7e <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81b60:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81b62:	6860      	ldr	r0, [r4, #4]
   81b64:	b140      	cbz	r0, 81b78 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   81b66:	68a1      	ldr	r1, [r4, #8]
   81b68:	4b05      	ldr	r3, [pc, #20]	; (81b80 <pwm_init+0x3c>)
   81b6a:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   81b6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81b70:	4298      	cmp	r0, r3
   81b72:	d004      	beq.n	81b7e <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   81b74:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81b78:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   81b7a:	2000      	movs	r0, #0
   81b7c:	bd70      	pop	{r4, r5, r6, pc}
}
   81b7e:	bd70      	pop	{r4, r5, r6, pc}
   81b80:	00081aed 	.word	0x00081aed

00081b84 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   81b84:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   81b86:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81b88:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81b8a:	684a      	ldr	r2, [r1, #4]
   81b8c:	f002 020f 	and.w	r2, r2, #15
   81b90:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   81b92:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81b94:	432c      	orrs	r4, r5
   81b96:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   81b98:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   81b9c:	7d8a      	ldrb	r2, [r1, #22]
   81b9e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   81ba2:	7dca      	ldrb	r2, [r1, #23]
   81ba4:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   81ba8:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81baa:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   81bae:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   81bb2:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   81bb6:	68cc      	ldr	r4, [r1, #12]
   81bb8:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   81bbc:	690c      	ldr	r4, [r1, #16]
   81bbe:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   81bc2:	7d8a      	ldrb	r2, [r1, #22]
   81bc4:	b13a      	cbz	r2, 81bd6 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   81bc6:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   81bc8:	8b4a      	ldrh	r2, [r1, #26]
   81bca:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   81bce:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   81bd2:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   81bd6:	6c85      	ldr	r5, [r0, #72]	; 0x48
   81bd8:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   81bdc:	409a      	lsls	r2, r3
   81bde:	43d2      	mvns	r2, r2
   81be0:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   81be2:	7fce      	ldrb	r6, [r1, #31]
   81be4:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   81be6:	7f8c      	ldrb	r4, [r1, #30]
   81be8:	409c      	lsls	r4, r3
   81bea:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   81bee:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   81bf0:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   81bf2:	6c44      	ldr	r4, [r0, #68]	; 0x44
   81bf4:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   81bf6:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   81bfa:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   81bfc:	f891 4020 	ldrb.w	r4, [r1, #32]
   81c00:	409c      	lsls	r4, r3
   81c02:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   81c06:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   81c08:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   81c0a:	2201      	movs	r2, #1
   81c0c:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   81c0e:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   81c12:	b11c      	cbz	r4, 81c1c <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   81c14:	6a04      	ldr	r4, [r0, #32]
   81c16:	4314      	orrs	r4, r2
   81c18:	6204      	str	r4, [r0, #32]
   81c1a:	e003      	b.n	81c24 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   81c1c:	6a04      	ldr	r4, [r0, #32]
   81c1e:	ea24 0402 	bic.w	r4, r4, r2
   81c22:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   81c24:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   81c28:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   81c2a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81c2c:	bf0c      	ite	eq
   81c2e:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   81c30:	4394      	bicne	r4, r2
   81c32:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81c34:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   81c38:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   81c3a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81c3c:	bf0c      	ite	eq
   81c3e:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   81c42:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   81c46:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81c48:	2b03      	cmp	r3, #3
   81c4a:	d80c      	bhi.n	81c66 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   81c4c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   81c4e:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81c50:	22ff      	movs	r2, #255	; 0xff
   81c52:	409a      	lsls	r2, r3
   81c54:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81c58:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81c5c:	fa01 f303 	lsl.w	r3, r1, r3
   81c60:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81c62:	66c3      	str	r3, [r0, #108]	; 0x6c
   81c64:	e00c      	b.n	81c80 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   81c66:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81c68:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   81c6a:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   81c6c:	22ff      	movs	r2, #255	; 0xff
   81c6e:	409a      	lsls	r2, r3
   81c70:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81c74:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81c78:	fa01 f303 	lsl.w	r3, r1, r3
   81c7c:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   81c7e:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   81c80:	2000      	movs	r0, #0
   81c82:	bc70      	pop	{r4, r5, r6}
   81c84:	4770      	bx	lr
   81c86:	bf00      	nop

00081c88 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81c88:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   81c8a:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   81c8c:	690b      	ldr	r3, [r1, #16]
   81c8e:	4293      	cmp	r3, r2
   81c90:	d306      	bcc.n	81ca0 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   81c92:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   81c94:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   81c98:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   81c9c:	2000      	movs	r0, #0
   81c9e:	e001      	b.n	81ca4 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   81ca0:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   81ca4:	f85d 4b04 	ldr.w	r4, [sp], #4
   81ca8:	4770      	bx	lr
   81caa:	bf00      	nop

00081cac <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   81cac:	2301      	movs	r3, #1
   81cae:	fa03 f101 	lsl.w	r1, r3, r1
   81cb2:	6041      	str	r1, [r0, #4]
   81cb4:	4770      	bx	lr
   81cb6:	bf00      	nop

00081cb8 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   81cb8:	2301      	movs	r3, #1
   81cba:	fa03 f101 	lsl.w	r1, r3, r1
   81cbe:	6081      	str	r1, [r0, #8]
   81cc0:	4770      	bx	lr
   81cc2:	bf00      	nop

00081cc4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81cc4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   81cc6:	23ac      	movs	r3, #172	; 0xac
   81cc8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81cca:	680a      	ldr	r2, [r1, #0]
   81ccc:	684b      	ldr	r3, [r1, #4]
   81cce:	fbb2 f3f3 	udiv	r3, r2, r3
   81cd2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81cd4:	1e5c      	subs	r4, r3, #1
   81cd6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81cda:	4294      	cmp	r4, r2
   81cdc:	d80a      	bhi.n	81cf4 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81cde:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81ce0:	688b      	ldr	r3, [r1, #8]
   81ce2:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81ce4:	f240 2302 	movw	r3, #514	; 0x202
   81ce8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81cec:	2350      	movs	r3, #80	; 0x50
   81cee:	6003      	str	r3, [r0, #0]

	return 0;
   81cf0:	2000      	movs	r0, #0
   81cf2:	e000      	b.n	81cf6 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81cf4:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
   81cfa:	4770      	bx	lr

00081cfc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81cfc:	6943      	ldr	r3, [r0, #20]
   81cfe:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81d02:	bf1a      	itte	ne
   81d04:	61c1      	strne	r1, [r0, #28]
	return 0;
   81d06:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81d08:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81d0a:	4770      	bx	lr

00081d0c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81d0c:	6943      	ldr	r3, [r0, #20]
   81d0e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81d12:	bf1d      	ittte	ne
   81d14:	6983      	ldrne	r3, [r0, #24]
   81d16:	700b      	strbne	r3, [r1, #0]
	return 0;
   81d18:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81d1a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81d1c:	4770      	bx	lr
   81d1e:	bf00      	nop

00081d20 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81d20:	6943      	ldr	r3, [r0, #20]
   81d22:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81d26:	bf1d      	ittte	ne
   81d28:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   81d2c:	61c1      	strne	r1, [r0, #28]
	return 0;
   81d2e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   81d30:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   81d32:	4770      	bx	lr

00081d34 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81d34:	6943      	ldr	r3, [r0, #20]
   81d36:	f013 0f01 	tst.w	r3, #1
   81d3a:	d005      	beq.n	81d48 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81d3c:	6983      	ldr	r3, [r0, #24]
   81d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   81d42:	600b      	str	r3, [r1, #0]

	return 0;
   81d44:	2000      	movs	r0, #0
   81d46:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81d48:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81d4a:	4770      	bx	lr

00081d4c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81d4c:	e7fe      	b.n	81d4c <Dummy_Handler>
   81d4e:	bf00      	nop

00081d50 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81d50:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81d52:	4b1e      	ldr	r3, [pc, #120]	; (81dcc <Reset_Handler+0x7c>)
   81d54:	4a1e      	ldr	r2, [pc, #120]	; (81dd0 <Reset_Handler+0x80>)
   81d56:	429a      	cmp	r2, r3
   81d58:	d003      	beq.n	81d62 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   81d5a:	4b1e      	ldr	r3, [pc, #120]	; (81dd4 <Reset_Handler+0x84>)
   81d5c:	4a1b      	ldr	r2, [pc, #108]	; (81dcc <Reset_Handler+0x7c>)
   81d5e:	429a      	cmp	r2, r3
   81d60:	d304      	bcc.n	81d6c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81d62:	4b1d      	ldr	r3, [pc, #116]	; (81dd8 <Reset_Handler+0x88>)
   81d64:	4a1d      	ldr	r2, [pc, #116]	; (81ddc <Reset_Handler+0x8c>)
   81d66:	429a      	cmp	r2, r3
   81d68:	d30f      	bcc.n	81d8a <Reset_Handler+0x3a>
   81d6a:	e01a      	b.n	81da2 <Reset_Handler+0x52>
   81d6c:	4b1c      	ldr	r3, [pc, #112]	; (81de0 <Reset_Handler+0x90>)
   81d6e:	4c1d      	ldr	r4, [pc, #116]	; (81de4 <Reset_Handler+0x94>)
   81d70:	1ae4      	subs	r4, r4, r3
   81d72:	f024 0403 	bic.w	r4, r4, #3
   81d76:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81d78:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   81d7a:	4814      	ldr	r0, [pc, #80]	; (81dcc <Reset_Handler+0x7c>)
   81d7c:	4914      	ldr	r1, [pc, #80]	; (81dd0 <Reset_Handler+0x80>)
   81d7e:	585a      	ldr	r2, [r3, r1]
   81d80:	501a      	str	r2, [r3, r0]
   81d82:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81d84:	42a3      	cmp	r3, r4
   81d86:	d1fa      	bne.n	81d7e <Reset_Handler+0x2e>
   81d88:	e7eb      	b.n	81d62 <Reset_Handler+0x12>
   81d8a:	4b17      	ldr	r3, [pc, #92]	; (81de8 <Reset_Handler+0x98>)
   81d8c:	4917      	ldr	r1, [pc, #92]	; (81dec <Reset_Handler+0x9c>)
   81d8e:	1ac9      	subs	r1, r1, r3
   81d90:	f021 0103 	bic.w	r1, r1, #3
   81d94:	1d1a      	adds	r2, r3, #4
   81d96:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81d98:	2200      	movs	r2, #0
   81d9a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81d9e:	428b      	cmp	r3, r1
   81da0:	d1fb      	bne.n	81d9a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81da2:	4a13      	ldr	r2, [pc, #76]	; (81df0 <Reset_Handler+0xa0>)
   81da4:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   81da8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81dac:	4911      	ldr	r1, [pc, #68]	; (81df4 <Reset_Handler+0xa4>)
   81dae:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81db0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   81db4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   81db8:	d203      	bcs.n	81dc2 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81dba:	688a      	ldr	r2, [r1, #8]
   81dbc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81dc0:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81dc2:	4b0d      	ldr	r3, [pc, #52]	; (81df8 <Reset_Handler+0xa8>)
   81dc4:	4798      	blx	r3

	/* Branch to main function */
	main();
   81dc6:	4b0d      	ldr	r3, [pc, #52]	; (81dfc <Reset_Handler+0xac>)
   81dc8:	4798      	blx	r3
   81dca:	e7fe      	b.n	81dca <Reset_Handler+0x7a>
   81dcc:	20070000 	.word	0x20070000
   81dd0:	0008722c 	.word	0x0008722c
   81dd4:	200701ec 	.word	0x200701ec
   81dd8:	20078640 	.word	0x20078640
   81ddc:	200701f0 	.word	0x200701f0
   81de0:	20070004 	.word	0x20070004
   81de4:	200701ef 	.word	0x200701ef
   81de8:	200701ec 	.word	0x200701ec
   81dec:	2007863b 	.word	0x2007863b
   81df0:	00080000 	.word	0x00080000
   81df4:	e000ed00 	.word	0xe000ed00
   81df8:	000838dd 	.word	0x000838dd
   81dfc:	00083745 	.word	0x00083745

00081e00 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81e00:	4b3e      	ldr	r3, [pc, #248]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81e04:	f003 0303 	and.w	r3, r3, #3
   81e08:	2b03      	cmp	r3, #3
   81e0a:	d85f      	bhi.n	81ecc <SystemCoreClockUpdate+0xcc>
   81e0c:	e8df f003 	tbb	[pc, r3]
   81e10:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81e14:	4b3a      	ldr	r3, [pc, #232]	; (81f00 <SystemCoreClockUpdate+0x100>)
   81e16:	695b      	ldr	r3, [r3, #20]
   81e18:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81e1c:	bf14      	ite	ne
   81e1e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81e22:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81e26:	4b37      	ldr	r3, [pc, #220]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e28:	601a      	str	r2, [r3, #0]
   81e2a:	e04f      	b.n	81ecc <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81e2c:	4b33      	ldr	r3, [pc, #204]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81e2e:	6a1b      	ldr	r3, [r3, #32]
   81e30:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81e34:	d003      	beq.n	81e3e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81e36:	4a34      	ldr	r2, [pc, #208]	; (81f08 <SystemCoreClockUpdate+0x108>)
   81e38:	4b32      	ldr	r3, [pc, #200]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e3a:	601a      	str	r2, [r3, #0]
   81e3c:	e046      	b.n	81ecc <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81e3e:	4a33      	ldr	r2, [pc, #204]	; (81f0c <SystemCoreClockUpdate+0x10c>)
   81e40:	4b30      	ldr	r3, [pc, #192]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e42:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81e44:	4b2d      	ldr	r3, [pc, #180]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81e46:	6a1b      	ldr	r3, [r3, #32]
   81e48:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81e4c:	2b10      	cmp	r3, #16
   81e4e:	d002      	beq.n	81e56 <SystemCoreClockUpdate+0x56>
   81e50:	2b20      	cmp	r3, #32
   81e52:	d004      	beq.n	81e5e <SystemCoreClockUpdate+0x5e>
   81e54:	e03a      	b.n	81ecc <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81e56:	4a2e      	ldr	r2, [pc, #184]	; (81f10 <SystemCoreClockUpdate+0x110>)
   81e58:	4b2a      	ldr	r3, [pc, #168]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e5a:	601a      	str	r2, [r3, #0]
				break;
   81e5c:	e036      	b.n	81ecc <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81e5e:	4a2a      	ldr	r2, [pc, #168]	; (81f08 <SystemCoreClockUpdate+0x108>)
   81e60:	4b28      	ldr	r3, [pc, #160]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e62:	601a      	str	r2, [r3, #0]
				break;
   81e64:	e032      	b.n	81ecc <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81e66:	4b25      	ldr	r3, [pc, #148]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81e68:	6a1b      	ldr	r3, [r3, #32]
   81e6a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81e6e:	d003      	beq.n	81e78 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81e70:	4a25      	ldr	r2, [pc, #148]	; (81f08 <SystemCoreClockUpdate+0x108>)
   81e72:	4b24      	ldr	r3, [pc, #144]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e74:	601a      	str	r2, [r3, #0]
   81e76:	e012      	b.n	81e9e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81e78:	4a24      	ldr	r2, [pc, #144]	; (81f0c <SystemCoreClockUpdate+0x10c>)
   81e7a:	4b22      	ldr	r3, [pc, #136]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e7c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81e7e:	4b1f      	ldr	r3, [pc, #124]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81e80:	6a1b      	ldr	r3, [r3, #32]
   81e82:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81e86:	2b10      	cmp	r3, #16
   81e88:	d002      	beq.n	81e90 <SystemCoreClockUpdate+0x90>
   81e8a:	2b20      	cmp	r3, #32
   81e8c:	d004      	beq.n	81e98 <SystemCoreClockUpdate+0x98>
   81e8e:	e006      	b.n	81e9e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81e90:	4a1f      	ldr	r2, [pc, #124]	; (81f10 <SystemCoreClockUpdate+0x110>)
   81e92:	4b1c      	ldr	r3, [pc, #112]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e94:	601a      	str	r2, [r3, #0]
				break;
   81e96:	e002      	b.n	81e9e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81e98:	4a1b      	ldr	r2, [pc, #108]	; (81f08 <SystemCoreClockUpdate+0x108>)
   81e9a:	4b1a      	ldr	r3, [pc, #104]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81e9c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81e9e:	4b17      	ldr	r3, [pc, #92]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81ea2:	f003 0303 	and.w	r3, r3, #3
   81ea6:	2b02      	cmp	r3, #2
   81ea8:	d10d      	bne.n	81ec6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81eaa:	4b14      	ldr	r3, [pc, #80]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81eac:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81eae:	6a99      	ldr	r1, [r3, #40]	; 0x28
   81eb0:	4b14      	ldr	r3, [pc, #80]	; (81f04 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81eb2:	f3c0 400a 	ubfx	r0, r0, #16, #11
   81eb6:	681a      	ldr	r2, [r3, #0]
   81eb8:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81ebc:	b2c9      	uxtb	r1, r1
   81ebe:	fbb2 f2f1 	udiv	r2, r2, r1
   81ec2:	601a      	str	r2, [r3, #0]
   81ec4:	e002      	b.n	81ecc <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81ec6:	4a13      	ldr	r2, [pc, #76]	; (81f14 <SystemCoreClockUpdate+0x114>)
   81ec8:	4b0e      	ldr	r3, [pc, #56]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81eca:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81ecc:	4b0b      	ldr	r3, [pc, #44]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81ed0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81ed4:	2b70      	cmp	r3, #112	; 0x70
   81ed6:	d107      	bne.n	81ee8 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81ed8:	4b0a      	ldr	r3, [pc, #40]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81eda:	681a      	ldr	r2, [r3, #0]
   81edc:	490e      	ldr	r1, [pc, #56]	; (81f18 <SystemCoreClockUpdate+0x118>)
   81ede:	fba1 0202 	umull	r0, r2, r1, r2
   81ee2:	0852      	lsrs	r2, r2, #1
   81ee4:	601a      	str	r2, [r3, #0]
   81ee6:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81ee8:	4b04      	ldr	r3, [pc, #16]	; (81efc <SystemCoreClockUpdate+0xfc>)
   81eea:	6b19      	ldr	r1, [r3, #48]	; 0x30
   81eec:	4b05      	ldr	r3, [pc, #20]	; (81f04 <SystemCoreClockUpdate+0x104>)
   81eee:	f3c1 1102 	ubfx	r1, r1, #4, #3
   81ef2:	681a      	ldr	r2, [r3, #0]
   81ef4:	40ca      	lsrs	r2, r1
   81ef6:	601a      	str	r2, [r3, #0]
   81ef8:	4770      	bx	lr
   81efa:	bf00      	nop
   81efc:	400e0600 	.word	0x400e0600
   81f00:	400e1a10 	.word	0x400e1a10
   81f04:	20070140 	.word	0x20070140
   81f08:	00b71b00 	.word	0x00b71b00
   81f0c:	003d0900 	.word	0x003d0900
   81f10:	007a1200 	.word	0x007a1200
   81f14:	0e4e1c00 	.word	0x0e4e1c00
   81f18:	aaaaaaab 	.word	0xaaaaaaab

00081f1c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81f1c:	4b09      	ldr	r3, [pc, #36]	; (81f44 <_sbrk+0x28>)
   81f1e:	681b      	ldr	r3, [r3, #0]
   81f20:	b913      	cbnz	r3, 81f28 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   81f22:	4a09      	ldr	r2, [pc, #36]	; (81f48 <_sbrk+0x2c>)
   81f24:	4b07      	ldr	r3, [pc, #28]	; (81f44 <_sbrk+0x28>)
   81f26:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81f28:	4b06      	ldr	r3, [pc, #24]	; (81f44 <_sbrk+0x28>)
   81f2a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81f2c:	181a      	adds	r2, r3, r0
   81f2e:	4907      	ldr	r1, [pc, #28]	; (81f4c <_sbrk+0x30>)
   81f30:	4291      	cmp	r1, r2
   81f32:	db04      	blt.n	81f3e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   81f34:	4610      	mov	r0, r2
   81f36:	4a03      	ldr	r2, [pc, #12]	; (81f44 <_sbrk+0x28>)
   81f38:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81f3a:	4618      	mov	r0, r3
   81f3c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   81f3e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   81f42:	4770      	bx	lr
   81f44:	200702f8 	.word	0x200702f8
   81f48:	2007a640 	.word	0x2007a640
   81f4c:	20087ffc 	.word	0x20087ffc

00081f50 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81f50:	f04f 30ff 	mov.w	r0, #4294967295
   81f54:	4770      	bx	lr
   81f56:	bf00      	nop

00081f58 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81f58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81f5c:	604b      	str	r3, [r1, #4]

	return 0;
}
   81f5e:	2000      	movs	r0, #0
   81f60:	4770      	bx	lr
   81f62:	bf00      	nop

00081f64 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81f64:	2001      	movs	r0, #1
   81f66:	4770      	bx	lr

00081f68 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81f68:	2000      	movs	r0, #0
   81f6a:	4770      	bx	lr

00081f6c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   81f6c:	f100 0308 	add.w	r3, r0, #8
   81f70:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   81f72:	f04f 32ff 	mov.w	r2, #4294967295
   81f76:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   81f78:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   81f7a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81f7c:	2300      	movs	r3, #0
   81f7e:	6003      	str	r3, [r0, #0]
   81f80:	4770      	bx	lr
   81f82:	bf00      	nop

00081f84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81f84:	2300      	movs	r3, #0
   81f86:	6103      	str	r3, [r0, #16]
   81f88:	4770      	bx	lr
   81f8a:	bf00      	nop

00081f8c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   81f8c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   81f8e:	685a      	ldr	r2, [r3, #4]
   81f90:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81f92:	6842      	ldr	r2, [r0, #4]
   81f94:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81f96:	685a      	ldr	r2, [r3, #4]
   81f98:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   81f9a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81f9c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81f9e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81fa0:	6803      	ldr	r3, [r0, #0]
   81fa2:	3301      	adds	r3, #1
   81fa4:	6003      	str	r3, [r0, #0]
   81fa6:	4770      	bx	lr

00081fa8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   81fa8:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   81faa:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81fac:	f1b4 3fff 	cmp.w	r4, #4294967295
   81fb0:	d101      	bne.n	81fb6 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81fb2:	6903      	ldr	r3, [r0, #16]
   81fb4:	e00a      	b.n	81fcc <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   81fb6:	f100 0308 	add.w	r3, r0, #8
   81fba:	68c2      	ldr	r2, [r0, #12]
   81fbc:	6812      	ldr	r2, [r2, #0]
   81fbe:	4294      	cmp	r4, r2
   81fc0:	d304      	bcc.n	81fcc <vListInsert+0x24>
   81fc2:	685b      	ldr	r3, [r3, #4]
   81fc4:	685a      	ldr	r2, [r3, #4]
   81fc6:	6812      	ldr	r2, [r2, #0]
   81fc8:	4294      	cmp	r4, r2
   81fca:	d2fa      	bcs.n	81fc2 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   81fcc:	685a      	ldr	r2, [r3, #4]
   81fce:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81fd0:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81fd2:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81fd4:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81fd6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81fd8:	6803      	ldr	r3, [r0, #0]
   81fda:	3301      	adds	r3, #1
   81fdc:	6003      	str	r3, [r0, #0]
}
   81fde:	f85d 4b04 	ldr.w	r4, [sp], #4
   81fe2:	4770      	bx	lr

00081fe4 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81fe4:	6843      	ldr	r3, [r0, #4]
   81fe6:	6882      	ldr	r2, [r0, #8]
   81fe8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81fea:	6883      	ldr	r3, [r0, #8]
   81fec:	6842      	ldr	r2, [r0, #4]
   81fee:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   81ff0:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81ff2:	685a      	ldr	r2, [r3, #4]
   81ff4:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81ff6:	bf04      	itt	eq
   81ff8:	6882      	ldreq	r2, [r0, #8]
   81ffa:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81ffc:	2200      	movs	r2, #0
   81ffe:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   82000:	681a      	ldr	r2, [r3, #0]
   82002:	3a01      	subs	r2, #1
   82004:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   82006:	6818      	ldr	r0, [r3, #0]
}
   82008:	4770      	bx	lr
   8200a:	bf00      	nop

0008200c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   8200c:	4803      	ldr	r0, [pc, #12]	; (8201c <prvPortStartFirstTask+0x10>)
   8200e:	6800      	ldr	r0, [r0, #0]
   82010:	6800      	ldr	r0, [r0, #0]
   82012:	f380 8808 	msr	MSP, r0
   82016:	b662      	cpsie	i
   82018:	df00      	svc	0
   8201a:	bf00      	nop
   8201c:	e000ed08 	.word	0xe000ed08

00082020 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   82020:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   82024:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   82028:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   8202c:	2300      	movs	r3, #0
   8202e:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   82032:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   82036:	3840      	subs	r0, #64	; 0x40
   82038:	4770      	bx	lr
   8203a:	bf00      	nop

0008203c <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   8203c:	4b06      	ldr	r3, [pc, #24]	; (82058 <pxCurrentTCBConst2>)
   8203e:	6819      	ldr	r1, [r3, #0]
   82040:	6808      	ldr	r0, [r1, #0]
   82042:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82046:	f380 8809 	msr	PSP, r0
   8204a:	f04f 0000 	mov.w	r0, #0
   8204e:	f380 8811 	msr	BASEPRI, r0
   82052:	f04e 0e0d 	orr.w	lr, lr, #13
   82056:	4770      	bx	lr

00082058 <pxCurrentTCBConst2>:
   82058:	2007848c 	.word	0x2007848c

0008205c <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8205c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   82060:	4b01      	ldr	r3, [pc, #4]	; (82068 <vPortYieldFromISR+0xc>)
   82062:	601a      	str	r2, [r3, #0]
   82064:	4770      	bx	lr
   82066:	bf00      	nop
   82068:	e000ed04 	.word	0xe000ed04

0008206c <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   8206c:	f3ef 8011 	mrs	r0, BASEPRI
   82070:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   82074:	f381 8811 	msr	BASEPRI, r1
   82078:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   8207a:	2000      	movs	r0, #0

0008207c <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   8207c:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   8207e:	4b03      	ldr	r3, [pc, #12]	; (8208c <vPortEnterCritical+0x10>)
   82080:	4798      	blx	r3
	uxCriticalNesting++;
   82082:	4b03      	ldr	r3, [pc, #12]	; (82090 <vPortEnterCritical+0x14>)
   82084:	681a      	ldr	r2, [r3, #0]
   82086:	3201      	adds	r2, #1
   82088:	601a      	str	r2, [r3, #0]
   8208a:	bd08      	pop	{r3, pc}
   8208c:	0008206d 	.word	0x0008206d
   82090:	20070144 	.word	0x20070144

00082094 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   82094:	f380 8811 	msr	BASEPRI, r0
   82098:	4770      	bx	lr
   8209a:	bf00      	nop

0008209c <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   8209c:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   8209e:	4a04      	ldr	r2, [pc, #16]	; (820b0 <vPortExitCritical+0x14>)
   820a0:	6813      	ldr	r3, [r2, #0]
   820a2:	3b01      	subs	r3, #1
   820a4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   820a6:	b913      	cbnz	r3, 820ae <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   820a8:	2000      	movs	r0, #0
   820aa:	4b02      	ldr	r3, [pc, #8]	; (820b4 <vPortExitCritical+0x18>)
   820ac:	4798      	blx	r3
   820ae:	bd08      	pop	{r3, pc}
   820b0:	20070144 	.word	0x20070144
   820b4:	00082095 	.word	0x00082095

000820b8 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   820b8:	f3ef 8009 	mrs	r0, PSP
   820bc:	4b0c      	ldr	r3, [pc, #48]	; (820f0 <pxCurrentTCBConst>)
   820be:	681a      	ldr	r2, [r3, #0]
   820c0:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   820c4:	6010      	str	r0, [r2, #0]
   820c6:	e92d 4008 	stmdb	sp!, {r3, lr}
   820ca:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   820ce:	f380 8811 	msr	BASEPRI, r0
   820d2:	f000 feaf 	bl	82e34 <vTaskSwitchContext>
   820d6:	f04f 0000 	mov.w	r0, #0
   820da:	f380 8811 	msr	BASEPRI, r0
   820de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   820e2:	6819      	ldr	r1, [r3, #0]
   820e4:	6808      	ldr	r0, [r1, #0]
   820e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   820ea:	f380 8809 	msr	PSP, r0
   820ee:	4770      	bx	lr

000820f0 <pxCurrentTCBConst>:
   820f0:	2007848c 	.word	0x2007848c

000820f4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   820f4:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   820f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   820fa:	4b05      	ldr	r3, [pc, #20]	; (82110 <SysTick_Handler+0x1c>)
   820fc:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   820fe:	4b05      	ldr	r3, [pc, #20]	; (82114 <SysTick_Handler+0x20>)
   82100:	4798      	blx	r3
	{
		vTaskIncrementTick();
   82102:	4b05      	ldr	r3, [pc, #20]	; (82118 <SysTick_Handler+0x24>)
   82104:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   82106:	2000      	movs	r0, #0
   82108:	4b04      	ldr	r3, [pc, #16]	; (8211c <SysTick_Handler+0x28>)
   8210a:	4798      	blx	r3
   8210c:	bd08      	pop	{r3, pc}
   8210e:	bf00      	nop
   82110:	e000ed04 	.word	0xe000ed04
   82114:	0008206d 	.word	0x0008206d
   82118:	00082af9 	.word	0x00082af9
   8211c:	00082095 	.word	0x00082095

00082120 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   82120:	4a03      	ldr	r2, [pc, #12]	; (82130 <vPortSetupTimerInterrupt+0x10>)
   82122:	4b04      	ldr	r3, [pc, #16]	; (82134 <vPortSetupTimerInterrupt+0x14>)
   82124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   82126:	2207      	movs	r2, #7
   82128:	3b04      	subs	r3, #4
   8212a:	601a      	str	r2, [r3, #0]
   8212c:	4770      	bx	lr
   8212e:	bf00      	nop
   82130:	0001481f 	.word	0x0001481f
   82134:	e000e014 	.word	0xe000e014

00082138 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   82138:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   8213a:	4b09      	ldr	r3, [pc, #36]	; (82160 <xPortStartScheduler+0x28>)
   8213c:	681a      	ldr	r2, [r3, #0]
   8213e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   82142:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   82144:	681a      	ldr	r2, [r3, #0]
   82146:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   8214a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   8214c:	4b05      	ldr	r3, [pc, #20]	; (82164 <xPortStartScheduler+0x2c>)
   8214e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   82150:	2400      	movs	r4, #0
   82152:	4b05      	ldr	r3, [pc, #20]	; (82168 <xPortStartScheduler+0x30>)
   82154:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   82156:	4b05      	ldr	r3, [pc, #20]	; (8216c <xPortStartScheduler+0x34>)
   82158:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   8215a:	4620      	mov	r0, r4
   8215c:	bd10      	pop	{r4, pc}
   8215e:	bf00      	nop
   82160:	e000ed20 	.word	0xe000ed20
   82164:	00082121 	.word	0x00082121
   82168:	20070144 	.word	0x20070144
   8216c:	0008200d 	.word	0x0008200d

00082170 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   82170:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   82172:	4a13      	ldr	r2, [pc, #76]	; (821c0 <prvInsertBlockIntoFreeList+0x50>)
   82174:	6813      	ldr	r3, [r2, #0]
   82176:	4283      	cmp	r3, r0
   82178:	d201      	bcs.n	8217e <prvInsertBlockIntoFreeList+0xe>
   8217a:	461a      	mov	r2, r3
   8217c:	e7fa      	b.n	82174 <prvInsertBlockIntoFreeList+0x4>
   8217e:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   82180:	6854      	ldr	r4, [r2, #4]
   82182:	1915      	adds	r5, r2, r4
   82184:	4285      	cmp	r5, r0
   82186:	d103      	bne.n	82190 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   82188:	6868      	ldr	r0, [r5, #4]
   8218a:	4404      	add	r4, r0
   8218c:	6054      	str	r4, [r2, #4]
   8218e:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   82190:	6842      	ldr	r2, [r0, #4]
   82192:	1884      	adds	r4, r0, r2
   82194:	42a3      	cmp	r3, r4
   82196:	d10c      	bne.n	821b2 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   82198:	4c0a      	ldr	r4, [pc, #40]	; (821c4 <prvInsertBlockIntoFreeList+0x54>)
   8219a:	6824      	ldr	r4, [r4, #0]
   8219c:	429c      	cmp	r4, r3
   8219e:	d006      	beq.n	821ae <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   821a0:	685b      	ldr	r3, [r3, #4]
   821a2:	441a      	add	r2, r3
   821a4:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   821a6:	680b      	ldr	r3, [r1, #0]
   821a8:	681b      	ldr	r3, [r3, #0]
   821aa:	6003      	str	r3, [r0, #0]
   821ac:	e002      	b.n	821b4 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   821ae:	6003      	str	r3, [r0, #0]
   821b0:	e000      	b.n	821b4 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   821b2:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   821b4:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   821b6:	bf18      	it	ne
   821b8:	6008      	strne	r0, [r1, #0]
	}
}
   821ba:	bc30      	pop	{r4, r5}
   821bc:	4770      	bx	lr
   821be:	bf00      	nop
   821c0:	20078304 	.word	0x20078304
   821c4:	20078300 	.word	0x20078300

000821c8 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   821c8:	b538      	push	{r3, r4, r5, lr}
   821ca:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   821cc:	4b28      	ldr	r3, [pc, #160]	; (82270 <pvPortMalloc+0xa8>)
   821ce:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   821d0:	4b28      	ldr	r3, [pc, #160]	; (82274 <pvPortMalloc+0xac>)
   821d2:	681b      	ldr	r3, [r3, #0]
   821d4:	b99b      	cbnz	r3, 821fe <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   821d6:	4a28      	ldr	r2, [pc, #160]	; (82278 <pvPortMalloc+0xb0>)
   821d8:	4b28      	ldr	r3, [pc, #160]	; (8227c <pvPortMalloc+0xb4>)
   821da:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   821dc:	2100      	movs	r1, #0
   821de:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   821e0:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   821e4:	1898      	adds	r0, r3, r2
   821e6:	4d23      	ldr	r5, [pc, #140]	; (82274 <pvPortMalloc+0xac>)
   821e8:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   821ea:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   821ee:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   821f0:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   821f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   821f4:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   821f6:	4b22      	ldr	r3, [pc, #136]	; (82280 <pvPortMalloc+0xb8>)
   821f8:	681a      	ldr	r2, [r3, #0]
   821fa:	3a10      	subs	r2, #16
   821fc:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   821fe:	2c00      	cmp	r4, #0
   82200:	d02d      	beq.n	8225e <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   82202:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   82206:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   8220a:	bf1c      	itt	ne
   8220c:	f022 0207 	bicne.w	r2, r2, #7
   82210:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   82212:	1e51      	subs	r1, r2, #1
   82214:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   82218:	4299      	cmp	r1, r3
   8221a:	d822      	bhi.n	82262 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   8221c:	4916      	ldr	r1, [pc, #88]	; (82278 <pvPortMalloc+0xb0>)
   8221e:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   82220:	6863      	ldr	r3, [r4, #4]
   82222:	429a      	cmp	r2, r3
   82224:	d904      	bls.n	82230 <pvPortMalloc+0x68>
   82226:	6823      	ldr	r3, [r4, #0]
   82228:	b113      	cbz	r3, 82230 <pvPortMalloc+0x68>
   8222a:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   8222c:	461c      	mov	r4, r3
   8222e:	e7f7      	b.n	82220 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   82230:	4b10      	ldr	r3, [pc, #64]	; (82274 <pvPortMalloc+0xac>)
   82232:	681b      	ldr	r3, [r3, #0]
   82234:	429c      	cmp	r4, r3
   82236:	d016      	beq.n	82266 <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   82238:	680d      	ldr	r5, [r1, #0]
   8223a:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   8223c:	6823      	ldr	r3, [r4, #0]
   8223e:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   82240:	6863      	ldr	r3, [r4, #4]
   82242:	1a9b      	subs	r3, r3, r2
   82244:	2b20      	cmp	r3, #32
   82246:	d904      	bls.n	82252 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   82248:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   8224a:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   8224c:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   8224e:	4b0d      	ldr	r3, [pc, #52]	; (82284 <pvPortMalloc+0xbc>)
   82250:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   82252:	4b0b      	ldr	r3, [pc, #44]	; (82280 <pvPortMalloc+0xb8>)
   82254:	681a      	ldr	r2, [r3, #0]
   82256:	6861      	ldr	r1, [r4, #4]
   82258:	1a52      	subs	r2, r2, r1
   8225a:	601a      	str	r2, [r3, #0]
   8225c:	e004      	b.n	82268 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   8225e:	2500      	movs	r5, #0
   82260:	e002      	b.n	82268 <pvPortMalloc+0xa0>
   82262:	2500      	movs	r5, #0
   82264:	e000      	b.n	82268 <pvPortMalloc+0xa0>
   82266:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   82268:	4b07      	ldr	r3, [pc, #28]	; (82288 <pvPortMalloc+0xc0>)
   8226a:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   8226c:	4628      	mov	r0, r5
   8226e:	bd38      	pop	{r3, r4, r5, pc}
   82270:	00082ac9 	.word	0x00082ac9
   82274:	20078300 	.word	0x20078300
   82278:	20078304 	.word	0x20078304
   8227c:	20070300 	.word	0x20070300
   82280:	20070148 	.word	0x20070148
   82284:	00082171 	.word	0x00082171
   82288:	00082c19 	.word	0x00082c19

0008228c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   8228c:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   8228e:	4604      	mov	r4, r0
   82290:	b168      	cbz	r0, 822ae <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   82292:	4b07      	ldr	r3, [pc, #28]	; (822b0 <vPortFree+0x24>)
   82294:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   82296:	4b07      	ldr	r3, [pc, #28]	; (822b4 <vPortFree+0x28>)
   82298:	6819      	ldr	r1, [r3, #0]
   8229a:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   8229e:	440a      	add	r2, r1
   822a0:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   822a2:	f1a4 0010 	sub.w	r0, r4, #16
   822a6:	4b04      	ldr	r3, [pc, #16]	; (822b8 <vPortFree+0x2c>)
   822a8:	4798      	blx	r3
		}
		xTaskResumeAll();
   822aa:	4b04      	ldr	r3, [pc, #16]	; (822bc <vPortFree+0x30>)
   822ac:	4798      	blx	r3
   822ae:	bd10      	pop	{r4, pc}
   822b0:	00082ac9 	.word	0x00082ac9
   822b4:	20070148 	.word	0x20070148
   822b8:	00082171 	.word	0x00082171
   822bc:	00082c19 	.word	0x00082c19

000822c0 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   822c0:	b510      	push	{r4, lr}
   822c2:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   822c4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   822c6:	b93b      	cbnz	r3, 822d8 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   822c8:	6803      	ldr	r3, [r0, #0]
   822ca:	bb1b      	cbnz	r3, 82314 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   822cc:	6840      	ldr	r0, [r0, #4]
   822ce:	4b13      	ldr	r3, [pc, #76]	; (8231c <prvCopyDataToQueue+0x5c>)
   822d0:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   822d2:	2300      	movs	r3, #0
   822d4:	6063      	str	r3, [r4, #4]
   822d6:	e01d      	b.n	82314 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   822d8:	b96a      	cbnz	r2, 822f6 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   822da:	6880      	ldr	r0, [r0, #8]
   822dc:	461a      	mov	r2, r3
   822de:	4b10      	ldr	r3, [pc, #64]	; (82320 <prvCopyDataToQueue+0x60>)
   822e0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   822e2:	68a2      	ldr	r2, [r4, #8]
   822e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
   822e6:	4413      	add	r3, r2
   822e8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   822ea:	6862      	ldr	r2, [r4, #4]
   822ec:	4293      	cmp	r3, r2
   822ee:	d311      	bcc.n	82314 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   822f0:	6823      	ldr	r3, [r4, #0]
   822f2:	60a3      	str	r3, [r4, #8]
   822f4:	e00e      	b.n	82314 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   822f6:	68c0      	ldr	r0, [r0, #12]
   822f8:	461a      	mov	r2, r3
   822fa:	4b09      	ldr	r3, [pc, #36]	; (82320 <prvCopyDataToQueue+0x60>)
   822fc:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   822fe:	6c22      	ldr	r2, [r4, #64]	; 0x40
   82300:	4252      	negs	r2, r2
   82302:	68e3      	ldr	r3, [r4, #12]
   82304:	4413      	add	r3, r2
   82306:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   82308:	6821      	ldr	r1, [r4, #0]
   8230a:	428b      	cmp	r3, r1
   8230c:	d202      	bcs.n	82314 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   8230e:	6863      	ldr	r3, [r4, #4]
   82310:	441a      	add	r2, r3
   82312:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   82314:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   82316:	3301      	adds	r3, #1
   82318:	63a3      	str	r3, [r4, #56]	; 0x38
   8231a:	bd10      	pop	{r4, pc}
   8231c:	0008314d 	.word	0x0008314d
   82320:	00083929 	.word	0x00083929

00082324 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   82324:	b538      	push	{r3, r4, r5, lr}
   82326:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   82328:	6805      	ldr	r5, [r0, #0]
   8232a:	b15d      	cbz	r5, 82344 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   8232c:	6c02      	ldr	r2, [r0, #64]	; 0x40
   8232e:	68c4      	ldr	r4, [r0, #12]
   82330:	4414      	add	r4, r2
   82332:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   82334:	6840      	ldr	r0, [r0, #4]
   82336:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   82338:	bf28      	it	cs
   8233a:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   8233c:	4608      	mov	r0, r1
   8233e:	68d9      	ldr	r1, [r3, #12]
   82340:	4b01      	ldr	r3, [pc, #4]	; (82348 <prvCopyDataFromQueue+0x24>)
   82342:	4798      	blx	r3
   82344:	bd38      	pop	{r3, r4, r5, pc}
   82346:	bf00      	nop
   82348:	00083929 	.word	0x00083929

0008234c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   8234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8234e:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   82350:	4b1d      	ldr	r3, [pc, #116]	; (823c8 <prvUnlockQueue+0x7c>)
   82352:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   82354:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82356:	2b00      	cmp	r3, #0
   82358:	dd12      	ble.n	82380 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8235a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8235c:	b183      	cbz	r3, 82380 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8235e:	f104 0624 	add.w	r6, r4, #36	; 0x24
   82362:	4d1a      	ldr	r5, [pc, #104]	; (823cc <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   82364:	4f1a      	ldr	r7, [pc, #104]	; (823d0 <prvUnlockQueue+0x84>)
   82366:	e001      	b.n	8236c <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82368:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8236a:	b14b      	cbz	r3, 82380 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8236c:	4630      	mov	r0, r6
   8236e:	47a8      	blx	r5
   82370:	b100      	cbz	r0, 82374 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   82372:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   82374:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82376:	3b01      	subs	r3, #1
   82378:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   8237a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8237c:	2b00      	cmp	r3, #0
   8237e:	dcf3      	bgt.n	82368 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   82380:	f04f 33ff 	mov.w	r3, #4294967295
   82384:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   82386:	4b13      	ldr	r3, [pc, #76]	; (823d4 <prvUnlockQueue+0x88>)
   82388:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   8238a:	4b0f      	ldr	r3, [pc, #60]	; (823c8 <prvUnlockQueue+0x7c>)
   8238c:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   8238e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82390:	2b00      	cmp	r3, #0
   82392:	dd12      	ble.n	823ba <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   82394:	6923      	ldr	r3, [r4, #16]
   82396:	b183      	cbz	r3, 823ba <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   82398:	f104 0610 	add.w	r6, r4, #16
   8239c:	4d0b      	ldr	r5, [pc, #44]	; (823cc <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   8239e:	4f0c      	ldr	r7, [pc, #48]	; (823d0 <prvUnlockQueue+0x84>)
   823a0:	e001      	b.n	823a6 <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   823a2:	6923      	ldr	r3, [r4, #16]
   823a4:	b14b      	cbz	r3, 823ba <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   823a6:	4630      	mov	r0, r6
   823a8:	47a8      	blx	r5
   823aa:	b100      	cbz	r0, 823ae <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   823ac:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   823ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
   823b0:	3b01      	subs	r3, #1
   823b2:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   823b4:	6c63      	ldr	r3, [r4, #68]	; 0x44
   823b6:	2b00      	cmp	r3, #0
   823b8:	dcf3      	bgt.n	823a2 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   823ba:	f04f 33ff 	mov.w	r3, #4294967295
   823be:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   823c0:	4b04      	ldr	r3, [pc, #16]	; (823d4 <prvUnlockQueue+0x88>)
   823c2:	4798      	blx	r3
   823c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   823c6:	bf00      	nop
   823c8:	0008207d 	.word	0x0008207d
   823cc:	00082f69 	.word	0x00082f69
   823d0:	00083099 	.word	0x00083099
   823d4:	0008209d 	.word	0x0008209d

000823d8 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   823d8:	b538      	push	{r3, r4, r5, lr}
   823da:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   823dc:	4604      	mov	r4, r0
   823de:	b918      	cbnz	r0, 823e8 <xQueueGenericReset+0x10>
   823e0:	4b16      	ldr	r3, [pc, #88]	; (8243c <xQueueGenericReset+0x64>)
   823e2:	4798      	blx	r3
   823e4:	bf00      	nop
   823e6:	e7fd      	b.n	823e4 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   823e8:	4b15      	ldr	r3, [pc, #84]	; (82440 <xQueueGenericReset+0x68>)
   823ea:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   823ec:	6823      	ldr	r3, [r4, #0]
   823ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
   823f0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   823f2:	fb00 f002 	mul.w	r0, r0, r2
   823f6:	1819      	adds	r1, r3, r0
   823f8:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   823fa:	2100      	movs	r1, #0
   823fc:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   823fe:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   82400:	1a82      	subs	r2, r0, r2
   82402:	4413      	add	r3, r2
   82404:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   82406:	f04f 33ff 	mov.w	r3, #4294967295
   8240a:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   8240c:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   8240e:	b955      	cbnz	r5, 82426 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   82410:	6923      	ldr	r3, [r4, #16]
   82412:	b17b      	cbz	r3, 82434 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   82414:	f104 0010 	add.w	r0, r4, #16
   82418:	4b0a      	ldr	r3, [pc, #40]	; (82444 <xQueueGenericReset+0x6c>)
   8241a:	4798      	blx	r3
   8241c:	2801      	cmp	r0, #1
   8241e:	d109      	bne.n	82434 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   82420:	4b09      	ldr	r3, [pc, #36]	; (82448 <xQueueGenericReset+0x70>)
   82422:	4798      	blx	r3
   82424:	e006      	b.n	82434 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   82426:	f104 0010 	add.w	r0, r4, #16
   8242a:	4d08      	ldr	r5, [pc, #32]	; (8244c <xQueueGenericReset+0x74>)
   8242c:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   8242e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82432:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   82434:	4b06      	ldr	r3, [pc, #24]	; (82450 <xQueueGenericReset+0x78>)
   82436:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   82438:	2001      	movs	r0, #1
   8243a:	bd38      	pop	{r3, r4, r5, pc}
   8243c:	0008206d 	.word	0x0008206d
   82440:	0008207d 	.word	0x0008207d
   82444:	00082f69 	.word	0x00082f69
   82448:	0008205d 	.word	0x0008205d
   8244c:	00081f6d 	.word	0x00081f6d
   82450:	0008209d 	.word	0x0008209d

00082454 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   82454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82456:	460d      	mov	r5, r1
   82458:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   8245a:	4606      	mov	r6, r0
   8245c:	b188      	cbz	r0, 82482 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   8245e:	2050      	movs	r0, #80	; 0x50
   82460:	4b0e      	ldr	r3, [pc, #56]	; (8249c <xQueueGenericCreate+0x48>)
   82462:	4798      	blx	r3
		if( pxNewQueue != NULL )
   82464:	4604      	mov	r4, r0
   82466:	b160      	cbz	r0, 82482 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   82468:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   8246c:	3001      	adds	r0, #1
   8246e:	4b0b      	ldr	r3, [pc, #44]	; (8249c <xQueueGenericCreate+0x48>)
   82470:	4798      	blx	r3
   82472:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   82474:	b940      	cbnz	r0, 82488 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   82476:	4620      	mov	r0, r4
   82478:	4b09      	ldr	r3, [pc, #36]	; (824a0 <xQueueGenericCreate+0x4c>)
   8247a:	4798      	blx	r3
   8247c:	e001      	b.n	82482 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   8247e:	bf00      	nop
   82480:	e7fd      	b.n	8247e <xQueueGenericCreate+0x2a>
   82482:	4b08      	ldr	r3, [pc, #32]	; (824a4 <xQueueGenericCreate+0x50>)
   82484:	4798      	blx	r3
   82486:	e7fa      	b.n	8247e <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   82488:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   8248a:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   8248c:	4620      	mov	r0, r4
   8248e:	2101      	movs	r1, #1
   82490:	4b05      	ldr	r3, [pc, #20]	; (824a8 <xQueueGenericCreate+0x54>)
   82492:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   82494:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   82498:	4620      	mov	r0, r4
   8249a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8249c:	000821c9 	.word	0x000821c9
   824a0:	0008228d 	.word	0x0008228d
   824a4:	0008206d 	.word	0x0008206d
   824a8:	000823d9 	.word	0x000823d9

000824ac <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   824ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   824b0:	b085      	sub	sp, #20
   824b2:	468a      	mov	sl, r1
   824b4:	9201      	str	r2, [sp, #4]
   824b6:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   824b8:	4604      	mov	r4, r0
   824ba:	b918      	cbnz	r0, 824c4 <xQueueGenericSend+0x18>
   824bc:	4b36      	ldr	r3, [pc, #216]	; (82598 <xQueueGenericSend+0xec>)
   824be:	4798      	blx	r3
   824c0:	bf00      	nop
   824c2:	e7fd      	b.n	824c0 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   824c4:	b909      	cbnz	r1, 824ca <xQueueGenericSend+0x1e>
   824c6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   824c8:	b91b      	cbnz	r3, 824d2 <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   824ca:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   824cc:	4e33      	ldr	r6, [pc, #204]	; (8259c <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   824ce:	4d34      	ldr	r5, [pc, #208]	; (825a0 <xQueueGenericSend+0xf4>)
   824d0:	e003      	b.n	824da <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   824d2:	4b31      	ldr	r3, [pc, #196]	; (82598 <xQueueGenericSend+0xec>)
   824d4:	4798      	blx	r3
   824d6:	bf00      	nop
   824d8:	e7fd      	b.n	824d6 <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   824da:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   824dc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   824de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   824e0:	429a      	cmp	r2, r3
   824e2:	d212      	bcs.n	8250a <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   824e4:	4620      	mov	r0, r4
   824e6:	4651      	mov	r1, sl
   824e8:	465a      	mov	r2, fp
   824ea:	4b2e      	ldr	r3, [pc, #184]	; (825a4 <xQueueGenericSend+0xf8>)
   824ec:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   824ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
   824f0:	b13b      	cbz	r3, 82502 <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   824f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   824f6:	4b2c      	ldr	r3, [pc, #176]	; (825a8 <xQueueGenericSend+0xfc>)
   824f8:	4798      	blx	r3
   824fa:	2801      	cmp	r0, #1
   824fc:	d101      	bne.n	82502 <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   824fe:	4b2b      	ldr	r3, [pc, #172]	; (825ac <xQueueGenericSend+0x100>)
   82500:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   82502:	4b27      	ldr	r3, [pc, #156]	; (825a0 <xQueueGenericSend+0xf4>)
   82504:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   82506:	2001      	movs	r0, #1
   82508:	e043      	b.n	82592 <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8250a:	9b01      	ldr	r3, [sp, #4]
   8250c:	b91b      	cbnz	r3, 82516 <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8250e:	4b24      	ldr	r3, [pc, #144]	; (825a0 <xQueueGenericSend+0xf4>)
   82510:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   82512:	2000      	movs	r0, #0
   82514:	e03d      	b.n	82592 <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   82516:	b91f      	cbnz	r7, 82520 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82518:	a802      	add	r0, sp, #8
   8251a:	4b25      	ldr	r3, [pc, #148]	; (825b0 <xQueueGenericSend+0x104>)
   8251c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   8251e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   82520:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   82522:	4b24      	ldr	r3, [pc, #144]	; (825b4 <xQueueGenericSend+0x108>)
   82524:	4798      	blx	r3
		prvLockQueue( pxQueue );
   82526:	47b0      	blx	r6
   82528:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8252a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8252e:	bf04      	itt	eq
   82530:	2300      	moveq	r3, #0
   82532:	6463      	streq	r3, [r4, #68]	; 0x44
   82534:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82536:	f1b3 3fff 	cmp.w	r3, #4294967295
   8253a:	bf04      	itt	eq
   8253c:	2300      	moveq	r3, #0
   8253e:	64a3      	streq	r3, [r4, #72]	; 0x48
   82540:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   82542:	a802      	add	r0, sp, #8
   82544:	a901      	add	r1, sp, #4
   82546:	4b1c      	ldr	r3, [pc, #112]	; (825b8 <xQueueGenericSend+0x10c>)
   82548:	4798      	blx	r3
   8254a:	b9e0      	cbnz	r0, 82586 <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   8254c:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   8254e:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   82552:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   82556:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   82558:	45c1      	cmp	r9, r8
   8255a:	d10e      	bne.n	8257a <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   8255c:	f104 0010 	add.w	r0, r4, #16
   82560:	9901      	ldr	r1, [sp, #4]
   82562:	4b16      	ldr	r3, [pc, #88]	; (825bc <xQueueGenericSend+0x110>)
   82564:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   82566:	4620      	mov	r0, r4
   82568:	4b15      	ldr	r3, [pc, #84]	; (825c0 <xQueueGenericSend+0x114>)
   8256a:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   8256c:	4b15      	ldr	r3, [pc, #84]	; (825c4 <xQueueGenericSend+0x118>)
   8256e:	4798      	blx	r3
   82570:	2800      	cmp	r0, #0
   82572:	d1b2      	bne.n	824da <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   82574:	4b0d      	ldr	r3, [pc, #52]	; (825ac <xQueueGenericSend+0x100>)
   82576:	4798      	blx	r3
   82578:	e7af      	b.n	824da <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8257a:	4620      	mov	r0, r4
   8257c:	4b10      	ldr	r3, [pc, #64]	; (825c0 <xQueueGenericSend+0x114>)
   8257e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82580:	4b10      	ldr	r3, [pc, #64]	; (825c4 <xQueueGenericSend+0x118>)
   82582:	4798      	blx	r3
   82584:	e7a9      	b.n	824da <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   82586:	4620      	mov	r0, r4
   82588:	4b0d      	ldr	r3, [pc, #52]	; (825c0 <xQueueGenericSend+0x114>)
   8258a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   8258c:	4b0d      	ldr	r3, [pc, #52]	; (825c4 <xQueueGenericSend+0x118>)
   8258e:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   82590:	2000      	movs	r0, #0
		}
	}
}
   82592:	b005      	add	sp, #20
   82594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82598:	0008206d 	.word	0x0008206d
   8259c:	0008207d 	.word	0x0008207d
   825a0:	0008209d 	.word	0x0008209d
   825a4:	000822c1 	.word	0x000822c1
   825a8:	00082f69 	.word	0x00082f69
   825ac:	0008205d 	.word	0x0008205d
   825b0:	00082fed 	.word	0x00082fed
   825b4:	00082ac9 	.word	0x00082ac9
   825b8:	00083015 	.word	0x00083015
   825bc:	00082ec5 	.word	0x00082ec5
   825c0:	0008234d 	.word	0x0008234d
   825c4:	00082c19 	.word	0x00082c19

000825c8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   825c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   825cc:	460e      	mov	r6, r1
   825ce:	4615      	mov	r5, r2
   825d0:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   825d2:	4604      	mov	r4, r0
   825d4:	b918      	cbnz	r0, 825de <xQueueGenericSendFromISR+0x16>
   825d6:	4b1c      	ldr	r3, [pc, #112]	; (82648 <xQueueGenericSendFromISR+0x80>)
   825d8:	4798      	blx	r3
   825da:	bf00      	nop
   825dc:	e7fd      	b.n	825da <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   825de:	b929      	cbnz	r1, 825ec <xQueueGenericSendFromISR+0x24>
   825e0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   825e2:	b11b      	cbz	r3, 825ec <xQueueGenericSendFromISR+0x24>
   825e4:	4b18      	ldr	r3, [pc, #96]	; (82648 <xQueueGenericSendFromISR+0x80>)
   825e6:	4798      	blx	r3
   825e8:	bf00      	nop
   825ea:	e7fd      	b.n	825e8 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   825ec:	4b16      	ldr	r3, [pc, #88]	; (82648 <xQueueGenericSendFromISR+0x80>)
   825ee:	4798      	blx	r3
   825f0:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   825f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   825f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   825f6:	429a      	cmp	r2, r3
   825f8:	d218      	bcs.n	8262c <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   825fa:	4620      	mov	r0, r4
   825fc:	4631      	mov	r1, r6
   825fe:	4642      	mov	r2, r8
   82600:	4b12      	ldr	r3, [pc, #72]	; (8264c <xQueueGenericSendFromISR+0x84>)
   82602:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   82604:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82606:	f1b3 3fff 	cmp.w	r3, #4294967295
   8260a:	d10a      	bne.n	82622 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8260c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8260e:	b17b      	cbz	r3, 82630 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82610:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82614:	4b0e      	ldr	r3, [pc, #56]	; (82650 <xQueueGenericSendFromISR+0x88>)
   82616:	4798      	blx	r3
   82618:	b160      	cbz	r0, 82634 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   8261a:	b16d      	cbz	r5, 82638 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   8261c:	2401      	movs	r4, #1
   8261e:	602c      	str	r4, [r5, #0]
   82620:	e00b      	b.n	8263a <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   82622:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82624:	3301      	adds	r3, #1
   82626:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   82628:	2401      	movs	r4, #1
   8262a:	e006      	b.n	8263a <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   8262c:	2400      	movs	r4, #0
   8262e:	e004      	b.n	8263a <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   82630:	2401      	movs	r4, #1
   82632:	e002      	b.n	8263a <xQueueGenericSendFromISR+0x72>
   82634:	2401      	movs	r4, #1
   82636:	e000      	b.n	8263a <xQueueGenericSendFromISR+0x72>
   82638:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   8263a:	4638      	mov	r0, r7
   8263c:	4b05      	ldr	r3, [pc, #20]	; (82654 <xQueueGenericSendFromISR+0x8c>)
   8263e:	4798      	blx	r3

	return xReturn;
}
   82640:	4620      	mov	r0, r4
   82642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82646:	bf00      	nop
   82648:	0008206d 	.word	0x0008206d
   8264c:	000822c1 	.word	0x000822c1
   82650:	00082f69 	.word	0x00082f69
   82654:	00082095 	.word	0x00082095

00082658 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   82658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8265c:	b085      	sub	sp, #20
   8265e:	4689      	mov	r9, r1
   82660:	9201      	str	r2, [sp, #4]
   82662:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   82664:	4604      	mov	r4, r0
   82666:	b918      	cbnz	r0, 82670 <xQueueGenericReceive+0x18>
   82668:	4b44      	ldr	r3, [pc, #272]	; (8277c <xQueueGenericReceive+0x124>)
   8266a:	4798      	blx	r3
   8266c:	bf00      	nop
   8266e:	e7fd      	b.n	8266c <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   82670:	b909      	cbnz	r1, 82676 <xQueueGenericReceive+0x1e>
   82672:	6c03      	ldr	r3, [r0, #64]	; 0x40
   82674:	b92b      	cbnz	r3, 82682 <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   82676:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   82678:	4e41      	ldr	r6, [pc, #260]	; (82780 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8267a:	f8df b134 	ldr.w	fp, [pc, #308]	; 827b0 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8267e:	4d41      	ldr	r5, [pc, #260]	; (82784 <xQueueGenericReceive+0x12c>)
   82680:	e003      	b.n	8268a <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   82682:	4b3e      	ldr	r3, [pc, #248]	; (8277c <xQueueGenericReceive+0x124>)
   82684:	4798      	blx	r3
   82686:	bf00      	nop
   82688:	e7fd      	b.n	82686 <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   8268a:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   8268c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8268e:	2b00      	cmp	r3, #0
   82690:	d028      	beq.n	826e4 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   82692:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   82694:	4620      	mov	r0, r4
   82696:	4649      	mov	r1, r9
   82698:	4b3b      	ldr	r3, [pc, #236]	; (82788 <xQueueGenericReceive+0x130>)
   8269a:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   8269c:	f1ba 0f00 	cmp.w	sl, #0
   826a0:	d112      	bne.n	826c8 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   826a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   826a4:	3b01      	subs	r3, #1
   826a6:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   826a8:	6823      	ldr	r3, [r4, #0]
   826aa:	b913      	cbnz	r3, 826b2 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   826ac:	4b37      	ldr	r3, [pc, #220]	; (8278c <xQueueGenericReceive+0x134>)
   826ae:	4798      	blx	r3
   826b0:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   826b2:	6923      	ldr	r3, [r4, #16]
   826b4:	b193      	cbz	r3, 826dc <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   826b6:	f104 0010 	add.w	r0, r4, #16
   826ba:	4b35      	ldr	r3, [pc, #212]	; (82790 <xQueueGenericReceive+0x138>)
   826bc:	4798      	blx	r3
   826be:	2801      	cmp	r0, #1
   826c0:	d10c      	bne.n	826dc <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   826c2:	4b34      	ldr	r3, [pc, #208]	; (82794 <xQueueGenericReceive+0x13c>)
   826c4:	4798      	blx	r3
   826c6:	e009      	b.n	826dc <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   826c8:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   826ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
   826cc:	b133      	cbz	r3, 826dc <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   826ce:	f104 0024 	add.w	r0, r4, #36	; 0x24
   826d2:	4b2f      	ldr	r3, [pc, #188]	; (82790 <xQueueGenericReceive+0x138>)
   826d4:	4798      	blx	r3
   826d6:	b108      	cbz	r0, 826dc <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   826d8:	4b2e      	ldr	r3, [pc, #184]	; (82794 <xQueueGenericReceive+0x13c>)
   826da:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   826dc:	4b29      	ldr	r3, [pc, #164]	; (82784 <xQueueGenericReceive+0x12c>)
   826de:	4798      	blx	r3
				return pdPASS;
   826e0:	2001      	movs	r0, #1
   826e2:	e048      	b.n	82776 <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   826e4:	9b01      	ldr	r3, [sp, #4]
   826e6:	b91b      	cbnz	r3, 826f0 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   826e8:	4b26      	ldr	r3, [pc, #152]	; (82784 <xQueueGenericReceive+0x12c>)
   826ea:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   826ec:	2000      	movs	r0, #0
   826ee:	e042      	b.n	82776 <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   826f0:	b917      	cbnz	r7, 826f8 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   826f2:	a802      	add	r0, sp, #8
   826f4:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   826f6:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   826f8:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   826fa:	4b27      	ldr	r3, [pc, #156]	; (82798 <xQueueGenericReceive+0x140>)
   826fc:	4798      	blx	r3
		prvLockQueue( pxQueue );
   826fe:	47b0      	blx	r6
   82700:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82702:	f1b3 3fff 	cmp.w	r3, #4294967295
   82706:	bf04      	itt	eq
   82708:	2300      	moveq	r3, #0
   8270a:	6463      	streq	r3, [r4, #68]	; 0x44
   8270c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8270e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82712:	bf04      	itt	eq
   82714:	2300      	moveq	r3, #0
   82716:	64a3      	streq	r3, [r4, #72]	; 0x48
   82718:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8271a:	a802      	add	r0, sp, #8
   8271c:	a901      	add	r1, sp, #4
   8271e:	4b1f      	ldr	r3, [pc, #124]	; (8279c <xQueueGenericReceive+0x144>)
   82720:	4798      	blx	r3
   82722:	bb10      	cbnz	r0, 8276a <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   82724:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   82726:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   8272a:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   8272c:	f1b8 0f00 	cmp.w	r8, #0
   82730:	d115      	bne.n	8275e <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   82732:	6823      	ldr	r3, [r4, #0]
   82734:	b923      	cbnz	r3, 82740 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   82736:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   82738:	6860      	ldr	r0, [r4, #4]
   8273a:	4b19      	ldr	r3, [pc, #100]	; (827a0 <xQueueGenericReceive+0x148>)
   8273c:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   8273e:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   82740:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82744:	9901      	ldr	r1, [sp, #4]
   82746:	4b17      	ldr	r3, [pc, #92]	; (827a4 <xQueueGenericReceive+0x14c>)
   82748:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   8274a:	4620      	mov	r0, r4
   8274c:	4b16      	ldr	r3, [pc, #88]	; (827a8 <xQueueGenericReceive+0x150>)
   8274e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   82750:	4b16      	ldr	r3, [pc, #88]	; (827ac <xQueueGenericReceive+0x154>)
   82752:	4798      	blx	r3
   82754:	2800      	cmp	r0, #0
   82756:	d198      	bne.n	8268a <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   82758:	4b0e      	ldr	r3, [pc, #56]	; (82794 <xQueueGenericReceive+0x13c>)
   8275a:	4798      	blx	r3
   8275c:	e795      	b.n	8268a <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8275e:	4620      	mov	r0, r4
   82760:	4b11      	ldr	r3, [pc, #68]	; (827a8 <xQueueGenericReceive+0x150>)
   82762:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82764:	4b11      	ldr	r3, [pc, #68]	; (827ac <xQueueGenericReceive+0x154>)
   82766:	4798      	blx	r3
   82768:	e78f      	b.n	8268a <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   8276a:	4620      	mov	r0, r4
   8276c:	4b0e      	ldr	r3, [pc, #56]	; (827a8 <xQueueGenericReceive+0x150>)
   8276e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82770:	4b0e      	ldr	r3, [pc, #56]	; (827ac <xQueueGenericReceive+0x154>)
   82772:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   82774:	2000      	movs	r0, #0
		}
	}
}
   82776:	b005      	add	sp, #20
   82778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8277c:	0008206d 	.word	0x0008206d
   82780:	0008207d 	.word	0x0008207d
   82784:	0008209d 	.word	0x0008209d
   82788:	00082325 	.word	0x00082325
   8278c:	000830a5 	.word	0x000830a5
   82790:	00082f69 	.word	0x00082f69
   82794:	0008205d 	.word	0x0008205d
   82798:	00082ac9 	.word	0x00082ac9
   8279c:	00083015 	.word	0x00083015
   827a0:	000830d1 	.word	0x000830d1
   827a4:	00082ec5 	.word	0x00082ec5
   827a8:	0008234d 	.word	0x0008234d
   827ac:	00082c19 	.word	0x00082c19
   827b0:	00082fed 	.word	0x00082fed

000827b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   827b4:	b538      	push	{r3, r4, r5, lr}
   827b6:	4604      	mov	r4, r0
   827b8:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   827ba:	4b0d      	ldr	r3, [pc, #52]	; (827f0 <vQueueWaitForMessageRestricted+0x3c>)
   827bc:	4798      	blx	r3
   827be:	6c63      	ldr	r3, [r4, #68]	; 0x44
   827c0:	f1b3 3fff 	cmp.w	r3, #4294967295
   827c4:	bf04      	itt	eq
   827c6:	2300      	moveq	r3, #0
   827c8:	6463      	streq	r3, [r4, #68]	; 0x44
   827ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   827cc:	f1b3 3fff 	cmp.w	r3, #4294967295
   827d0:	bf04      	itt	eq
   827d2:	2300      	moveq	r3, #0
   827d4:	64a3      	streq	r3, [r4, #72]	; 0x48
   827d6:	4b07      	ldr	r3, [pc, #28]	; (827f4 <vQueueWaitForMessageRestricted+0x40>)
   827d8:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   827da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   827dc:	b923      	cbnz	r3, 827e8 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   827de:	f104 0024 	add.w	r0, r4, #36	; 0x24
   827e2:	4629      	mov	r1, r5
   827e4:	4b04      	ldr	r3, [pc, #16]	; (827f8 <vQueueWaitForMessageRestricted+0x44>)
   827e6:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   827e8:	4620      	mov	r0, r4
   827ea:	4b04      	ldr	r3, [pc, #16]	; (827fc <vQueueWaitForMessageRestricted+0x48>)
   827ec:	4798      	blx	r3
   827ee:	bd38      	pop	{r3, r4, r5, pc}
   827f0:	0008207d 	.word	0x0008207d
   827f4:	0008209d 	.word	0x0008209d
   827f8:	00082f25 	.word	0x00082f25
   827fc:	0008234d 	.word	0x0008234d

00082800 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   82800:	b510      	push	{r4, lr}
   82802:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   82804:	4b0e      	ldr	r3, [pc, #56]	; (82840 <prvAddCurrentTaskToDelayedList+0x40>)
   82806:	681b      	ldr	r3, [r3, #0]
   82808:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   8280a:	4b0e      	ldr	r3, [pc, #56]	; (82844 <prvAddCurrentTaskToDelayedList+0x44>)
   8280c:	681b      	ldr	r3, [r3, #0]
   8280e:	4298      	cmp	r0, r3
   82810:	d207      	bcs.n	82822 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82812:	4b0d      	ldr	r3, [pc, #52]	; (82848 <prvAddCurrentTaskToDelayedList+0x48>)
   82814:	6818      	ldr	r0, [r3, #0]
   82816:	4b0a      	ldr	r3, [pc, #40]	; (82840 <prvAddCurrentTaskToDelayedList+0x40>)
   82818:	6819      	ldr	r1, [r3, #0]
   8281a:	3104      	adds	r1, #4
   8281c:	4b0b      	ldr	r3, [pc, #44]	; (8284c <prvAddCurrentTaskToDelayedList+0x4c>)
   8281e:	4798      	blx	r3
   82820:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82822:	4b0b      	ldr	r3, [pc, #44]	; (82850 <prvAddCurrentTaskToDelayedList+0x50>)
   82824:	6818      	ldr	r0, [r3, #0]
   82826:	4b06      	ldr	r3, [pc, #24]	; (82840 <prvAddCurrentTaskToDelayedList+0x40>)
   82828:	6819      	ldr	r1, [r3, #0]
   8282a:	3104      	adds	r1, #4
   8282c:	4b07      	ldr	r3, [pc, #28]	; (8284c <prvAddCurrentTaskToDelayedList+0x4c>)
   8282e:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   82830:	4b08      	ldr	r3, [pc, #32]	; (82854 <prvAddCurrentTaskToDelayedList+0x54>)
   82832:	681b      	ldr	r3, [r3, #0]
   82834:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   82836:	bf3c      	itt	cc
   82838:	4b06      	ldrcc	r3, [pc, #24]	; (82854 <prvAddCurrentTaskToDelayedList+0x54>)
   8283a:	601c      	strcc	r4, [r3, #0]
   8283c:	bd10      	pop	{r4, pc}
   8283e:	bf00      	nop
   82840:	2007848c 	.word	0x2007848c
   82844:	200784a8 	.word	0x200784a8
   82848:	200784ac 	.word	0x200784ac
   8284c:	00081fa9 	.word	0x00081fa9
   82850:	20078324 	.word	0x20078324
   82854:	2007014c 	.word	0x2007014c

00082858 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   82858:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8285c:	460e      	mov	r6, r1
   8285e:	4617      	mov	r7, r2
   82860:	469a      	mov	sl, r3
   82862:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   82864:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   82868:	4681      	mov	r9, r0
   8286a:	b918      	cbnz	r0, 82874 <xTaskGenericCreate+0x1c>
   8286c:	4b62      	ldr	r3, [pc, #392]	; (829f8 <xTaskGenericCreate+0x1a0>)
   8286e:	4798      	blx	r3
   82870:	bf00      	nop
   82872:	e7fd      	b.n	82870 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   82874:	2d0e      	cmp	r5, #14
   82876:	d903      	bls.n	82880 <xTaskGenericCreate+0x28>
   82878:	4b5f      	ldr	r3, [pc, #380]	; (829f8 <xTaskGenericCreate+0x1a0>)
   8287a:	4798      	blx	r3
   8287c:	bf00      	nop
   8287e:	e7fd      	b.n	8287c <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   82880:	204c      	movs	r0, #76	; 0x4c
   82882:	4b5e      	ldr	r3, [pc, #376]	; (829fc <xTaskGenericCreate+0x1a4>)
   82884:	4798      	blx	r3

	if( pxNewTCB != NULL )
   82886:	4604      	mov	r4, r0
   82888:	2800      	cmp	r0, #0
   8288a:	f000 80b1 	beq.w	829f0 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   8288e:	f1b8 0f00 	cmp.w	r8, #0
   82892:	f040 80a9 	bne.w	829e8 <xTaskGenericCreate+0x190>
   82896:	00b8      	lsls	r0, r7, #2
   82898:	4b58      	ldr	r3, [pc, #352]	; (829fc <xTaskGenericCreate+0x1a4>)
   8289a:	4798      	blx	r3
   8289c:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   8289e:	b918      	cbnz	r0, 828a8 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   828a0:	4620      	mov	r0, r4
   828a2:	4b57      	ldr	r3, [pc, #348]	; (82a00 <xTaskGenericCreate+0x1a8>)
   828a4:	4798      	blx	r3
   828a6:	e0a3      	b.n	829f0 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   828a8:	21a5      	movs	r1, #165	; 0xa5
   828aa:	00ba      	lsls	r2, r7, #2
   828ac:	4b55      	ldr	r3, [pc, #340]	; (82a04 <xTaskGenericCreate+0x1ac>)
   828ae:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   828b0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   828b4:	3f01      	subs	r7, #1
   828b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
   828b8:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   828bc:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   828c0:	f104 0034 	add.w	r0, r4, #52	; 0x34
   828c4:	4631      	mov	r1, r6
   828c6:	220a      	movs	r2, #10
   828c8:	4b4f      	ldr	r3, [pc, #316]	; (82a08 <xTaskGenericCreate+0x1b0>)
   828ca:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   828cc:	2300      	movs	r3, #0
   828ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   828d2:	2d0e      	cmp	r5, #14
   828d4:	bf34      	ite	cc
   828d6:	462e      	movcc	r6, r5
   828d8:	260e      	movcs	r6, #14
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   828da:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   828dc:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   828de:	1d27      	adds	r7, r4, #4
   828e0:	4638      	mov	r0, r7
   828e2:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82a54 <xTaskGenericCreate+0x1fc>
   828e6:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   828e8:	f104 0018 	add.w	r0, r4, #24
   828ec:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   828ee:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   828f0:	f1c6 060f 	rsb	r6, r6, #15
   828f4:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   828f6:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   828f8:	4658      	mov	r0, fp
   828fa:	4649      	mov	r1, r9
   828fc:	4652      	mov	r2, sl
   828fe:	4b43      	ldr	r3, [pc, #268]	; (82a0c <xTaskGenericCreate+0x1b4>)
   82900:	4798      	blx	r3
   82902:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   82904:	f010 0f07 	tst.w	r0, #7
   82908:	d003      	beq.n	82912 <xTaskGenericCreate+0xba>
   8290a:	4b3b      	ldr	r3, [pc, #236]	; (829f8 <xTaskGenericCreate+0x1a0>)
   8290c:	4798      	blx	r3
   8290e:	bf00      	nop
   82910:	e7fd      	b.n	8290e <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   82912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   82914:	b103      	cbz	r3, 82918 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   82916:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   82918:	4b3d      	ldr	r3, [pc, #244]	; (82a10 <xTaskGenericCreate+0x1b8>)
   8291a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   8291c:	4b3d      	ldr	r3, [pc, #244]	; (82a14 <xTaskGenericCreate+0x1bc>)
   8291e:	681a      	ldr	r2, [r3, #0]
   82920:	3201      	adds	r2, #1
   82922:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   82924:	4b3c      	ldr	r3, [pc, #240]	; (82a18 <xTaskGenericCreate+0x1c0>)
   82926:	681b      	ldr	r3, [r3, #0]
   82928:	bb2b      	cbnz	r3, 82976 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   8292a:	4b3b      	ldr	r3, [pc, #236]	; (82a18 <xTaskGenericCreate+0x1c0>)
   8292c:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   8292e:	4b39      	ldr	r3, [pc, #228]	; (82a14 <xTaskGenericCreate+0x1bc>)
   82930:	681b      	ldr	r3, [r3, #0]
   82932:	2b01      	cmp	r3, #1
   82934:	d129      	bne.n	8298a <xTaskGenericCreate+0x132>
   82936:	4e39      	ldr	r6, [pc, #228]	; (82a1c <xTaskGenericCreate+0x1c4>)
   82938:	f506 7996 	add.w	r9, r6, #300	; 0x12c
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   8293c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 82a20 <xTaskGenericCreate+0x1c8>
   82940:	4630      	mov	r0, r6
   82942:	47c0      	blx	r8
   82944:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   82946:	454e      	cmp	r6, r9
   82948:	d1fa      	bne.n	82940 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   8294a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 82a58 <xTaskGenericCreate+0x200>
   8294e:	4648      	mov	r0, r9
   82950:	4e33      	ldr	r6, [pc, #204]	; (82a20 <xTaskGenericCreate+0x1c8>)
   82952:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   82954:	f8df 8104 	ldr.w	r8, [pc, #260]	; 82a5c <xTaskGenericCreate+0x204>
   82958:	4640      	mov	r0, r8
   8295a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   8295c:	4831      	ldr	r0, [pc, #196]	; (82a24 <xTaskGenericCreate+0x1cc>)
   8295e:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   82960:	4831      	ldr	r0, [pc, #196]	; (82a28 <xTaskGenericCreate+0x1d0>)
   82962:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   82964:	4831      	ldr	r0, [pc, #196]	; (82a2c <xTaskGenericCreate+0x1d4>)
   82966:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   82968:	4b31      	ldr	r3, [pc, #196]	; (82a30 <xTaskGenericCreate+0x1d8>)
   8296a:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   8296e:	4b31      	ldr	r3, [pc, #196]	; (82a34 <xTaskGenericCreate+0x1dc>)
   82970:	f8c3 8000 	str.w	r8, [r3]
   82974:	e009      	b.n	8298a <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   82976:	4b30      	ldr	r3, [pc, #192]	; (82a38 <xTaskGenericCreate+0x1e0>)
   82978:	681b      	ldr	r3, [r3, #0]
   8297a:	b933      	cbnz	r3, 8298a <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   8297c:	4b26      	ldr	r3, [pc, #152]	; (82a18 <xTaskGenericCreate+0x1c0>)
   8297e:	681b      	ldr	r3, [r3, #0]
   82980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82982:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   82984:	bf24      	itt	cs
   82986:	4b24      	ldrcs	r3, [pc, #144]	; (82a18 <xTaskGenericCreate+0x1c0>)
   82988:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   8298a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8298c:	4a2b      	ldr	r2, [pc, #172]	; (82a3c <xTaskGenericCreate+0x1e4>)
   8298e:	6812      	ldr	r2, [r2, #0]
   82990:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   82992:	bf84      	itt	hi
   82994:	4a29      	ldrhi	r2, [pc, #164]	; (82a3c <xTaskGenericCreate+0x1e4>)
   82996:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   82998:	4a29      	ldr	r2, [pc, #164]	; (82a40 <xTaskGenericCreate+0x1e8>)
   8299a:	6811      	ldr	r1, [r2, #0]
   8299c:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   8299e:	3101      	adds	r1, #1
   829a0:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   829a2:	4a28      	ldr	r2, [pc, #160]	; (82a44 <xTaskGenericCreate+0x1ec>)
   829a4:	6812      	ldr	r2, [r2, #0]
   829a6:	4293      	cmp	r3, r2
   829a8:	bf84      	itt	hi
   829aa:	4a26      	ldrhi	r2, [pc, #152]	; (82a44 <xTaskGenericCreate+0x1ec>)
   829ac:	6013      	strhi	r3, [r2, #0]
   829ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   829b2:	481a      	ldr	r0, [pc, #104]	; (82a1c <xTaskGenericCreate+0x1c4>)
   829b4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   829b8:	4639      	mov	r1, r7
   829ba:	4b23      	ldr	r3, [pc, #140]	; (82a48 <xTaskGenericCreate+0x1f0>)
   829bc:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   829be:	4b23      	ldr	r3, [pc, #140]	; (82a4c <xTaskGenericCreate+0x1f4>)
   829c0:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   829c2:	4b1d      	ldr	r3, [pc, #116]	; (82a38 <xTaskGenericCreate+0x1e0>)
   829c4:	681b      	ldr	r3, [r3, #0]
   829c6:	b14b      	cbz	r3, 829dc <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   829c8:	4b13      	ldr	r3, [pc, #76]	; (82a18 <xTaskGenericCreate+0x1c0>)
   829ca:	681b      	ldr	r3, [r3, #0]
   829cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   829ce:	429d      	cmp	r5, r3
   829d0:	d907      	bls.n	829e2 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   829d2:	4b1f      	ldr	r3, [pc, #124]	; (82a50 <xTaskGenericCreate+0x1f8>)
   829d4:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   829d6:	2001      	movs	r0, #1
   829d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829dc:	2001      	movs	r0, #1
   829de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829e2:	2001      	movs	r0, #1
   829e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   829e8:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   829ec:	4640      	mov	r0, r8
   829ee:	e75b      	b.n	828a8 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   829f0:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   829f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829f8:	0008206d 	.word	0x0008206d
   829fc:	000821c9 	.word	0x000821c9
   82a00:	0008228d 	.word	0x0008228d
   82a04:	0008393b 	.word	0x0008393b
   82a08:	00083aad 	.word	0x00083aad
   82a0c:	00082021 	.word	0x00082021
   82a10:	0008207d 	.word	0x0008207d
   82a14:	200784cc 	.word	0x200784cc
   82a18:	2007848c 	.word	0x2007848c
   82a1c:	2007835c 	.word	0x2007835c
   82a20:	00081f6d 	.word	0x00081f6d
   82a24:	20078490 	.word	0x20078490
   82a28:	20078330 	.word	0x20078330
   82a2c:	20078310 	.word	0x20078310
   82a30:	20078324 	.word	0x20078324
   82a34:	200784ac 	.word	0x200784ac
   82a38:	20078328 	.word	0x20078328
   82a3c:	200784d0 	.word	0x200784d0
   82a40:	200784b0 	.word	0x200784b0
   82a44:	20078358 	.word	0x20078358
   82a48:	00081f8d 	.word	0x00081f8d
   82a4c:	0008209d 	.word	0x0008209d
   82a50:	0008205d 	.word	0x0008205d
   82a54:	00081f85 	.word	0x00081f85
   82a58:	200784b4 	.word	0x200784b4
   82a5c:	20078344 	.word	0x20078344

00082a60 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   82a60:	b510      	push	{r4, lr}
   82a62:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   82a64:	2300      	movs	r3, #0
   82a66:	9300      	str	r3, [sp, #0]
   82a68:	9301      	str	r3, [sp, #4]
   82a6a:	9302      	str	r3, [sp, #8]
   82a6c:	9303      	str	r3, [sp, #12]
   82a6e:	480e      	ldr	r0, [pc, #56]	; (82aa8 <vTaskStartScheduler+0x48>)
   82a70:	490e      	ldr	r1, [pc, #56]	; (82aac <vTaskStartScheduler+0x4c>)
   82a72:	2282      	movs	r2, #130	; 0x82
   82a74:	4c0e      	ldr	r4, [pc, #56]	; (82ab0 <vTaskStartScheduler+0x50>)
   82a76:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   82a78:	2801      	cmp	r0, #1
   82a7a:	d10e      	bne.n	82a9a <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   82a7c:	4b0d      	ldr	r3, [pc, #52]	; (82ab4 <vTaskStartScheduler+0x54>)
   82a7e:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   82a80:	2801      	cmp	r0, #1
   82a82:	d10a      	bne.n	82a9a <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   82a84:	4b0c      	ldr	r3, [pc, #48]	; (82ab8 <vTaskStartScheduler+0x58>)
   82a86:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   82a88:	2201      	movs	r2, #1
   82a8a:	4b0c      	ldr	r3, [pc, #48]	; (82abc <vTaskStartScheduler+0x5c>)
   82a8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   82a8e:	2200      	movs	r2, #0
   82a90:	4b0b      	ldr	r3, [pc, #44]	; (82ac0 <vTaskStartScheduler+0x60>)
   82a92:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   82a94:	4b0b      	ldr	r3, [pc, #44]	; (82ac4 <vTaskStartScheduler+0x64>)
   82a96:	4798      	blx	r3
   82a98:	e004      	b.n	82aa4 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   82a9a:	b918      	cbnz	r0, 82aa4 <vTaskStartScheduler+0x44>
   82a9c:	4b06      	ldr	r3, [pc, #24]	; (82ab8 <vTaskStartScheduler+0x58>)
   82a9e:	4798      	blx	r3
   82aa0:	bf00      	nop
   82aa2:	e7fd      	b.n	82aa0 <vTaskStartScheduler+0x40>
}
   82aa4:	b004      	add	sp, #16
   82aa6:	bd10      	pop	{r4, pc}
   82aa8:	00082db1 	.word	0x00082db1
   82aac:	00086f80 	.word	0x00086f80
   82ab0:	00082859 	.word	0x00082859
   82ab4:	00083245 	.word	0x00083245
   82ab8:	0008206d 	.word	0x0008206d
   82abc:	20078328 	.word	0x20078328
   82ac0:	200784a8 	.word	0x200784a8
   82ac4:	00082139 	.word	0x00082139

00082ac8 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   82ac8:	4b02      	ldr	r3, [pc, #8]	; (82ad4 <vTaskSuspendAll+0xc>)
   82aca:	681a      	ldr	r2, [r3, #0]
   82acc:	3201      	adds	r2, #1
   82ace:	601a      	str	r2, [r3, #0]
   82ad0:	4770      	bx	lr
   82ad2:	bf00      	nop
   82ad4:	20078488 	.word	0x20078488

00082ad8 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   82ad8:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   82ada:	4b04      	ldr	r3, [pc, #16]	; (82aec <xTaskGetTickCount+0x14>)
   82adc:	4798      	blx	r3
	{
		xTicks = xTickCount;
   82ade:	4b04      	ldr	r3, [pc, #16]	; (82af0 <xTaskGetTickCount+0x18>)
   82ae0:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   82ae2:	4b04      	ldr	r3, [pc, #16]	; (82af4 <xTaskGetTickCount+0x1c>)
   82ae4:	4798      	blx	r3

	return xTicks;
}
   82ae6:	4620      	mov	r0, r4
   82ae8:	bd10      	pop	{r4, pc}
   82aea:	bf00      	nop
   82aec:	0008207d 	.word	0x0008207d
   82af0:	200784a8 	.word	0x200784a8
   82af4:	0008209d 	.word	0x0008209d

00082af8 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   82af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82afc:	4b3a      	ldr	r3, [pc, #232]	; (82be8 <vTaskIncrementTick+0xf0>)
   82afe:	681b      	ldr	r3, [r3, #0]
   82b00:	2b00      	cmp	r3, #0
   82b02:	d16b      	bne.n	82bdc <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   82b04:	4b39      	ldr	r3, [pc, #228]	; (82bec <vTaskIncrementTick+0xf4>)
   82b06:	681a      	ldr	r2, [r3, #0]
   82b08:	3201      	adds	r2, #1
   82b0a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   82b0c:	681b      	ldr	r3, [r3, #0]
   82b0e:	bb03      	cbnz	r3, 82b52 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   82b10:	4b37      	ldr	r3, [pc, #220]	; (82bf0 <vTaskIncrementTick+0xf8>)
   82b12:	681b      	ldr	r3, [r3, #0]
   82b14:	681b      	ldr	r3, [r3, #0]
   82b16:	b11b      	cbz	r3, 82b20 <vTaskIncrementTick+0x28>
   82b18:	4b36      	ldr	r3, [pc, #216]	; (82bf4 <vTaskIncrementTick+0xfc>)
   82b1a:	4798      	blx	r3
   82b1c:	bf00      	nop
   82b1e:	e7fd      	b.n	82b1c <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   82b20:	4b33      	ldr	r3, [pc, #204]	; (82bf0 <vTaskIncrementTick+0xf8>)
   82b22:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   82b24:	4a34      	ldr	r2, [pc, #208]	; (82bf8 <vTaskIncrementTick+0x100>)
   82b26:	6810      	ldr	r0, [r2, #0]
   82b28:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   82b2a:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   82b2c:	4a33      	ldr	r2, [pc, #204]	; (82bfc <vTaskIncrementTick+0x104>)
   82b2e:	6811      	ldr	r1, [r2, #0]
   82b30:	3101      	adds	r1, #1
   82b32:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82b34:	681b      	ldr	r3, [r3, #0]
   82b36:	681b      	ldr	r3, [r3, #0]
   82b38:	b923      	cbnz	r3, 82b44 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   82b3a:	f04f 32ff 	mov.w	r2, #4294967295
   82b3e:	4b30      	ldr	r3, [pc, #192]	; (82c00 <vTaskIncrementTick+0x108>)
   82b40:	601a      	str	r2, [r3, #0]
   82b42:	e006      	b.n	82b52 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82b44:	4b2a      	ldr	r3, [pc, #168]	; (82bf0 <vTaskIncrementTick+0xf8>)
   82b46:	681b      	ldr	r3, [r3, #0]
   82b48:	68db      	ldr	r3, [r3, #12]
   82b4a:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82b4c:	685a      	ldr	r2, [r3, #4]
   82b4e:	4b2c      	ldr	r3, [pc, #176]	; (82c00 <vTaskIncrementTick+0x108>)
   82b50:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   82b52:	4b26      	ldr	r3, [pc, #152]	; (82bec <vTaskIncrementTick+0xf4>)
   82b54:	681a      	ldr	r2, [r3, #0]
   82b56:	4b2a      	ldr	r3, [pc, #168]	; (82c00 <vTaskIncrementTick+0x108>)
   82b58:	681b      	ldr	r3, [r3, #0]
   82b5a:	429a      	cmp	r2, r3
   82b5c:	d342      	bcc.n	82be4 <vTaskIncrementTick+0xec>
   82b5e:	4b24      	ldr	r3, [pc, #144]	; (82bf0 <vTaskIncrementTick+0xf8>)
   82b60:	681b      	ldr	r3, [r3, #0]
   82b62:	681b      	ldr	r3, [r3, #0]
   82b64:	b14b      	cbz	r3, 82b7a <vTaskIncrementTick+0x82>
   82b66:	4b22      	ldr	r3, [pc, #136]	; (82bf0 <vTaskIncrementTick+0xf8>)
   82b68:	681b      	ldr	r3, [r3, #0]
   82b6a:	68db      	ldr	r3, [r3, #12]
   82b6c:	68dc      	ldr	r4, [r3, #12]
   82b6e:	6863      	ldr	r3, [r4, #4]
   82b70:	4a1e      	ldr	r2, [pc, #120]	; (82bec <vTaskIncrementTick+0xf4>)
   82b72:	6812      	ldr	r2, [r2, #0]
   82b74:	4293      	cmp	r3, r2
   82b76:	d913      	bls.n	82ba0 <vTaskIncrementTick+0xa8>
   82b78:	e00e      	b.n	82b98 <vTaskIncrementTick+0xa0>
   82b7a:	f04f 32ff 	mov.w	r2, #4294967295
   82b7e:	4b20      	ldr	r3, [pc, #128]	; (82c00 <vTaskIncrementTick+0x108>)
   82b80:	601a      	str	r2, [r3, #0]
   82b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b86:	4b1a      	ldr	r3, [pc, #104]	; (82bf0 <vTaskIncrementTick+0xf8>)
   82b88:	681b      	ldr	r3, [r3, #0]
   82b8a:	68db      	ldr	r3, [r3, #12]
   82b8c:	68dc      	ldr	r4, [r3, #12]
   82b8e:	6863      	ldr	r3, [r4, #4]
   82b90:	4a16      	ldr	r2, [pc, #88]	; (82bec <vTaskIncrementTick+0xf4>)
   82b92:	6812      	ldr	r2, [r2, #0]
   82b94:	4293      	cmp	r3, r2
   82b96:	d907      	bls.n	82ba8 <vTaskIncrementTick+0xb0>
   82b98:	4a19      	ldr	r2, [pc, #100]	; (82c00 <vTaskIncrementTick+0x108>)
   82b9a:	6013      	str	r3, [r2, #0]
   82b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ba0:	4e18      	ldr	r6, [pc, #96]	; (82c04 <vTaskIncrementTick+0x10c>)
   82ba2:	4f19      	ldr	r7, [pc, #100]	; (82c08 <vTaskIncrementTick+0x110>)
   82ba4:	f8df 806c 	ldr.w	r8, [pc, #108]	; 82c14 <vTaskIncrementTick+0x11c>
   82ba8:	1d25      	adds	r5, r4, #4
   82baa:	4628      	mov	r0, r5
   82bac:	47b0      	blx	r6
   82bae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82bb0:	b113      	cbz	r3, 82bb8 <vTaskIncrementTick+0xc0>
   82bb2:	f104 0018 	add.w	r0, r4, #24
   82bb6:	47b0      	blx	r6
   82bb8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82bba:	683a      	ldr	r2, [r7, #0]
   82bbc:	4293      	cmp	r3, r2
   82bbe:	bf88      	it	hi
   82bc0:	603b      	strhi	r3, [r7, #0]
   82bc2:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   82bc6:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   82bca:	4629      	mov	r1, r5
   82bcc:	4b0f      	ldr	r3, [pc, #60]	; (82c0c <vTaskIncrementTick+0x114>)
   82bce:	4798      	blx	r3
   82bd0:	4b07      	ldr	r3, [pc, #28]	; (82bf0 <vTaskIncrementTick+0xf8>)
   82bd2:	681b      	ldr	r3, [r3, #0]
   82bd4:	681b      	ldr	r3, [r3, #0]
   82bd6:	2b00      	cmp	r3, #0
   82bd8:	d1d5      	bne.n	82b86 <vTaskIncrementTick+0x8e>
   82bda:	e7ce      	b.n	82b7a <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   82bdc:	4b0c      	ldr	r3, [pc, #48]	; (82c10 <vTaskIncrementTick+0x118>)
   82bde:	681a      	ldr	r2, [r3, #0]
   82be0:	3201      	adds	r2, #1
   82be2:	601a      	str	r2, [r3, #0]
   82be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82be8:	20078488 	.word	0x20078488
   82bec:	200784a8 	.word	0x200784a8
   82bf0:	20078324 	.word	0x20078324
   82bf4:	0008206d 	.word	0x0008206d
   82bf8:	200784ac 	.word	0x200784ac
   82bfc:	200784a4 	.word	0x200784a4
   82c00:	2007014c 	.word	0x2007014c
   82c04:	00081fe5 	.word	0x00081fe5
   82c08:	20078358 	.word	0x20078358
   82c0c:	00081f8d 	.word	0x00081f8d
   82c10:	2007830c 	.word	0x2007830c
   82c14:	2007835c 	.word	0x2007835c

00082c18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   82c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   82c1c:	4b31      	ldr	r3, [pc, #196]	; (82ce4 <xTaskResumeAll+0xcc>)
   82c1e:	681b      	ldr	r3, [r3, #0]
   82c20:	b91b      	cbnz	r3, 82c2a <xTaskResumeAll+0x12>
   82c22:	4b31      	ldr	r3, [pc, #196]	; (82ce8 <xTaskResumeAll+0xd0>)
   82c24:	4798      	blx	r3
   82c26:	bf00      	nop
   82c28:	e7fd      	b.n	82c26 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   82c2a:	4b30      	ldr	r3, [pc, #192]	; (82cec <xTaskResumeAll+0xd4>)
   82c2c:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   82c2e:	4b2d      	ldr	r3, [pc, #180]	; (82ce4 <xTaskResumeAll+0xcc>)
   82c30:	681a      	ldr	r2, [r3, #0]
   82c32:	3a01      	subs	r2, #1
   82c34:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82c36:	681b      	ldr	r3, [r3, #0]
   82c38:	2b00      	cmp	r3, #0
   82c3a:	d148      	bne.n	82cce <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   82c3c:	4b2c      	ldr	r3, [pc, #176]	; (82cf0 <xTaskResumeAll+0xd8>)
   82c3e:	681b      	ldr	r3, [r3, #0]
   82c40:	2b00      	cmp	r3, #0
   82c42:	d046      	beq.n	82cd2 <xTaskResumeAll+0xba>
   82c44:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82c46:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 82d1c <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   82c4a:	4f2a      	ldr	r7, [pc, #168]	; (82cf4 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   82c4c:	4e2a      	ldr	r6, [pc, #168]	; (82cf8 <xTaskResumeAll+0xe0>)
   82c4e:	e01d      	b.n	82c8c <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   82c50:	f8d8 300c 	ldr.w	r3, [r8, #12]
   82c54:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   82c56:	f104 0018 	add.w	r0, r4, #24
   82c5a:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82c5c:	f104 0904 	add.w	r9, r4, #4
   82c60:	4648      	mov	r0, r9
   82c62:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   82c64:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82c66:	6832      	ldr	r2, [r6, #0]
   82c68:	4293      	cmp	r3, r2
   82c6a:	bf88      	it	hi
   82c6c:	6033      	strhi	r3, [r6, #0]
   82c6e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82c72:	4822      	ldr	r0, [pc, #136]	; (82cfc <xTaskResumeAll+0xe4>)
   82c74:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82c78:	4649      	mov	r1, r9
   82c7a:	4b21      	ldr	r3, [pc, #132]	; (82d00 <xTaskResumeAll+0xe8>)
   82c7c:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82c7e:	4b21      	ldr	r3, [pc, #132]	; (82d04 <xTaskResumeAll+0xec>)
   82c80:	681b      	ldr	r3, [r3, #0]
   82c82:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   82c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   82c86:	429a      	cmp	r2, r3
   82c88:	bf28      	it	cs
   82c8a:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82c8c:	f8d8 3000 	ldr.w	r3, [r8]
   82c90:	2b00      	cmp	r3, #0
   82c92:	d1dd      	bne.n	82c50 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82c94:	4b1c      	ldr	r3, [pc, #112]	; (82d08 <xTaskResumeAll+0xf0>)
   82c96:	681b      	ldr	r3, [r3, #0]
   82c98:	b163      	cbz	r3, 82cb4 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82c9a:	4b1b      	ldr	r3, [pc, #108]	; (82d08 <xTaskResumeAll+0xf0>)
   82c9c:	681b      	ldr	r3, [r3, #0]
   82c9e:	b17b      	cbz	r3, 82cc0 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   82ca0:	4d1a      	ldr	r5, [pc, #104]	; (82d0c <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   82ca2:	4c19      	ldr	r4, [pc, #100]	; (82d08 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   82ca4:	47a8      	blx	r5
						--uxMissedTicks;
   82ca6:	6823      	ldr	r3, [r4, #0]
   82ca8:	3b01      	subs	r3, #1
   82caa:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82cac:	6823      	ldr	r3, [r4, #0]
   82cae:	2b00      	cmp	r3, #0
   82cb0:	d1f8      	bne.n	82ca4 <xTaskResumeAll+0x8c>
   82cb2:	e005      	b.n	82cc0 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   82cb4:	2d01      	cmp	r5, #1
   82cb6:	d003      	beq.n	82cc0 <xTaskResumeAll+0xa8>
   82cb8:	4b15      	ldr	r3, [pc, #84]	; (82d10 <xTaskResumeAll+0xf8>)
   82cba:	681b      	ldr	r3, [r3, #0]
   82cbc:	2b01      	cmp	r3, #1
   82cbe:	d10a      	bne.n	82cd6 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   82cc0:	2200      	movs	r2, #0
   82cc2:	4b13      	ldr	r3, [pc, #76]	; (82d10 <xTaskResumeAll+0xf8>)
   82cc4:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   82cc6:	4b13      	ldr	r3, [pc, #76]	; (82d14 <xTaskResumeAll+0xfc>)
   82cc8:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   82cca:	2401      	movs	r4, #1
   82ccc:	e004      	b.n	82cd8 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   82cce:	2400      	movs	r4, #0
   82cd0:	e002      	b.n	82cd8 <xTaskResumeAll+0xc0>
   82cd2:	2400      	movs	r4, #0
   82cd4:	e000      	b.n	82cd8 <xTaskResumeAll+0xc0>
   82cd6:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   82cd8:	4b0f      	ldr	r3, [pc, #60]	; (82d18 <xTaskResumeAll+0x100>)
   82cda:	4798      	blx	r3

	return xAlreadyYielded;
}
   82cdc:	4620      	mov	r0, r4
   82cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82ce2:	bf00      	nop
   82ce4:	20078488 	.word	0x20078488
   82ce8:	0008206d 	.word	0x0008206d
   82cec:	0008207d 	.word	0x0008207d
   82cf0:	200784cc 	.word	0x200784cc
   82cf4:	00081fe5 	.word	0x00081fe5
   82cf8:	20078358 	.word	0x20078358
   82cfc:	2007835c 	.word	0x2007835c
   82d00:	00081f8d 	.word	0x00081f8d
   82d04:	2007848c 	.word	0x2007848c
   82d08:	2007830c 	.word	0x2007830c
   82d0c:	00082af9 	.word	0x00082af9
   82d10:	200784c8 	.word	0x200784c8
   82d14:	0008205d 	.word	0x0008205d
   82d18:	0008209d 	.word	0x0008209d
   82d1c:	20078490 	.word	0x20078490

00082d20 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   82d20:	b538      	push	{r3, r4, r5, lr}
   82d22:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   82d24:	4605      	mov	r5, r0
   82d26:	b918      	cbnz	r0, 82d30 <vTaskDelayUntil+0x10>
   82d28:	4b19      	ldr	r3, [pc, #100]	; (82d90 <vTaskDelayUntil+0x70>)
   82d2a:	4798      	blx	r3
   82d2c:	bf00      	nop
   82d2e:	e7fd      	b.n	82d2c <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   82d30:	b919      	cbnz	r1, 82d3a <vTaskDelayUntil+0x1a>
   82d32:	4b17      	ldr	r3, [pc, #92]	; (82d90 <vTaskDelayUntil+0x70>)
   82d34:	4798      	blx	r3
   82d36:	bf00      	nop
   82d38:	e7fd      	b.n	82d36 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   82d3a:	4b16      	ldr	r3, [pc, #88]	; (82d94 <vTaskDelayUntil+0x74>)
   82d3c:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   82d3e:	682b      	ldr	r3, [r5, #0]
   82d40:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
   82d42:	4a15      	ldr	r2, [pc, #84]	; (82d98 <vTaskDelayUntil+0x78>)
   82d44:	6812      	ldr	r2, [r2, #0]
   82d46:	4293      	cmp	r3, r2
   82d48:	d907      	bls.n	82d5a <vTaskDelayUntil+0x3a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   82d4a:	42a3      	cmp	r3, r4
   82d4c:	d91c      	bls.n	82d88 <vTaskDelayUntil+0x68>
   82d4e:	4b12      	ldr	r3, [pc, #72]	; (82d98 <vTaskDelayUntil+0x78>)
   82d50:	681b      	ldr	r3, [r3, #0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82d52:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   82d54:	429c      	cmp	r4, r3
   82d56:	d90f      	bls.n	82d78 <vTaskDelayUntil+0x58>
   82d58:	e006      	b.n	82d68 <vTaskDelayUntil+0x48>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   82d5a:	42a3      	cmp	r3, r4
   82d5c:	d812      	bhi.n	82d84 <vTaskDelayUntil+0x64>
   82d5e:	4b0e      	ldr	r3, [pc, #56]	; (82d98 <vTaskDelayUntil+0x78>)
   82d60:	681b      	ldr	r3, [r3, #0]
   82d62:	429c      	cmp	r4, r3
   82d64:	d80e      	bhi.n	82d84 <vTaskDelayUntil+0x64>
   82d66:	e00f      	b.n	82d88 <vTaskDelayUntil+0x68>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82d68:	4b0c      	ldr	r3, [pc, #48]	; (82d9c <vTaskDelayUntil+0x7c>)
   82d6a:	6818      	ldr	r0, [r3, #0]
   82d6c:	3004      	adds	r0, #4
   82d6e:	4b0c      	ldr	r3, [pc, #48]	; (82da0 <vTaskDelayUntil+0x80>)
   82d70:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   82d72:	4620      	mov	r0, r4
   82d74:	4b0b      	ldr	r3, [pc, #44]	; (82da4 <vTaskDelayUntil+0x84>)
   82d76:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   82d78:	4b0b      	ldr	r3, [pc, #44]	; (82da8 <vTaskDelayUntil+0x88>)
   82d7a:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   82d7c:	b930      	cbnz	r0, 82d8c <vTaskDelayUntil+0x6c>
		{
			portYIELD_WITHIN_API();
   82d7e:	4b0b      	ldr	r3, [pc, #44]	; (82dac <vTaskDelayUntil+0x8c>)
   82d80:	4798      	blx	r3
   82d82:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82d84:	602c      	str	r4, [r5, #0]
   82d86:	e7ef      	b.n	82d68 <vTaskDelayUntil+0x48>
   82d88:	602c      	str	r4, [r5, #0]
   82d8a:	e7f5      	b.n	82d78 <vTaskDelayUntil+0x58>
   82d8c:	bd38      	pop	{r3, r4, r5, pc}
   82d8e:	bf00      	nop
   82d90:	0008206d 	.word	0x0008206d
   82d94:	00082ac9 	.word	0x00082ac9
   82d98:	200784a8 	.word	0x200784a8
   82d9c:	2007848c 	.word	0x2007848c
   82da0:	00081fe5 	.word	0x00081fe5
   82da4:	00082801 	.word	0x00082801
   82da8:	00082c19 	.word	0x00082c19
   82dac:	0008205d 	.word	0x0008205d

00082db0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   82db0:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82db2:	4d15      	ldr	r5, [pc, #84]	; (82e08 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82db4:	4e15      	ldr	r6, [pc, #84]	; (82e0c <prvIdleTask+0x5c>)
			{
				taskYIELD();
   82db6:	f8df 8078 	ldr.w	r8, [pc, #120]	; 82e30 <prvIdleTask+0x80>
   82dba:	e01c      	b.n	82df6 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   82dbc:	4b14      	ldr	r3, [pc, #80]	; (82e10 <prvIdleTask+0x60>)
   82dbe:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   82dc0:	4b14      	ldr	r3, [pc, #80]	; (82e14 <prvIdleTask+0x64>)
   82dc2:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   82dc4:	4b14      	ldr	r3, [pc, #80]	; (82e18 <prvIdleTask+0x68>)
   82dc6:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   82dc8:	b1ac      	cbz	r4, 82df6 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   82dca:	4b14      	ldr	r3, [pc, #80]	; (82e1c <prvIdleTask+0x6c>)
   82dcc:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   82dce:	4b11      	ldr	r3, [pc, #68]	; (82e14 <prvIdleTask+0x64>)
   82dd0:	68db      	ldr	r3, [r3, #12]
   82dd2:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82dd4:	1d20      	adds	r0, r4, #4
   82dd6:	4b12      	ldr	r3, [pc, #72]	; (82e20 <prvIdleTask+0x70>)
   82dd8:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   82dda:	4b12      	ldr	r3, [pc, #72]	; (82e24 <prvIdleTask+0x74>)
   82ddc:	681a      	ldr	r2, [r3, #0]
   82dde:	3a01      	subs	r2, #1
   82de0:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   82de2:	682b      	ldr	r3, [r5, #0]
   82de4:	3b01      	subs	r3, #1
   82de6:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   82de8:	4b0f      	ldr	r3, [pc, #60]	; (82e28 <prvIdleTask+0x78>)
   82dea:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   82dec:	6b20      	ldr	r0, [r4, #48]	; 0x30
   82dee:	4f0f      	ldr	r7, [pc, #60]	; (82e2c <prvIdleTask+0x7c>)
   82df0:	47b8      	blx	r7
		vPortFree( pxTCB );
   82df2:	4620      	mov	r0, r4
   82df4:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82df6:	682b      	ldr	r3, [r5, #0]
   82df8:	2b00      	cmp	r3, #0
   82dfa:	d1df      	bne.n	82dbc <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82dfc:	6833      	ldr	r3, [r6, #0]
   82dfe:	2b01      	cmp	r3, #1
   82e00:	d9f9      	bls.n	82df6 <prvIdleTask+0x46>
			{
				taskYIELD();
   82e02:	47c0      	blx	r8
   82e04:	e7f7      	b.n	82df6 <prvIdleTask+0x46>
   82e06:	bf00      	nop
   82e08:	2007832c 	.word	0x2007832c
   82e0c:	2007835c 	.word	0x2007835c
   82e10:	00082ac9 	.word	0x00082ac9
   82e14:	20078330 	.word	0x20078330
   82e18:	00082c19 	.word	0x00082c19
   82e1c:	0008207d 	.word	0x0008207d
   82e20:	00081fe5 	.word	0x00081fe5
   82e24:	200784cc 	.word	0x200784cc
   82e28:	0008209d 	.word	0x0008209d
   82e2c:	0008228d 	.word	0x0008228d
   82e30:	0008205d 	.word	0x0008205d

00082e34 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   82e34:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   82e36:	4b1d      	ldr	r3, [pc, #116]	; (82eac <vTaskSwitchContext+0x78>)
   82e38:	681b      	ldr	r3, [r3, #0]
   82e3a:	b95b      	cbnz	r3, 82e54 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82e3c:	4b1c      	ldr	r3, [pc, #112]	; (82eb0 <vTaskSwitchContext+0x7c>)
   82e3e:	681b      	ldr	r3, [r3, #0]
   82e40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82e44:	009b      	lsls	r3, r3, #2
   82e46:	4a1b      	ldr	r2, [pc, #108]	; (82eb4 <vTaskSwitchContext+0x80>)
   82e48:	58d3      	ldr	r3, [r2, r3]
   82e4a:	b9cb      	cbnz	r3, 82e80 <vTaskSwitchContext+0x4c>
   82e4c:	4b18      	ldr	r3, [pc, #96]	; (82eb0 <vTaskSwitchContext+0x7c>)
   82e4e:	681b      	ldr	r3, [r3, #0]
   82e50:	b953      	cbnz	r3, 82e68 <vTaskSwitchContext+0x34>
   82e52:	e005      	b.n	82e60 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   82e54:	2201      	movs	r2, #1
   82e56:	4b18      	ldr	r3, [pc, #96]	; (82eb8 <vTaskSwitchContext+0x84>)
   82e58:	601a      	str	r2, [r3, #0]
   82e5a:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82e5c:	681a      	ldr	r2, [r3, #0]
   82e5e:	b92a      	cbnz	r2, 82e6c <vTaskSwitchContext+0x38>
   82e60:	4b16      	ldr	r3, [pc, #88]	; (82ebc <vTaskSwitchContext+0x88>)
   82e62:	4798      	blx	r3
   82e64:	bf00      	nop
   82e66:	e7fd      	b.n	82e64 <vTaskSwitchContext+0x30>
   82e68:	4b11      	ldr	r3, [pc, #68]	; (82eb0 <vTaskSwitchContext+0x7c>)
   82e6a:	4912      	ldr	r1, [pc, #72]	; (82eb4 <vTaskSwitchContext+0x80>)
   82e6c:	681a      	ldr	r2, [r3, #0]
   82e6e:	3a01      	subs	r2, #1
   82e70:	601a      	str	r2, [r3, #0]
   82e72:	681a      	ldr	r2, [r3, #0]
   82e74:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   82e78:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   82e7c:	2a00      	cmp	r2, #0
   82e7e:	d0ed      	beq.n	82e5c <vTaskSwitchContext+0x28>
   82e80:	4b0b      	ldr	r3, [pc, #44]	; (82eb0 <vTaskSwitchContext+0x7c>)
   82e82:	681b      	ldr	r3, [r3, #0]
   82e84:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82e88:	4a0a      	ldr	r2, [pc, #40]	; (82eb4 <vTaskSwitchContext+0x80>)
   82e8a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82e8e:	685a      	ldr	r2, [r3, #4]
   82e90:	6852      	ldr	r2, [r2, #4]
   82e92:	605a      	str	r2, [r3, #4]
   82e94:	f103 0108 	add.w	r1, r3, #8
   82e98:	428a      	cmp	r2, r1
   82e9a:	bf04      	itt	eq
   82e9c:	6852      	ldreq	r2, [r2, #4]
   82e9e:	605a      	streq	r2, [r3, #4]
   82ea0:	685b      	ldr	r3, [r3, #4]
   82ea2:	68da      	ldr	r2, [r3, #12]
   82ea4:	4b06      	ldr	r3, [pc, #24]	; (82ec0 <vTaskSwitchContext+0x8c>)
   82ea6:	601a      	str	r2, [r3, #0]
   82ea8:	bd08      	pop	{r3, pc}
   82eaa:	bf00      	nop
   82eac:	20078488 	.word	0x20078488
   82eb0:	20078358 	.word	0x20078358
   82eb4:	2007835c 	.word	0x2007835c
   82eb8:	200784c8 	.word	0x200784c8
   82ebc:	0008206d 	.word	0x0008206d
   82ec0:	2007848c 	.word	0x2007848c

00082ec4 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   82ec4:	b538      	push	{r3, r4, r5, lr}
   82ec6:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   82ec8:	b918      	cbnz	r0, 82ed2 <vTaskPlaceOnEventList+0xe>
   82eca:	4b0e      	ldr	r3, [pc, #56]	; (82f04 <vTaskPlaceOnEventList+0x40>)
   82ecc:	4798      	blx	r3
   82ece:	bf00      	nop
   82ed0:	e7fd      	b.n	82ece <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82ed2:	4d0d      	ldr	r5, [pc, #52]	; (82f08 <vTaskPlaceOnEventList+0x44>)
   82ed4:	6829      	ldr	r1, [r5, #0]
   82ed6:	3118      	adds	r1, #24
   82ed8:	4b0c      	ldr	r3, [pc, #48]	; (82f0c <vTaskPlaceOnEventList+0x48>)
   82eda:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82edc:	6828      	ldr	r0, [r5, #0]
   82ede:	3004      	adds	r0, #4
   82ee0:	4b0b      	ldr	r3, [pc, #44]	; (82f10 <vTaskPlaceOnEventList+0x4c>)
   82ee2:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   82ee4:	f1b4 3fff 	cmp.w	r4, #4294967295
   82ee8:	d105      	bne.n	82ef6 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82eea:	6829      	ldr	r1, [r5, #0]
   82eec:	4809      	ldr	r0, [pc, #36]	; (82f14 <vTaskPlaceOnEventList+0x50>)
   82eee:	3104      	adds	r1, #4
   82ef0:	4b09      	ldr	r3, [pc, #36]	; (82f18 <vTaskPlaceOnEventList+0x54>)
   82ef2:	4798      	blx	r3
   82ef4:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   82ef6:	4b09      	ldr	r3, [pc, #36]	; (82f1c <vTaskPlaceOnEventList+0x58>)
   82ef8:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   82efa:	4420      	add	r0, r4
   82efc:	4b08      	ldr	r3, [pc, #32]	; (82f20 <vTaskPlaceOnEventList+0x5c>)
   82efe:	4798      	blx	r3
   82f00:	bd38      	pop	{r3, r4, r5, pc}
   82f02:	bf00      	nop
   82f04:	0008206d 	.word	0x0008206d
   82f08:	2007848c 	.word	0x2007848c
   82f0c:	00081fa9 	.word	0x00081fa9
   82f10:	00081fe5 	.word	0x00081fe5
   82f14:	20078310 	.word	0x20078310
   82f18:	00081f8d 	.word	0x00081f8d
   82f1c:	200784a8 	.word	0x200784a8
   82f20:	00082801 	.word	0x00082801

00082f24 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   82f24:	b538      	push	{r3, r4, r5, lr}
   82f26:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   82f28:	b918      	cbnz	r0, 82f32 <vTaskPlaceOnEventListRestricted+0xe>
   82f2a:	4b09      	ldr	r3, [pc, #36]	; (82f50 <vTaskPlaceOnEventListRestricted+0x2c>)
   82f2c:	4798      	blx	r3
   82f2e:	bf00      	nop
   82f30:	e7fd      	b.n	82f2e <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82f32:	4c08      	ldr	r4, [pc, #32]	; (82f54 <vTaskPlaceOnEventListRestricted+0x30>)
   82f34:	6821      	ldr	r1, [r4, #0]
   82f36:	3118      	adds	r1, #24
   82f38:	4b07      	ldr	r3, [pc, #28]	; (82f58 <vTaskPlaceOnEventListRestricted+0x34>)
   82f3a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82f3c:	6820      	ldr	r0, [r4, #0]
   82f3e:	3004      	adds	r0, #4
   82f40:	4b06      	ldr	r3, [pc, #24]	; (82f5c <vTaskPlaceOnEventListRestricted+0x38>)
   82f42:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82f44:	4b06      	ldr	r3, [pc, #24]	; (82f60 <vTaskPlaceOnEventListRestricted+0x3c>)
   82f46:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82f48:	4428      	add	r0, r5
   82f4a:	4b06      	ldr	r3, [pc, #24]	; (82f64 <vTaskPlaceOnEventListRestricted+0x40>)
   82f4c:	4798      	blx	r3
   82f4e:	bd38      	pop	{r3, r4, r5, pc}
   82f50:	0008206d 	.word	0x0008206d
   82f54:	2007848c 	.word	0x2007848c
   82f58:	00081f8d 	.word	0x00081f8d
   82f5c:	00081fe5 	.word	0x00081fe5
   82f60:	200784a8 	.word	0x200784a8
   82f64:	00082801 	.word	0x00082801

00082f68 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   82f68:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82f6a:	68c3      	ldr	r3, [r0, #12]
   82f6c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82f6e:	b91c      	cbnz	r4, 82f78 <xTaskRemoveFromEventList+0x10>
   82f70:	4b16      	ldr	r3, [pc, #88]	; (82fcc <xTaskRemoveFromEventList+0x64>)
   82f72:	4798      	blx	r3
   82f74:	bf00      	nop
   82f76:	e7fd      	b.n	82f74 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82f78:	f104 0518 	add.w	r5, r4, #24
   82f7c:	4628      	mov	r0, r5
   82f7e:	4b14      	ldr	r3, [pc, #80]	; (82fd0 <xTaskRemoveFromEventList+0x68>)
   82f80:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82f82:	4b14      	ldr	r3, [pc, #80]	; (82fd4 <xTaskRemoveFromEventList+0x6c>)
   82f84:	681b      	ldr	r3, [r3, #0]
   82f86:	b99b      	cbnz	r3, 82fb0 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82f88:	1d25      	adds	r5, r4, #4
   82f8a:	4628      	mov	r0, r5
   82f8c:	4b10      	ldr	r3, [pc, #64]	; (82fd0 <xTaskRemoveFromEventList+0x68>)
   82f8e:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82f90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82f92:	4a11      	ldr	r2, [pc, #68]	; (82fd8 <xTaskRemoveFromEventList+0x70>)
   82f94:	6812      	ldr	r2, [r2, #0]
   82f96:	4293      	cmp	r3, r2
   82f98:	bf84      	itt	hi
   82f9a:	4a0f      	ldrhi	r2, [pc, #60]	; (82fd8 <xTaskRemoveFromEventList+0x70>)
   82f9c:	6013      	strhi	r3, [r2, #0]
   82f9e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82fa2:	480e      	ldr	r0, [pc, #56]	; (82fdc <xTaskRemoveFromEventList+0x74>)
   82fa4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82fa8:	4629      	mov	r1, r5
   82faa:	4b0d      	ldr	r3, [pc, #52]	; (82fe0 <xTaskRemoveFromEventList+0x78>)
   82fac:	4798      	blx	r3
   82fae:	e003      	b.n	82fb8 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82fb0:	480c      	ldr	r0, [pc, #48]	; (82fe4 <xTaskRemoveFromEventList+0x7c>)
   82fb2:	4629      	mov	r1, r5
   82fb4:	4b0a      	ldr	r3, [pc, #40]	; (82fe0 <xTaskRemoveFromEventList+0x78>)
   82fb6:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82fb8:	4b0b      	ldr	r3, [pc, #44]	; (82fe8 <xTaskRemoveFromEventList+0x80>)
   82fba:	681b      	ldr	r3, [r3, #0]
   82fbc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82fc0:	4298      	cmp	r0, r3
   82fc2:	bf34      	ite	cc
   82fc4:	2000      	movcc	r0, #0
   82fc6:	2001      	movcs	r0, #1
   82fc8:	bd38      	pop	{r3, r4, r5, pc}
   82fca:	bf00      	nop
   82fcc:	0008206d 	.word	0x0008206d
   82fd0:	00081fe5 	.word	0x00081fe5
   82fd4:	20078488 	.word	0x20078488
   82fd8:	20078358 	.word	0x20078358
   82fdc:	2007835c 	.word	0x2007835c
   82fe0:	00081f8d 	.word	0x00081f8d
   82fe4:	20078490 	.word	0x20078490
   82fe8:	2007848c 	.word	0x2007848c

00082fec <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   82fec:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   82fee:	b918      	cbnz	r0, 82ff8 <vTaskSetTimeOutState+0xc>
   82ff0:	4b05      	ldr	r3, [pc, #20]	; (83008 <vTaskSetTimeOutState+0x1c>)
   82ff2:	4798      	blx	r3
   82ff4:	bf00      	nop
   82ff6:	e7fd      	b.n	82ff4 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82ff8:	4a04      	ldr	r2, [pc, #16]	; (8300c <vTaskSetTimeOutState+0x20>)
   82ffa:	6812      	ldr	r2, [r2, #0]
   82ffc:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   82ffe:	4a04      	ldr	r2, [pc, #16]	; (83010 <vTaskSetTimeOutState+0x24>)
   83000:	6812      	ldr	r2, [r2, #0]
   83002:	6042      	str	r2, [r0, #4]
   83004:	bd08      	pop	{r3, pc}
   83006:	bf00      	nop
   83008:	0008206d 	.word	0x0008206d
   8300c:	200784a4 	.word	0x200784a4
   83010:	200784a8 	.word	0x200784a8

00083014 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   83014:	b538      	push	{r3, r4, r5, lr}
   83016:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   83018:	4604      	mov	r4, r0
   8301a:	b918      	cbnz	r0, 83024 <xTaskCheckForTimeOut+0x10>
   8301c:	4b18      	ldr	r3, [pc, #96]	; (83080 <xTaskCheckForTimeOut+0x6c>)
   8301e:	4798      	blx	r3
   83020:	bf00      	nop
   83022:	e7fd      	b.n	83020 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   83024:	b919      	cbnz	r1, 8302e <xTaskCheckForTimeOut+0x1a>
   83026:	4b16      	ldr	r3, [pc, #88]	; (83080 <xTaskCheckForTimeOut+0x6c>)
   83028:	4798      	blx	r3
   8302a:	bf00      	nop
   8302c:	e7fd      	b.n	8302a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   8302e:	4b15      	ldr	r3, [pc, #84]	; (83084 <xTaskCheckForTimeOut+0x70>)
   83030:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   83032:	682b      	ldr	r3, [r5, #0]
   83034:	f1b3 3fff 	cmp.w	r3, #4294967295
   83038:	d019      	beq.n	8306e <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   8303a:	4a13      	ldr	r2, [pc, #76]	; (83088 <xTaskCheckForTimeOut+0x74>)
   8303c:	6811      	ldr	r1, [r2, #0]
   8303e:	6822      	ldr	r2, [r4, #0]
   83040:	428a      	cmp	r2, r1
   83042:	d004      	beq.n	8304e <xTaskCheckForTimeOut+0x3a>
   83044:	4a11      	ldr	r2, [pc, #68]	; (8308c <xTaskCheckForTimeOut+0x78>)
   83046:	6811      	ldr	r1, [r2, #0]
   83048:	6862      	ldr	r2, [r4, #4]
   8304a:	428a      	cmp	r2, r1
   8304c:	d911      	bls.n	83072 <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   8304e:	4a0f      	ldr	r2, [pc, #60]	; (8308c <xTaskCheckForTimeOut+0x78>)
   83050:	6811      	ldr	r1, [r2, #0]
   83052:	6862      	ldr	r2, [r4, #4]
   83054:	1a89      	subs	r1, r1, r2
   83056:	428b      	cmp	r3, r1
   83058:	d90d      	bls.n	83076 <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   8305a:	490c      	ldr	r1, [pc, #48]	; (8308c <xTaskCheckForTimeOut+0x78>)
   8305c:	6809      	ldr	r1, [r1, #0]
   8305e:	1a52      	subs	r2, r2, r1
   83060:	4413      	add	r3, r2
   83062:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   83064:	4620      	mov	r0, r4
   83066:	4b0a      	ldr	r3, [pc, #40]	; (83090 <xTaskCheckForTimeOut+0x7c>)
   83068:	4798      	blx	r3
			xReturn = pdFALSE;
   8306a:	2400      	movs	r4, #0
   8306c:	e004      	b.n	83078 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   8306e:	2400      	movs	r4, #0
   83070:	e002      	b.n	83078 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   83072:	2401      	movs	r4, #1
   83074:	e000      	b.n	83078 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   83076:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   83078:	4b06      	ldr	r3, [pc, #24]	; (83094 <xTaskCheckForTimeOut+0x80>)
   8307a:	4798      	blx	r3

	return xReturn;
}
   8307c:	4620      	mov	r0, r4
   8307e:	bd38      	pop	{r3, r4, r5, pc}
   83080:	0008206d 	.word	0x0008206d
   83084:	0008207d 	.word	0x0008207d
   83088:	200784a4 	.word	0x200784a4
   8308c:	200784a8 	.word	0x200784a8
   83090:	00082fed 	.word	0x00082fed
   83094:	0008209d 	.word	0x0008209d

00083098 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   83098:	2201      	movs	r2, #1
   8309a:	4b01      	ldr	r3, [pc, #4]	; (830a0 <vTaskMissedYield+0x8>)
   8309c:	601a      	str	r2, [r3, #0]
   8309e:	4770      	bx	lr
   830a0:	200784c8 	.word	0x200784c8

000830a4 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   830a4:	4b01      	ldr	r3, [pc, #4]	; (830ac <xTaskGetCurrentTaskHandle+0x8>)
   830a6:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   830a8:	4770      	bx	lr
   830aa:	bf00      	nop
   830ac:	2007848c 	.word	0x2007848c

000830b0 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   830b0:	4b05      	ldr	r3, [pc, #20]	; (830c8 <xTaskGetSchedulerState+0x18>)
   830b2:	681b      	ldr	r3, [r3, #0]
   830b4:	b133      	cbz	r3, 830c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   830b6:	4b05      	ldr	r3, [pc, #20]	; (830cc <xTaskGetSchedulerState+0x1c>)
   830b8:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   830ba:	2b00      	cmp	r3, #0
   830bc:	bf14      	ite	ne
   830be:	2002      	movne	r0, #2
   830c0:	2001      	moveq	r0, #1
   830c2:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   830c4:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   830c6:	4770      	bx	lr
   830c8:	20078328 	.word	0x20078328
   830cc:	20078488 	.word	0x20078488

000830d0 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   830d0:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   830d2:	4604      	mov	r4, r0
   830d4:	2800      	cmp	r0, #0
   830d6:	d02e      	beq.n	83136 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   830d8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   830da:	4a17      	ldr	r2, [pc, #92]	; (83138 <vTaskPriorityInherit+0x68>)
   830dc:	6812      	ldr	r2, [r2, #0]
   830de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   830e0:	4293      	cmp	r3, r2
   830e2:	d228      	bcs.n	83136 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   830e4:	4a14      	ldr	r2, [pc, #80]	; (83138 <vTaskPriorityInherit+0x68>)
   830e6:	6812      	ldr	r2, [r2, #0]
   830e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   830ea:	f1c2 020f 	rsb	r2, r2, #15
   830ee:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   830f0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   830f4:	4a11      	ldr	r2, [pc, #68]	; (8313c <vTaskPriorityInherit+0x6c>)
   830f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   830fa:	6942      	ldr	r2, [r0, #20]
   830fc:	429a      	cmp	r2, r3
   830fe:	d116      	bne.n	8312e <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   83100:	1d05      	adds	r5, r0, #4
   83102:	4628      	mov	r0, r5
   83104:	4b0e      	ldr	r3, [pc, #56]	; (83140 <vTaskPriorityInherit+0x70>)
   83106:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   83108:	4b0b      	ldr	r3, [pc, #44]	; (83138 <vTaskPriorityInherit+0x68>)
   8310a:	681b      	ldr	r3, [r3, #0]
   8310c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8310e:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   83110:	4a0c      	ldr	r2, [pc, #48]	; (83144 <vTaskPriorityInherit+0x74>)
   83112:	6812      	ldr	r2, [r2, #0]
   83114:	4293      	cmp	r3, r2
   83116:	bf84      	itt	hi
   83118:	4a0a      	ldrhi	r2, [pc, #40]	; (83144 <vTaskPriorityInherit+0x74>)
   8311a:	6013      	strhi	r3, [r2, #0]
   8311c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   83120:	4806      	ldr	r0, [pc, #24]	; (8313c <vTaskPriorityInherit+0x6c>)
   83122:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   83126:	4629      	mov	r1, r5
   83128:	4b07      	ldr	r3, [pc, #28]	; (83148 <vTaskPriorityInherit+0x78>)
   8312a:	4798      	blx	r3
   8312c:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   8312e:	4b02      	ldr	r3, [pc, #8]	; (83138 <vTaskPriorityInherit+0x68>)
   83130:	681b      	ldr	r3, [r3, #0]
   83132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83134:	62c3      	str	r3, [r0, #44]	; 0x2c
   83136:	bd38      	pop	{r3, r4, r5, pc}
   83138:	2007848c 	.word	0x2007848c
   8313c:	2007835c 	.word	0x2007835c
   83140:	00081fe5 	.word	0x00081fe5
   83144:	20078358 	.word	0x20078358
   83148:	00081f8d 	.word	0x00081f8d

0008314c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   8314c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   8314e:	4604      	mov	r4, r0
   83150:	b1d0      	cbz	r0, 83188 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   83152:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   83154:	6c83      	ldr	r3, [r0, #72]	; 0x48
   83156:	429a      	cmp	r2, r3
   83158:	d016      	beq.n	83188 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8315a:	1d05      	adds	r5, r0, #4
   8315c:	4628      	mov	r0, r5
   8315e:	4b0b      	ldr	r3, [pc, #44]	; (8318c <vTaskPriorityDisinherit+0x40>)
   83160:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   83162:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   83164:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   83166:	f1c3 020f 	rsb	r2, r3, #15
   8316a:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   8316c:	4a08      	ldr	r2, [pc, #32]	; (83190 <vTaskPriorityDisinherit+0x44>)
   8316e:	6812      	ldr	r2, [r2, #0]
   83170:	4293      	cmp	r3, r2
   83172:	bf84      	itt	hi
   83174:	4a06      	ldrhi	r2, [pc, #24]	; (83190 <vTaskPriorityDisinherit+0x44>)
   83176:	6013      	strhi	r3, [r2, #0]
   83178:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8317c:	4805      	ldr	r0, [pc, #20]	; (83194 <vTaskPriorityDisinherit+0x48>)
   8317e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   83182:	4629      	mov	r1, r5
   83184:	4b04      	ldr	r3, [pc, #16]	; (83198 <vTaskPriorityDisinherit+0x4c>)
   83186:	4798      	blx	r3
   83188:	bd38      	pop	{r3, r4, r5, pc}
   8318a:	bf00      	nop
   8318c:	00081fe5 	.word	0x00081fe5
   83190:	20078358 	.word	0x20078358
   83194:	2007835c 	.word	0x2007835c
   83198:	00081f8d 	.word	0x00081f8d

0008319c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   8319c:	b510      	push	{r4, lr}
   8319e:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   831a0:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   831a2:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   831a4:	4291      	cmp	r1, r2
   831a6:	d80a      	bhi.n	831be <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   831a8:	1ad2      	subs	r2, r2, r3
   831aa:	6981      	ldr	r1, [r0, #24]
   831ac:	428a      	cmp	r2, r1
   831ae:	d211      	bcs.n	831d4 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   831b0:	4b0a      	ldr	r3, [pc, #40]	; (831dc <prvInsertTimerInActiveList+0x40>)
   831b2:	6818      	ldr	r0, [r3, #0]
   831b4:	1d21      	adds	r1, r4, #4
   831b6:	4b0a      	ldr	r3, [pc, #40]	; (831e0 <prvInsertTimerInActiveList+0x44>)
   831b8:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   831ba:	2000      	movs	r0, #0
   831bc:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   831be:	429a      	cmp	r2, r3
   831c0:	d201      	bcs.n	831c6 <prvInsertTimerInActiveList+0x2a>
   831c2:	4299      	cmp	r1, r3
   831c4:	d208      	bcs.n	831d8 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   831c6:	4b07      	ldr	r3, [pc, #28]	; (831e4 <prvInsertTimerInActiveList+0x48>)
   831c8:	6818      	ldr	r0, [r3, #0]
   831ca:	1d21      	adds	r1, r4, #4
   831cc:	4b04      	ldr	r3, [pc, #16]	; (831e0 <prvInsertTimerInActiveList+0x44>)
   831ce:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   831d0:	2000      	movs	r0, #0
   831d2:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   831d4:	2001      	movs	r0, #1
   831d6:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   831d8:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   831da:	bd10      	pop	{r4, pc}
   831dc:	20078508 	.word	0x20078508
   831e0:	00081fa9 	.word	0x00081fa9
   831e4:	200784d4 	.word	0x200784d4

000831e8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   831e8:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   831ea:	4b0d      	ldr	r3, [pc, #52]	; (83220 <prvCheckForValidListAndQueue+0x38>)
   831ec:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   831ee:	4b0d      	ldr	r3, [pc, #52]	; (83224 <prvCheckForValidListAndQueue+0x3c>)
   831f0:	681b      	ldr	r3, [r3, #0]
   831f2:	b98b      	cbnz	r3, 83218 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   831f4:	4d0c      	ldr	r5, [pc, #48]	; (83228 <prvCheckForValidListAndQueue+0x40>)
   831f6:	4628      	mov	r0, r5
   831f8:	4e0c      	ldr	r6, [pc, #48]	; (8322c <prvCheckForValidListAndQueue+0x44>)
   831fa:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   831fc:	4c0c      	ldr	r4, [pc, #48]	; (83230 <prvCheckForValidListAndQueue+0x48>)
   831fe:	4620      	mov	r0, r4
   83200:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   83202:	4b0c      	ldr	r3, [pc, #48]	; (83234 <prvCheckForValidListAndQueue+0x4c>)
   83204:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   83206:	4b0c      	ldr	r3, [pc, #48]	; (83238 <prvCheckForValidListAndQueue+0x50>)
   83208:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   8320a:	2005      	movs	r0, #5
   8320c:	210c      	movs	r1, #12
   8320e:	2200      	movs	r2, #0
   83210:	4b0a      	ldr	r3, [pc, #40]	; (8323c <prvCheckForValidListAndQueue+0x54>)
   83212:	4798      	blx	r3
   83214:	4b03      	ldr	r3, [pc, #12]	; (83224 <prvCheckForValidListAndQueue+0x3c>)
   83216:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   83218:	4b09      	ldr	r3, [pc, #36]	; (83240 <prvCheckForValidListAndQueue+0x58>)
   8321a:	4798      	blx	r3
   8321c:	bd70      	pop	{r4, r5, r6, pc}
   8321e:	bf00      	nop
   83220:	0008207d 	.word	0x0008207d
   83224:	20078504 	.word	0x20078504
   83228:	200784d8 	.word	0x200784d8
   8322c:	00081f6d 	.word	0x00081f6d
   83230:	200784ec 	.word	0x200784ec
   83234:	200784d4 	.word	0x200784d4
   83238:	20078508 	.word	0x20078508
   8323c:	00082455 	.word	0x00082455
   83240:	0008209d 	.word	0x0008209d

00083244 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   83244:	b510      	push	{r4, lr}
   83246:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   83248:	4b0b      	ldr	r3, [pc, #44]	; (83278 <xTimerCreateTimerTask+0x34>)
   8324a:	4798      	blx	r3

	if( xTimerQueue != NULL )
   8324c:	4b0b      	ldr	r3, [pc, #44]	; (8327c <xTimerCreateTimerTask+0x38>)
   8324e:	681b      	ldr	r3, [r3, #0]
   83250:	b163      	cbz	r3, 8326c <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   83252:	230e      	movs	r3, #14
   83254:	9300      	str	r3, [sp, #0]
   83256:	2300      	movs	r3, #0
   83258:	9301      	str	r3, [sp, #4]
   8325a:	9302      	str	r3, [sp, #8]
   8325c:	9303      	str	r3, [sp, #12]
   8325e:	4808      	ldr	r0, [pc, #32]	; (83280 <xTimerCreateTimerTask+0x3c>)
   83260:	4908      	ldr	r1, [pc, #32]	; (83284 <xTimerCreateTimerTask+0x40>)
   83262:	f44f 7282 	mov.w	r2, #260	; 0x104
   83266:	4c08      	ldr	r4, [pc, #32]	; (83288 <xTimerCreateTimerTask+0x44>)
   83268:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   8326a:	b918      	cbnz	r0, 83274 <xTimerCreateTimerTask+0x30>
   8326c:	4b07      	ldr	r3, [pc, #28]	; (8328c <xTimerCreateTimerTask+0x48>)
   8326e:	4798      	blx	r3
   83270:	bf00      	nop
   83272:	e7fd      	b.n	83270 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   83274:	b004      	add	sp, #16
   83276:	bd10      	pop	{r4, pc}
   83278:	000831e9 	.word	0x000831e9
   8327c:	20078504 	.word	0x20078504
   83280:	00083399 	.word	0x00083399
   83284:	00086f8c 	.word	0x00086f8c
   83288:	00082859 	.word	0x00082859
   8328c:	0008206d 	.word	0x0008206d

00083290 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   83290:	b510      	push	{r4, lr}
   83292:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   83294:	4c0f      	ldr	r4, [pc, #60]	; (832d4 <xTimerGenericCommand+0x44>)
   83296:	6824      	ldr	r4, [r4, #0]
   83298:	b1c4      	cbz	r4, 832cc <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   8329a:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   8329c:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   8329e:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   832a0:	b96b      	cbnz	r3, 832be <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   832a2:	4b0d      	ldr	r3, [pc, #52]	; (832d8 <xTimerGenericCommand+0x48>)
   832a4:	4798      	blx	r3
   832a6:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   832a8:	4b0a      	ldr	r3, [pc, #40]	; (832d4 <xTimerGenericCommand+0x44>)
   832aa:	6818      	ldr	r0, [r3, #0]
   832ac:	a901      	add	r1, sp, #4
   832ae:	bf07      	ittee	eq
   832b0:	9a06      	ldreq	r2, [sp, #24]
   832b2:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   832b4:	2200      	movne	r2, #0
   832b6:	4613      	movne	r3, r2
   832b8:	4c08      	ldr	r4, [pc, #32]	; (832dc <xTimerGenericCommand+0x4c>)
   832ba:	47a0      	blx	r4
   832bc:	e007      	b.n	832ce <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   832be:	4620      	mov	r0, r4
   832c0:	a901      	add	r1, sp, #4
   832c2:	461a      	mov	r2, r3
   832c4:	2300      	movs	r3, #0
   832c6:	4c06      	ldr	r4, [pc, #24]	; (832e0 <xTimerGenericCommand+0x50>)
   832c8:	47a0      	blx	r4
   832ca:	e000      	b.n	832ce <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   832cc:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   832ce:	b004      	add	sp, #16
   832d0:	bd10      	pop	{r4, pc}
   832d2:	bf00      	nop
   832d4:	20078504 	.word	0x20078504
   832d8:	000830b1 	.word	0x000830b1
   832dc:	000824ad 	.word	0x000824ad
   832e0:	000825c9 	.word	0x000825c9

000832e4 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   832e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   832e8:	b082      	sub	sp, #8
   832ea:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   832ec:	4b22      	ldr	r3, [pc, #136]	; (83378 <prvSampleTimeNow+0x94>)
   832ee:	4798      	blx	r3
   832f0:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   832f2:	4b22      	ldr	r3, [pc, #136]	; (8337c <prvSampleTimeNow+0x98>)
   832f4:	681b      	ldr	r3, [r3, #0]
   832f6:	4298      	cmp	r0, r3
   832f8:	d234      	bcs.n	83364 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   832fa:	4e21      	ldr	r6, [pc, #132]	; (83380 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   832fc:	4f21      	ldr	r7, [pc, #132]	; (83384 <prvSampleTimeNow+0xa0>)
   832fe:	e024      	b.n	8334a <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   83300:	68da      	ldr	r2, [r3, #12]
   83302:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   83306:	68db      	ldr	r3, [r3, #12]
   83308:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8330a:	1d25      	adds	r5, r4, #4
   8330c:	4628      	mov	r0, r5
   8330e:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   83310:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83312:	4620      	mov	r0, r4
   83314:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   83316:	69e3      	ldr	r3, [r4, #28]
   83318:	2b01      	cmp	r3, #1
   8331a:	d116      	bne.n	8334a <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   8331c:	69a3      	ldr	r3, [r4, #24]
   8331e:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   83320:	4553      	cmp	r3, sl
   83322:	d906      	bls.n	83332 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   83324:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   83326:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   83328:	6830      	ldr	r0, [r6, #0]
   8332a:	4629      	mov	r1, r5
   8332c:	4b16      	ldr	r3, [pc, #88]	; (83388 <prvSampleTimeNow+0xa4>)
   8332e:	4798      	blx	r3
   83330:	e00b      	b.n	8334a <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   83332:	2300      	movs	r3, #0
   83334:	9300      	str	r3, [sp, #0]
   83336:	4620      	mov	r0, r4
   83338:	4619      	mov	r1, r3
   8333a:	4652      	mov	r2, sl
   8333c:	4c13      	ldr	r4, [pc, #76]	; (8338c <prvSampleTimeNow+0xa8>)
   8333e:	47a0      	blx	r4
				configASSERT( xResult );
   83340:	b918      	cbnz	r0, 8334a <prvSampleTimeNow+0x66>
   83342:	4b13      	ldr	r3, [pc, #76]	; (83390 <prvSampleTimeNow+0xac>)
   83344:	4798      	blx	r3
   83346:	bf00      	nop
   83348:	e7fd      	b.n	83346 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8334a:	6833      	ldr	r3, [r6, #0]
   8334c:	681a      	ldr	r2, [r3, #0]
   8334e:	2a00      	cmp	r2, #0
   83350:	d1d6      	bne.n	83300 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   83352:	4a10      	ldr	r2, [pc, #64]	; (83394 <prvSampleTimeNow+0xb0>)
   83354:	6811      	ldr	r1, [r2, #0]
   83356:	480a      	ldr	r0, [pc, #40]	; (83380 <prvSampleTimeNow+0x9c>)
   83358:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   8335a:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   8335c:	2301      	movs	r3, #1
   8335e:	f8c9 3000 	str.w	r3, [r9]
   83362:	e002      	b.n	8336a <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   83364:	2300      	movs	r3, #0
   83366:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   8336a:	4b04      	ldr	r3, [pc, #16]	; (8337c <prvSampleTimeNow+0x98>)
   8336c:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   83370:	4640      	mov	r0, r8
   83372:	b002      	add	sp, #8
   83374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83378:	00082ad9 	.word	0x00082ad9
   8337c:	20078500 	.word	0x20078500
   83380:	200784d4 	.word	0x200784d4
   83384:	00081fe5 	.word	0x00081fe5
   83388:	00081fa9 	.word	0x00081fa9
   8338c:	00083291 	.word	0x00083291
   83390:	0008206d 	.word	0x0008206d
   83394:	20078508 	.word	0x20078508

00083398 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   83398:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8339c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8339e:	4d4d      	ldr	r5, [pc, #308]	; (834d4 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   833a0:	f8df 8160 	ldr.w	r8, [pc, #352]	; 83504 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   833a4:	4b4c      	ldr	r3, [pc, #304]	; (834d8 <prvTimerTask+0x140>)
   833a6:	681b      	ldr	r3, [r3, #0]
   833a8:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   833aa:	2a00      	cmp	r2, #0
   833ac:	f000 8087 	beq.w	834be <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   833b0:	68db      	ldr	r3, [r3, #12]
   833b2:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   833b4:	4b49      	ldr	r3, [pc, #292]	; (834dc <prvTimerTask+0x144>)
   833b6:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   833b8:	a803      	add	r0, sp, #12
   833ba:	4b49      	ldr	r3, [pc, #292]	; (834e0 <prvTimerTask+0x148>)
   833bc:	4798      	blx	r3
   833be:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   833c0:	9b03      	ldr	r3, [sp, #12]
   833c2:	2b00      	cmp	r3, #0
   833c4:	d130      	bne.n	83428 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   833c6:	4286      	cmp	r6, r0
   833c8:	d824      	bhi.n	83414 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   833ca:	4b46      	ldr	r3, [pc, #280]	; (834e4 <prvTimerTask+0x14c>)
   833cc:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   833ce:	4b42      	ldr	r3, [pc, #264]	; (834d8 <prvTimerTask+0x140>)
   833d0:	681b      	ldr	r3, [r3, #0]
   833d2:	68db      	ldr	r3, [r3, #12]
   833d4:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   833d6:	1d20      	adds	r0, r4, #4
   833d8:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   833da:	69e3      	ldr	r3, [r4, #28]
   833dc:	2b01      	cmp	r3, #1
   833de:	d114      	bne.n	8340a <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   833e0:	69a1      	ldr	r1, [r4, #24]
   833e2:	4620      	mov	r0, r4
   833e4:	4431      	add	r1, r6
   833e6:	463a      	mov	r2, r7
   833e8:	4633      	mov	r3, r6
   833ea:	4f3f      	ldr	r7, [pc, #252]	; (834e8 <prvTimerTask+0x150>)
   833ec:	47b8      	blx	r7
   833ee:	2801      	cmp	r0, #1
   833f0:	d10b      	bne.n	8340a <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   833f2:	2300      	movs	r3, #0
   833f4:	9300      	str	r3, [sp, #0]
   833f6:	4620      	mov	r0, r4
   833f8:	4619      	mov	r1, r3
   833fa:	4632      	mov	r2, r6
   833fc:	4e3b      	ldr	r6, [pc, #236]	; (834ec <prvTimerTask+0x154>)
   833fe:	47b0      	blx	r6
			configASSERT( xResult );
   83400:	b918      	cbnz	r0, 8340a <prvTimerTask+0x72>
   83402:	4b3b      	ldr	r3, [pc, #236]	; (834f0 <prvTimerTask+0x158>)
   83404:	4798      	blx	r3
   83406:	bf00      	nop
   83408:	e7fd      	b.n	83406 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8340a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8340c:	4620      	mov	r0, r4
   8340e:	4798      	blx	r3
   83410:	e00c      	b.n	8342c <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   83412:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   83414:	6828      	ldr	r0, [r5, #0]
   83416:	1bf1      	subs	r1, r6, r7
   83418:	4b36      	ldr	r3, [pc, #216]	; (834f4 <prvTimerTask+0x15c>)
   8341a:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   8341c:	4b31      	ldr	r3, [pc, #196]	; (834e4 <prvTimerTask+0x14c>)
   8341e:	4798      	blx	r3
   83420:	b920      	cbnz	r0, 8342c <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   83422:	4b35      	ldr	r3, [pc, #212]	; (834f8 <prvTimerTask+0x160>)
   83424:	4798      	blx	r3
   83426:	e001      	b.n	8342c <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   83428:	4b2e      	ldr	r3, [pc, #184]	; (834e4 <prvTimerTask+0x14c>)
   8342a:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8342c:	a802      	add	r0, sp, #8
   8342e:	4b2c      	ldr	r3, [pc, #176]	; (834e0 <prvTimerTask+0x148>)
   83430:	4798      	blx	r3
   83432:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   83434:	4e31      	ldr	r6, [pc, #196]	; (834fc <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   83436:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 834e8 <prvTimerTask+0x150>
   8343a:	e038      	b.n	834ae <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   8343c:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   8343e:	b11c      	cbz	r4, 83448 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   83440:	6961      	ldr	r1, [r4, #20]
   83442:	b109      	cbz	r1, 83448 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   83444:	1d20      	adds	r0, r4, #4
   83446:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   83448:	9903      	ldr	r1, [sp, #12]
   8344a:	2902      	cmp	r1, #2
   8344c:	d01f      	beq.n	8348e <prvTimerTask+0xf6>
   8344e:	2903      	cmp	r1, #3
   83450:	d02a      	beq.n	834a8 <prvTimerTask+0x110>
   83452:	2900      	cmp	r1, #0
   83454:	d12b      	bne.n	834ae <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   83456:	9b04      	ldr	r3, [sp, #16]
   83458:	69a1      	ldr	r1, [r4, #24]
   8345a:	4620      	mov	r0, r4
   8345c:	4419      	add	r1, r3
   8345e:	463a      	mov	r2, r7
   83460:	47c8      	blx	r9
   83462:	2801      	cmp	r0, #1
   83464:	d123      	bne.n	834ae <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   83466:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83468:	4620      	mov	r0, r4
   8346a:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8346c:	69e3      	ldr	r3, [r4, #28]
   8346e:	2b01      	cmp	r3, #1
   83470:	d11d      	bne.n	834ae <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   83472:	69a2      	ldr	r2, [r4, #24]
   83474:	2300      	movs	r3, #0
   83476:	9300      	str	r3, [sp, #0]
   83478:	4620      	mov	r0, r4
   8347a:	4619      	mov	r1, r3
   8347c:	9c04      	ldr	r4, [sp, #16]
   8347e:	4422      	add	r2, r4
   83480:	4c1a      	ldr	r4, [pc, #104]	; (834ec <prvTimerTask+0x154>)
   83482:	47a0      	blx	r4
						configASSERT( xResult );
   83484:	b998      	cbnz	r0, 834ae <prvTimerTask+0x116>
   83486:	4b1a      	ldr	r3, [pc, #104]	; (834f0 <prvTimerTask+0x158>)
   83488:	4798      	blx	r3
   8348a:	bf00      	nop
   8348c:	e7fd      	b.n	8348a <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   8348e:	9904      	ldr	r1, [sp, #16]
   83490:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   83492:	b919      	cbnz	r1, 8349c <prvTimerTask+0x104>
   83494:	4b16      	ldr	r3, [pc, #88]	; (834f0 <prvTimerTask+0x158>)
   83496:	4798      	blx	r3
   83498:	bf00      	nop
   8349a:	e7fd      	b.n	83498 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8349c:	4620      	mov	r0, r4
   8349e:	4439      	add	r1, r7
   834a0:	463a      	mov	r2, r7
   834a2:	463b      	mov	r3, r7
   834a4:	47c8      	blx	r9
   834a6:	e002      	b.n	834ae <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   834a8:	4620      	mov	r0, r4
   834aa:	4b15      	ldr	r3, [pc, #84]	; (83500 <prvTimerTask+0x168>)
   834ac:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   834ae:	6828      	ldr	r0, [r5, #0]
   834b0:	a903      	add	r1, sp, #12
   834b2:	2200      	movs	r2, #0
   834b4:	4613      	mov	r3, r2
   834b6:	47b0      	blx	r6
   834b8:	2800      	cmp	r0, #0
   834ba:	d1bf      	bne.n	8343c <prvTimerTask+0xa4>
   834bc:	e772      	b.n	833a4 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   834be:	4b07      	ldr	r3, [pc, #28]	; (834dc <prvTimerTask+0x144>)
   834c0:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   834c2:	a803      	add	r0, sp, #12
   834c4:	4b06      	ldr	r3, [pc, #24]	; (834e0 <prvTimerTask+0x148>)
   834c6:	4798      	blx	r3
   834c8:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   834ca:	9b03      	ldr	r3, [sp, #12]
   834cc:	2b00      	cmp	r3, #0
   834ce:	d0a0      	beq.n	83412 <prvTimerTask+0x7a>
   834d0:	e7aa      	b.n	83428 <prvTimerTask+0x90>
   834d2:	bf00      	nop
   834d4:	20078504 	.word	0x20078504
   834d8:	200784d4 	.word	0x200784d4
   834dc:	00082ac9 	.word	0x00082ac9
   834e0:	000832e5 	.word	0x000832e5
   834e4:	00082c19 	.word	0x00082c19
   834e8:	0008319d 	.word	0x0008319d
   834ec:	00083291 	.word	0x00083291
   834f0:	0008206d 	.word	0x0008206d
   834f4:	000827b5 	.word	0x000827b5
   834f8:	0008205d 	.word	0x0008205d
   834fc:	00082659 	.word	0x00082659
   83500:	0008228d 	.word	0x0008228d
   83504:	00081fe5 	.word	0x00081fe5

00083508 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   83508:	b500      	push	{lr}
   8350a:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   8350c:	4813      	ldr	r0, [pc, #76]	; (8355c <USART0_Handler+0x54>)
   8350e:	f10d 0107 	add.w	r1, sp, #7
   83512:	2201      	movs	r2, #1
   83514:	4b12      	ldr	r3, [pc, #72]	; (83560 <USART0_Handler+0x58>)
   83516:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   83518:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8351a:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   8351e:	2200      	movs	r2, #0
   83520:	4b10      	ldr	r3, [pc, #64]	; (83564 <USART0_Handler+0x5c>)
   83522:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   83524:	4b10      	ldr	r3, [pc, #64]	; (83568 <USART0_Handler+0x60>)
   83526:	781a      	ldrb	r2, [r3, #0]
   83528:	3201      	adds	r2, #1
   8352a:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   8352c:	4b0f      	ldr	r3, [pc, #60]	; (8356c <USART0_Handler+0x64>)
   8352e:	781b      	ldrb	r3, [r3, #0]
   83530:	f89d 1007 	ldrb.w	r1, [sp, #7]
   83534:	4a0e      	ldr	r2, [pc, #56]	; (83570 <USART0_Handler+0x68>)
   83536:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   83538:	2b9b      	cmp	r3, #155	; 0x9b
   8353a:	d103      	bne.n	83544 <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   8353c:	2200      	movs	r2, #0
   8353e:	4b0b      	ldr	r3, [pc, #44]	; (8356c <USART0_Handler+0x64>)
   83540:	701a      	strb	r2, [r3, #0]
   83542:	e002      	b.n	8354a <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   83544:	3301      	adds	r3, #1
   83546:	4a09      	ldr	r2, [pc, #36]	; (8356c <USART0_Handler+0x64>)
   83548:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8354a:	2201      	movs	r2, #1
   8354c:	4b05      	ldr	r3, [pc, #20]	; (83564 <USART0_Handler+0x5c>)
   8354e:	701a      	strb	r2, [r3, #0]
   83550:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   83554:	b662      	cpsie	i
}
   83556:	b003      	add	sp, #12
   83558:	f85d fb04 	ldr.w	pc, [sp], #4
   8355c:	40098000 	.word	0x40098000
   83560:	0008135d 	.word	0x0008135d
   83564:	2007013c 	.word	0x2007013c
   83568:	200785a9 	.word	0x200785a9
   8356c:	200785a8 	.word	0x200785a8
   83570:	2007850c 	.word	0x2007850c

00083574 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   83574:	b5f0      	push	{r4, r5, r6, r7, lr}
   83576:	b083      	sub	sp, #12
   83578:	4604      	mov	r4, r0
   8357a:	460d      	mov	r5, r1
	uint32_t val = 0;
   8357c:	2300      	movs	r3, #0
   8357e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   83580:	4b1f      	ldr	r3, [pc, #124]	; (83600 <usart_serial_getchar+0x8c>)
   83582:	4298      	cmp	r0, r3
   83584:	d107      	bne.n	83596 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   83586:	461f      	mov	r7, r3
   83588:	4e1e      	ldr	r6, [pc, #120]	; (83604 <usart_serial_getchar+0x90>)
   8358a:	4638      	mov	r0, r7
   8358c:	4629      	mov	r1, r5
   8358e:	47b0      	blx	r6
   83590:	2800      	cmp	r0, #0
   83592:	d1fa      	bne.n	8358a <usart_serial_getchar+0x16>
   83594:	e019      	b.n	835ca <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   83596:	4b1c      	ldr	r3, [pc, #112]	; (83608 <usart_serial_getchar+0x94>)
   83598:	4298      	cmp	r0, r3
   8359a:	d109      	bne.n	835b0 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   8359c:	461f      	mov	r7, r3
   8359e:	4e1b      	ldr	r6, [pc, #108]	; (8360c <usart_serial_getchar+0x98>)
   835a0:	4638      	mov	r0, r7
   835a2:	a901      	add	r1, sp, #4
   835a4:	47b0      	blx	r6
   835a6:	2800      	cmp	r0, #0
   835a8:	d1fa      	bne.n	835a0 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   835aa:	9b01      	ldr	r3, [sp, #4]
   835ac:	702b      	strb	r3, [r5, #0]
   835ae:	e019      	b.n	835e4 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   835b0:	4b17      	ldr	r3, [pc, #92]	; (83610 <usart_serial_getchar+0x9c>)
   835b2:	4298      	cmp	r0, r3
   835b4:	d109      	bne.n	835ca <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   835b6:	461e      	mov	r6, r3
   835b8:	4c14      	ldr	r4, [pc, #80]	; (8360c <usart_serial_getchar+0x98>)
   835ba:	4630      	mov	r0, r6
   835bc:	a901      	add	r1, sp, #4
   835be:	47a0      	blx	r4
   835c0:	2800      	cmp	r0, #0
   835c2:	d1fa      	bne.n	835ba <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   835c4:	9b01      	ldr	r3, [sp, #4]
   835c6:	702b      	strb	r3, [r5, #0]
   835c8:	e018      	b.n	835fc <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   835ca:	4b12      	ldr	r3, [pc, #72]	; (83614 <usart_serial_getchar+0xa0>)
   835cc:	429c      	cmp	r4, r3
   835ce:	d109      	bne.n	835e4 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   835d0:	461e      	mov	r6, r3
   835d2:	4c0e      	ldr	r4, [pc, #56]	; (8360c <usart_serial_getchar+0x98>)
   835d4:	4630      	mov	r0, r6
   835d6:	a901      	add	r1, sp, #4
   835d8:	47a0      	blx	r4
   835da:	2800      	cmp	r0, #0
   835dc:	d1fa      	bne.n	835d4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   835de:	9b01      	ldr	r3, [sp, #4]
   835e0:	702b      	strb	r3, [r5, #0]
   835e2:	e00b      	b.n	835fc <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   835e4:	4b0c      	ldr	r3, [pc, #48]	; (83618 <usart_serial_getchar+0xa4>)
   835e6:	429c      	cmp	r4, r3
   835e8:	d108      	bne.n	835fc <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   835ea:	461e      	mov	r6, r3
   835ec:	4c07      	ldr	r4, [pc, #28]	; (8360c <usart_serial_getchar+0x98>)
   835ee:	4630      	mov	r0, r6
   835f0:	a901      	add	r1, sp, #4
   835f2:	47a0      	blx	r4
   835f4:	2800      	cmp	r0, #0
   835f6:	d1fa      	bne.n	835ee <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   835f8:	9b01      	ldr	r3, [sp, #4]
   835fa:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   835fc:	b003      	add	sp, #12
   835fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83600:	400e0800 	.word	0x400e0800
   83604:	00081d0d 	.word	0x00081d0d
   83608:	40098000 	.word	0x40098000
   8360c:	00081d35 	.word	0x00081d35
   83610:	4009c000 	.word	0x4009c000
   83614:	400a0000 	.word	0x400a0000
   83618:	400a4000 	.word	0x400a4000

0008361c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   8361c:	b570      	push	{r4, r5, r6, lr}
   8361e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   83620:	4b21      	ldr	r3, [pc, #132]	; (836a8 <usart_serial_putchar+0x8c>)
   83622:	4298      	cmp	r0, r3
   83624:	d107      	bne.n	83636 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   83626:	461e      	mov	r6, r3
   83628:	4d20      	ldr	r5, [pc, #128]	; (836ac <usart_serial_putchar+0x90>)
   8362a:	4630      	mov	r0, r6
   8362c:	4621      	mov	r1, r4
   8362e:	47a8      	blx	r5
   83630:	2800      	cmp	r0, #0
   83632:	d1fa      	bne.n	8362a <usart_serial_putchar+0xe>
   83634:	e02b      	b.n	8368e <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   83636:	4b1e      	ldr	r3, [pc, #120]	; (836b0 <usart_serial_putchar+0x94>)
   83638:	4298      	cmp	r0, r3
   8363a:	d107      	bne.n	8364c <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   8363c:	461e      	mov	r6, r3
   8363e:	4d1d      	ldr	r5, [pc, #116]	; (836b4 <usart_serial_putchar+0x98>)
   83640:	4630      	mov	r0, r6
   83642:	4621      	mov	r1, r4
   83644:	47a8      	blx	r5
   83646:	2800      	cmp	r0, #0
   83648:	d1fa      	bne.n	83640 <usart_serial_putchar+0x24>
   8364a:	e022      	b.n	83692 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8364c:	4b1a      	ldr	r3, [pc, #104]	; (836b8 <usart_serial_putchar+0x9c>)
   8364e:	4298      	cmp	r0, r3
   83650:	d107      	bne.n	83662 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   83652:	461e      	mov	r6, r3
   83654:	4d17      	ldr	r5, [pc, #92]	; (836b4 <usart_serial_putchar+0x98>)
   83656:	4630      	mov	r0, r6
   83658:	4621      	mov	r1, r4
   8365a:	47a8      	blx	r5
   8365c:	2800      	cmp	r0, #0
   8365e:	d1fa      	bne.n	83656 <usart_serial_putchar+0x3a>
   83660:	e019      	b.n	83696 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   83662:	4b16      	ldr	r3, [pc, #88]	; (836bc <usart_serial_putchar+0xa0>)
   83664:	4298      	cmp	r0, r3
   83666:	d107      	bne.n	83678 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   83668:	461e      	mov	r6, r3
   8366a:	4d12      	ldr	r5, [pc, #72]	; (836b4 <usart_serial_putchar+0x98>)
   8366c:	4630      	mov	r0, r6
   8366e:	4621      	mov	r1, r4
   83670:	47a8      	blx	r5
   83672:	2800      	cmp	r0, #0
   83674:	d1fa      	bne.n	8366c <usart_serial_putchar+0x50>
   83676:	e010      	b.n	8369a <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   83678:	4b11      	ldr	r3, [pc, #68]	; (836c0 <usart_serial_putchar+0xa4>)
   8367a:	4298      	cmp	r0, r3
   8367c:	d10f      	bne.n	8369e <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8367e:	461e      	mov	r6, r3
   83680:	4d0c      	ldr	r5, [pc, #48]	; (836b4 <usart_serial_putchar+0x98>)
   83682:	4630      	mov	r0, r6
   83684:	4621      	mov	r1, r4
   83686:	47a8      	blx	r5
   83688:	2800      	cmp	r0, #0
   8368a:	d1fa      	bne.n	83682 <usart_serial_putchar+0x66>
   8368c:	e009      	b.n	836a2 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   8368e:	2001      	movs	r0, #1
   83690:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83692:	2001      	movs	r0, #1
   83694:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83696:	2001      	movs	r0, #1
   83698:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8369a:	2001      	movs	r0, #1
   8369c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8369e:	2000      	movs	r0, #0
   836a0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   836a2:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   836a4:	bd70      	pop	{r4, r5, r6, pc}
   836a6:	bf00      	nop
   836a8:	400e0800 	.word	0x400e0800
   836ac:	00081cfd 	.word	0x00081cfd
   836b0:	40098000 	.word	0x40098000
   836b4:	00081d21 	.word	0x00081d21
   836b8:	4009c000 	.word	0x4009c000
   836bc:	400a0000 	.word	0x400a0000
   836c0:	400a4000 	.word	0x400a4000

000836c4 <configureConsole>:
#include "init_pins.h"


int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   836c4:	b530      	push	{r4, r5, lr}
   836c6:	b085      	sub	sp, #20
   836c8:	2008      	movs	r0, #8
   836ca:	4d13      	ldr	r5, [pc, #76]	; (83718 <configureConsole+0x54>)
   836cc:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   836ce:	4c13      	ldr	r4, [pc, #76]	; (8371c <configureConsole+0x58>)
   836d0:	4b13      	ldr	r3, [pc, #76]	; (83720 <configureConsole+0x5c>)
   836d2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   836d4:	4a13      	ldr	r2, [pc, #76]	; (83724 <configureConsole+0x60>)
   836d6:	4b14      	ldr	r3, [pc, #80]	; (83728 <configureConsole+0x64>)
   836d8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   836da:	4a14      	ldr	r2, [pc, #80]	; (8372c <configureConsole+0x68>)
   836dc:	4b14      	ldr	r3, [pc, #80]	; (83730 <configureConsole+0x6c>)
   836de:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   836e0:	4b14      	ldr	r3, [pc, #80]	; (83734 <configureConsole+0x70>)
   836e2:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   836e4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   836e8:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   836ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
   836ee:	9303      	str	r3, [sp, #12]
   836f0:	2008      	movs	r0, #8
   836f2:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   836f4:	4620      	mov	r0, r4
   836f6:	a901      	add	r1, sp, #4
   836f8:	4b0f      	ldr	r3, [pc, #60]	; (83738 <configureConsole+0x74>)
   836fa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   836fc:	4d0f      	ldr	r5, [pc, #60]	; (8373c <configureConsole+0x78>)
   836fe:	682b      	ldr	r3, [r5, #0]
   83700:	6898      	ldr	r0, [r3, #8]
   83702:	2100      	movs	r1, #0
   83704:	4c0e      	ldr	r4, [pc, #56]	; (83740 <configureConsole+0x7c>)
   83706:	47a0      	blx	r4
	setbuf(stdin, NULL);
   83708:	682b      	ldr	r3, [r5, #0]
   8370a:	6858      	ldr	r0, [r3, #4]
   8370c:	2100      	movs	r1, #0
   8370e:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);

	/* printf("Console ready\n"); */
	return 0;
}
   83710:	2000      	movs	r0, #0
   83712:	b005      	add	sp, #20
   83714:	bd30      	pop	{r4, r5, pc}
   83716:	bf00      	nop
   83718:	00081a71 	.word	0x00081a71
   8371c:	400e0800 	.word	0x400e0800
   83720:	20078638 	.word	0x20078638
   83724:	0008361d 	.word	0x0008361d
   83728:	20078634 	.word	0x20078634
   8372c:	00083575 	.word	0x00083575
   83730:	20078630 	.word	0x20078630
   83734:	0501bd00 	.word	0x0501bd00
   83738:	00081cc5 	.word	0x00081cc5
   8373c:	200701b0 	.word	0x200701b0
   83740:	0008397d 	.word	0x0008397d

00083744 <main>:

int main (void)
{
   83744:	b510      	push	{r4, lr}
   83746:	b084      	sub	sp, #16
	// Insert system clock initialization code here (sysclk_init()).
	sysclk_init();
   83748:	4b48      	ldr	r3, [pc, #288]	; (8386c <main+0x128>)
   8374a:	4798      	blx	r3
	board_init();
   8374c:	4b48      	ldr	r3, [pc, #288]	; (83870 <main+0x12c>)
   8374e:	4798      	blx	r3
	analogInit();
   83750:	4b48      	ldr	r3, [pc, #288]	; (83874 <main+0x130>)
   83752:	4798      	blx	r3
	setupUART();
   83754:	4b48      	ldr	r3, [pc, #288]	; (83878 <main+0x134>)
   83756:	4798      	blx	r3
	configureConsole();
   83758:	4b48      	ldr	r3, [pc, #288]	; (8387c <main+0x138>)
   8375a:	4798      	blx	r3
	delayInit();	
   8375c:	4b48      	ldr	r3, [pc, #288]	; (83880 <main+0x13c>)
   8375e:	4798      	blx	r3
	configure_tc_LeftWheel();
   83760:	4b48      	ldr	r3, [pc, #288]	; (83884 <main+0x140>)
   83762:	4798      	blx	r3
	configure_tc_RightWheel();
   83764:	4b48      	ldr	r3, [pc, #288]	; (83888 <main+0x144>)
   83766:	4798      	blx	r3
	configure_interrupt_pio_LeftWheel();
   83768:	4b48      	ldr	r3, [pc, #288]	; (8388c <main+0x148>)
   8376a:	4798      	blx	r3
	configure_interrupt_pio_RightWheel();
   8376c:	4b48      	ldr	r3, [pc, #288]	; (83890 <main+0x14c>)
   8376e:	4798      	blx	r3
	PWMInit();
   83770:	4b48      	ldr	r3, [pc, #288]	; (83894 <main+0x150>)
   83772:	4798      	blx	r3


//Ultraljud


	if (xTaskCreate(TaskDriveLeftRight, (const signed char * const) "TaskDriveLeftRight", 1024, NULL, 3, NULL) != pdPASS){
   83774:	2303      	movs	r3, #3
   83776:	9300      	str	r3, [sp, #0]
   83778:	2300      	movs	r3, #0
   8377a:	9301      	str	r3, [sp, #4]
   8377c:	9302      	str	r3, [sp, #8]
   8377e:	9303      	str	r3, [sp, #12]
   83780:	4845      	ldr	r0, [pc, #276]	; (83898 <main+0x154>)
   83782:	4946      	ldr	r1, [pc, #280]	; (8389c <main+0x158>)
   83784:	f44f 6280 	mov.w	r2, #1024	; 0x400
   83788:	4c45      	ldr	r4, [pc, #276]	; (838a0 <main+0x15c>)
   8378a:	47a0      	blx	r4
   8378c:	2801      	cmp	r0, #1
   8378e:	d002      	beq.n	83796 <main+0x52>
		printf("Failed to create TaskDriveLeftRight\n");
   83790:	4844      	ldr	r0, [pc, #272]	; (838a4 <main+0x160>)
   83792:	4b45      	ldr	r3, [pc, #276]	; (838a8 <main+0x164>)
   83794:	4798      	blx	r3
	}
	if (xTaskCreate(TaskMatLab, (const signed char * const) "TaskDriveForward", 1024, NULL, 1, NULL) != pdPASS){
   83796:	2301      	movs	r3, #1
   83798:	9300      	str	r3, [sp, #0]
   8379a:	2300      	movs	r3, #0
   8379c:	9301      	str	r3, [sp, #4]
   8379e:	9302      	str	r3, [sp, #8]
   837a0:	9303      	str	r3, [sp, #12]
   837a2:	4842      	ldr	r0, [pc, #264]	; (838ac <main+0x168>)
   837a4:	4942      	ldr	r1, [pc, #264]	; (838b0 <main+0x16c>)
   837a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   837aa:	4c3d      	ldr	r4, [pc, #244]	; (838a0 <main+0x15c>)
   837ac:	47a0      	blx	r4
   837ae:	2801      	cmp	r0, #1
   837b0:	d002      	beq.n	837b8 <main+0x74>
		printf("Failed to create TaskDriveForward\n");
   837b2:	4840      	ldr	r0, [pc, #256]	; (838b4 <main+0x170>)
   837b4:	4b3c      	ldr	r3, [pc, #240]	; (838a8 <main+0x164>)
   837b6:	4798      	blx	r3
	}
	if (xTaskCreate(TaskPIDLeft, (const signed char * const) "TaskDriveForward", 1024, NULL, 5, NULL) != pdPASS){
   837b8:	2305      	movs	r3, #5
   837ba:	9300      	str	r3, [sp, #0]
   837bc:	2300      	movs	r3, #0
   837be:	9301      	str	r3, [sp, #4]
   837c0:	9302      	str	r3, [sp, #8]
   837c2:	9303      	str	r3, [sp, #12]
   837c4:	483c      	ldr	r0, [pc, #240]	; (838b8 <main+0x174>)
   837c6:	493a      	ldr	r1, [pc, #232]	; (838b0 <main+0x16c>)
   837c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   837cc:	4c34      	ldr	r4, [pc, #208]	; (838a0 <main+0x15c>)
   837ce:	47a0      	blx	r4
   837d0:	2801      	cmp	r0, #1
   837d2:	d002      	beq.n	837da <main+0x96>
		printf("Failed to create TaskDriveForward\n");
   837d4:	4837      	ldr	r0, [pc, #220]	; (838b4 <main+0x170>)
   837d6:	4b34      	ldr	r3, [pc, #208]	; (838a8 <main+0x164>)
   837d8:	4798      	blx	r3
	}
	if (xTaskCreate(TaskPIDRight, (const signed char * const) "TaskDriveForward", 1024, NULL, 2, NULL) != pdPASS){
   837da:	2302      	movs	r3, #2
   837dc:	9300      	str	r3, [sp, #0]
   837de:	2300      	movs	r3, #0
   837e0:	9301      	str	r3, [sp, #4]
   837e2:	9302      	str	r3, [sp, #8]
   837e4:	9303      	str	r3, [sp, #12]
   837e6:	4835      	ldr	r0, [pc, #212]	; (838bc <main+0x178>)
   837e8:	4931      	ldr	r1, [pc, #196]	; (838b0 <main+0x16c>)
   837ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
   837ee:	4c2c      	ldr	r4, [pc, #176]	; (838a0 <main+0x15c>)
   837f0:	47a0      	blx	r4
   837f2:	2801      	cmp	r0, #1
   837f4:	d002      	beq.n	837fc <main+0xb8>
		printf("Failed to create TaskDriveForward\n");
   837f6:	482f      	ldr	r0, [pc, #188]	; (838b4 <main+0x170>)
   837f8:	4b2b      	ldr	r3, [pc, #172]	; (838a8 <main+0x164>)
   837fa:	4798      	blx	r3
	}
	if (xTaskCreate(TaskCalculateLeftWheel, (const signed char * const) "TaskCal", 1024, NULL, 4, NULL) != pdPASS){
   837fc:	2304      	movs	r3, #4
   837fe:	9300      	str	r3, [sp, #0]
   83800:	2300      	movs	r3, #0
   83802:	9301      	str	r3, [sp, #4]
   83804:	9302      	str	r3, [sp, #8]
   83806:	9303      	str	r3, [sp, #12]
   83808:	482d      	ldr	r0, [pc, #180]	; (838c0 <main+0x17c>)
   8380a:	492e      	ldr	r1, [pc, #184]	; (838c4 <main+0x180>)
   8380c:	f44f 6280 	mov.w	r2, #1024	; 0x400
   83810:	4c23      	ldr	r4, [pc, #140]	; (838a0 <main+0x15c>)
   83812:	47a0      	blx	r4
   83814:	2801      	cmp	r0, #1
   83816:	d002      	beq.n	8381e <main+0xda>
		printf("Failed to create TaskCalculateLeftWheel\n");
   83818:	482b      	ldr	r0, [pc, #172]	; (838c8 <main+0x184>)
   8381a:	4b23      	ldr	r3, [pc, #140]	; (838a8 <main+0x164>)
   8381c:	4798      	blx	r3
	}
	if (xTaskCreate(TaskCalculateRightWheel, (const signed char * const) "TaskCal", 1024, NULL, 5, NULL) != pdPASS){
   8381e:	2305      	movs	r3, #5
   83820:	9300      	str	r3, [sp, #0]
   83822:	2300      	movs	r3, #0
   83824:	9301      	str	r3, [sp, #4]
   83826:	9302      	str	r3, [sp, #8]
   83828:	9303      	str	r3, [sp, #12]
   8382a:	4828      	ldr	r0, [pc, #160]	; (838cc <main+0x188>)
   8382c:	4925      	ldr	r1, [pc, #148]	; (838c4 <main+0x180>)
   8382e:	f44f 6280 	mov.w	r2, #1024	; 0x400
   83832:	4c1b      	ldr	r4, [pc, #108]	; (838a0 <main+0x15c>)
   83834:	47a0      	blx	r4
   83836:	2801      	cmp	r0, #1
   83838:	d002      	beq.n	83840 <main+0xfc>
		printf("Failed to create TaskCalculateLeftWheel\n");
   8383a:	4823      	ldr	r0, [pc, #140]	; (838c8 <main+0x184>)
   8383c:	4b1a      	ldr	r3, [pc, #104]	; (838a8 <main+0x164>)
   8383e:	4798      	blx	r3
	}
	if (xTaskCreate(TaskUltraLjud, (const signed char * const) "TaskUltraLjud", 1024, NULL, 1, NULL) != pdPASS)
   83840:	2301      	movs	r3, #1
   83842:	9300      	str	r3, [sp, #0]
   83844:	2300      	movs	r3, #0
   83846:	9301      	str	r3, [sp, #4]
   83848:	9302      	str	r3, [sp, #8]
   8384a:	9303      	str	r3, [sp, #12]
   8384c:	4820      	ldr	r0, [pc, #128]	; (838d0 <main+0x18c>)
   8384e:	4921      	ldr	r1, [pc, #132]	; (838d4 <main+0x190>)
   83850:	f44f 6280 	mov.w	r2, #1024	; 0x400
   83854:	4c12      	ldr	r4, [pc, #72]	; (838a0 <main+0x15c>)
   83856:	47a0      	blx	r4
   83858:	2801      	cmp	r0, #1
   8385a:	d002      	beq.n	83862 <main+0x11e>
	{
		printf("Failed to create TaskCalculateLeftWheel\n");
   8385c:	481a      	ldr	r0, [pc, #104]	; (838c8 <main+0x184>)
   8385e:	4b12      	ldr	r3, [pc, #72]	; (838a8 <main+0x164>)
   83860:	4798      	blx	r3
	}
	vTaskStartScheduler();
   83862:	4b1d      	ldr	r3, [pc, #116]	; (838d8 <main+0x194>)
   83864:	4798      	blx	r3
}
   83866:	2000      	movs	r0, #0
   83868:	b004      	add	sp, #16
   8386a:	bd10      	pop	{r4, pc}
   8386c:	000812f9 	.word	0x000812f9
   83870:	000814b5 	.word	0x000814b5
   83874:	00081249 	.word	0x00081249
   83878:	000811e1 	.word	0x000811e1
   8387c:	000836c5 	.word	0x000836c5
   83880:	000809b5 	.word	0x000809b5
   83884:	00080181 	.word	0x00080181
   83888:	0008024d 	.word	0x0008024d
   8388c:	000801b9 	.word	0x000801b9
   83890:	00080285 	.word	0x00080285
   83894:	0008037d 	.word	0x0008037d
   83898:	00080bcd 	.word	0x00080bcd
   8389c:	00086f94 	.word	0x00086f94
   838a0:	00082859 	.word	0x00082859
   838a4:	00086fa8 	.word	0x00086fa8
   838a8:	0008394d 	.word	0x0008394d
   838ac:	00080411 	.word	0x00080411
   838b0:	00086fd0 	.word	0x00086fd0
   838b4:	00086fe4 	.word	0x00086fe4
   838b8:	00081081 	.word	0x00081081
   838bc:	00080739 	.word	0x00080739
   838c0:	000809f9 	.word	0x000809f9
   838c4:	00087008 	.word	0x00087008
   838c8:	00087010 	.word	0x00087010
   838cc:	00080add 	.word	0x00080add
   838d0:	000808b5 	.word	0x000808b5
   838d4:	0008703c 	.word	0x0008703c
   838d8:	00082a61 	.word	0x00082a61

000838dc <__libc_init_array>:
   838dc:	b570      	push	{r4, r5, r6, lr}
   838de:	4b0e      	ldr	r3, [pc, #56]	; (83918 <__libc_init_array+0x3c>)
   838e0:	4d0e      	ldr	r5, [pc, #56]	; (8391c <__libc_init_array+0x40>)
   838e2:	2400      	movs	r4, #0
   838e4:	1aed      	subs	r5, r5, r3
   838e6:	10ad      	asrs	r5, r5, #2
   838e8:	461e      	mov	r6, r3
   838ea:	42ac      	cmp	r4, r5
   838ec:	d004      	beq.n	838f8 <__libc_init_array+0x1c>
   838ee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   838f2:	4790      	blx	r2
   838f4:	3401      	adds	r4, #1
   838f6:	e7f8      	b.n	838ea <__libc_init_array+0xe>
   838f8:	f003 fc88 	bl	8720c <_init>
   838fc:	4d08      	ldr	r5, [pc, #32]	; (83920 <__libc_init_array+0x44>)
   838fe:	4b09      	ldr	r3, [pc, #36]	; (83924 <__libc_init_array+0x48>)
   83900:	2400      	movs	r4, #0
   83902:	1aed      	subs	r5, r5, r3
   83904:	10ad      	asrs	r5, r5, #2
   83906:	461e      	mov	r6, r3
   83908:	42ac      	cmp	r4, r5
   8390a:	d004      	beq.n	83916 <__libc_init_array+0x3a>
   8390c:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   83910:	4790      	blx	r2
   83912:	3401      	adds	r4, #1
   83914:	e7f8      	b.n	83908 <__libc_init_array+0x2c>
   83916:	bd70      	pop	{r4, r5, r6, pc}
   83918:	00087218 	.word	0x00087218
   8391c:	00087218 	.word	0x00087218
   83920:	0008721c 	.word	0x0008721c
   83924:	00087218 	.word	0x00087218

00083928 <memcpy>:
   83928:	b510      	push	{r4, lr}
   8392a:	2300      	movs	r3, #0
   8392c:	4293      	cmp	r3, r2
   8392e:	d003      	beq.n	83938 <memcpy+0x10>
   83930:	5ccc      	ldrb	r4, [r1, r3]
   83932:	54c4      	strb	r4, [r0, r3]
   83934:	3301      	adds	r3, #1
   83936:	e7f9      	b.n	8392c <memcpy+0x4>
   83938:	bd10      	pop	{r4, pc}

0008393a <memset>:
   8393a:	4402      	add	r2, r0
   8393c:	4603      	mov	r3, r0
   8393e:	4293      	cmp	r3, r2
   83940:	d002      	beq.n	83948 <memset+0xe>
   83942:	f803 1b01 	strb.w	r1, [r3], #1
   83946:	e7fa      	b.n	8393e <memset+0x4>
   83948:	4770      	bx	lr
	...

0008394c <iprintf>:
   8394c:	b40f      	push	{r0, r1, r2, r3}
   8394e:	4b0a      	ldr	r3, [pc, #40]	; (83978 <iprintf+0x2c>)
   83950:	b513      	push	{r0, r1, r4, lr}
   83952:	681c      	ldr	r4, [r3, #0]
   83954:	b124      	cbz	r4, 83960 <iprintf+0x14>
   83956:	69a3      	ldr	r3, [r4, #24]
   83958:	b913      	cbnz	r3, 83960 <iprintf+0x14>
   8395a:	4620      	mov	r0, r4
   8395c:	f001 fe22 	bl	855a4 <__sinit>
   83960:	ab05      	add	r3, sp, #20
   83962:	4620      	mov	r0, r4
   83964:	68a1      	ldr	r1, [r4, #8]
   83966:	9a04      	ldr	r2, [sp, #16]
   83968:	9301      	str	r3, [sp, #4]
   8396a:	f000 f8d9 	bl	83b20 <_vfiprintf_r>
   8396e:	b002      	add	sp, #8
   83970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83974:	b004      	add	sp, #16
   83976:	4770      	bx	lr
   83978:	200701b0 	.word	0x200701b0

0008397c <setbuf>:
   8397c:	2900      	cmp	r1, #0
   8397e:	bf0c      	ite	eq
   83980:	2202      	moveq	r2, #2
   83982:	2200      	movne	r2, #0
   83984:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83988:	f000 b800 	b.w	8398c <setvbuf>

0008398c <setvbuf>:
   8398c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83990:	461e      	mov	r6, r3
   83992:	4b3d      	ldr	r3, [pc, #244]	; (83a88 <setvbuf+0xfc>)
   83994:	4604      	mov	r4, r0
   83996:	681d      	ldr	r5, [r3, #0]
   83998:	460f      	mov	r7, r1
   8399a:	4690      	mov	r8, r2
   8399c:	b125      	cbz	r5, 839a8 <setvbuf+0x1c>
   8399e:	69ab      	ldr	r3, [r5, #24]
   839a0:	b913      	cbnz	r3, 839a8 <setvbuf+0x1c>
   839a2:	4628      	mov	r0, r5
   839a4:	f001 fdfe 	bl	855a4 <__sinit>
   839a8:	4b38      	ldr	r3, [pc, #224]	; (83a8c <setvbuf+0x100>)
   839aa:	429c      	cmp	r4, r3
   839ac:	d101      	bne.n	839b2 <setvbuf+0x26>
   839ae:	686c      	ldr	r4, [r5, #4]
   839b0:	e008      	b.n	839c4 <setvbuf+0x38>
   839b2:	4b37      	ldr	r3, [pc, #220]	; (83a90 <setvbuf+0x104>)
   839b4:	429c      	cmp	r4, r3
   839b6:	d101      	bne.n	839bc <setvbuf+0x30>
   839b8:	68ac      	ldr	r4, [r5, #8]
   839ba:	e003      	b.n	839c4 <setvbuf+0x38>
   839bc:	4b35      	ldr	r3, [pc, #212]	; (83a94 <setvbuf+0x108>)
   839be:	429c      	cmp	r4, r3
   839c0:	bf08      	it	eq
   839c2:	68ec      	ldreq	r4, [r5, #12]
   839c4:	f1b8 0f02 	cmp.w	r8, #2
   839c8:	d859      	bhi.n	83a7e <setvbuf+0xf2>
   839ca:	2e00      	cmp	r6, #0
   839cc:	db57      	blt.n	83a7e <setvbuf+0xf2>
   839ce:	4628      	mov	r0, r5
   839d0:	4621      	mov	r1, r4
   839d2:	f001 fd69 	bl	854a8 <_fflush_r>
   839d6:	2300      	movs	r3, #0
   839d8:	6063      	str	r3, [r4, #4]
   839da:	61a3      	str	r3, [r4, #24]
   839dc:	89a3      	ldrh	r3, [r4, #12]
   839de:	061b      	lsls	r3, r3, #24
   839e0:	d503      	bpl.n	839ea <setvbuf+0x5e>
   839e2:	4628      	mov	r0, r5
   839e4:	6921      	ldr	r1, [r4, #16]
   839e6:	f002 f99f 	bl	85d28 <_free_r>
   839ea:	89a3      	ldrh	r3, [r4, #12]
   839ec:	f1b8 0f02 	cmp.w	r8, #2
   839f0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   839f4:	81a3      	strh	r3, [r4, #12]
   839f6:	d012      	beq.n	83a1e <setvbuf+0x92>
   839f8:	bb37      	cbnz	r7, 83a48 <setvbuf+0xbc>
   839fa:	2e00      	cmp	r6, #0
   839fc:	bf08      	it	eq
   839fe:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   83a02:	4630      	mov	r0, r6
   83a04:	f001 fe88 	bl	85718 <malloc>
   83a08:	4607      	mov	r7, r0
   83a0a:	b9c8      	cbnz	r0, 83a40 <setvbuf+0xb4>
   83a0c:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83a10:	f001 fe82 	bl	85718 <malloc>
   83a14:	4607      	mov	r7, r0
   83a16:	b988      	cbnz	r0, 83a3c <setvbuf+0xb0>
   83a18:	f04f 30ff 	mov.w	r0, #4294967295
   83a1c:	e000      	b.n	83a20 <setvbuf+0x94>
   83a1e:	2000      	movs	r0, #0
   83a20:	89a3      	ldrh	r3, [r4, #12]
   83a22:	f043 0302 	orr.w	r3, r3, #2
   83a26:	81a3      	strh	r3, [r4, #12]
   83a28:	2300      	movs	r3, #0
   83a2a:	60a3      	str	r3, [r4, #8]
   83a2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
   83a30:	6023      	str	r3, [r4, #0]
   83a32:	6123      	str	r3, [r4, #16]
   83a34:	2301      	movs	r3, #1
   83a36:	6163      	str	r3, [r4, #20]
   83a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83a3c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83a40:	89a3      	ldrh	r3, [r4, #12]
   83a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83a46:	81a3      	strh	r3, [r4, #12]
   83a48:	f1b8 0f01 	cmp.w	r8, #1
   83a4c:	d105      	bne.n	83a5a <setvbuf+0xce>
   83a4e:	89a3      	ldrh	r3, [r4, #12]
   83a50:	f043 0301 	orr.w	r3, r3, #1
   83a54:	81a3      	strh	r3, [r4, #12]
   83a56:	4273      	negs	r3, r6
   83a58:	61a3      	str	r3, [r4, #24]
   83a5a:	4b0f      	ldr	r3, [pc, #60]	; (83a98 <setvbuf+0x10c>)
   83a5c:	62ab      	str	r3, [r5, #40]	; 0x28
   83a5e:	89a3      	ldrh	r3, [r4, #12]
   83a60:	6027      	str	r7, [r4, #0]
   83a62:	f003 0008 	and.w	r0, r3, #8
   83a66:	b280      	uxth	r0, r0
   83a68:	6127      	str	r7, [r4, #16]
   83a6a:	6166      	str	r6, [r4, #20]
   83a6c:	b148      	cbz	r0, 83a82 <setvbuf+0xf6>
   83a6e:	f013 0f03 	tst.w	r3, #3
   83a72:	bf18      	it	ne
   83a74:	2600      	movne	r6, #0
   83a76:	60a6      	str	r6, [r4, #8]
   83a78:	2000      	movs	r0, #0
   83a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83a7e:	f04f 30ff 	mov.w	r0, #4294967295
   83a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83a86:	bf00      	nop
   83a88:	200701b0 	.word	0x200701b0
   83a8c:	000870a8 	.word	0x000870a8
   83a90:	000870c8 	.word	0x000870c8
   83a94:	000870e8 	.word	0x000870e8
   83a98:	000854fd 	.word	0x000854fd

00083a9c <strlen>:
   83a9c:	4603      	mov	r3, r0
   83a9e:	f813 2b01 	ldrb.w	r2, [r3], #1
   83aa2:	2a00      	cmp	r2, #0
   83aa4:	d1fb      	bne.n	83a9e <strlen+0x2>
   83aa6:	1a18      	subs	r0, r3, r0
   83aa8:	3801      	subs	r0, #1
   83aaa:	4770      	bx	lr

00083aac <strncpy>:
   83aac:	b510      	push	{r4, lr}
   83aae:	4603      	mov	r3, r0
   83ab0:	b132      	cbz	r2, 83ac0 <strncpy+0x14>
   83ab2:	f811 4b01 	ldrb.w	r4, [r1], #1
   83ab6:	3a01      	subs	r2, #1
   83ab8:	f803 4b01 	strb.w	r4, [r3], #1
   83abc:	2c00      	cmp	r4, #0
   83abe:	d1f7      	bne.n	83ab0 <strncpy+0x4>
   83ac0:	441a      	add	r2, r3
   83ac2:	4293      	cmp	r3, r2
   83ac4:	d003      	beq.n	83ace <strncpy+0x22>
   83ac6:	2100      	movs	r1, #0
   83ac8:	f803 1b01 	strb.w	r1, [r3], #1
   83acc:	e7f9      	b.n	83ac2 <strncpy+0x16>
   83ace:	bd10      	pop	{r4, pc}

00083ad0 <__sfputc_r>:
   83ad0:	6893      	ldr	r3, [r2, #8]
   83ad2:	b510      	push	{r4, lr}
   83ad4:	3b01      	subs	r3, #1
   83ad6:	2b00      	cmp	r3, #0
   83ad8:	6093      	str	r3, [r2, #8]
   83ada:	da05      	bge.n	83ae8 <__sfputc_r+0x18>
   83adc:	6994      	ldr	r4, [r2, #24]
   83ade:	42a3      	cmp	r3, r4
   83ae0:	db08      	blt.n	83af4 <__sfputc_r+0x24>
   83ae2:	b2cb      	uxtb	r3, r1
   83ae4:	2b0a      	cmp	r3, #10
   83ae6:	d005      	beq.n	83af4 <__sfputc_r+0x24>
   83ae8:	6813      	ldr	r3, [r2, #0]
   83aea:	1c58      	adds	r0, r3, #1
   83aec:	6010      	str	r0, [r2, #0]
   83aee:	7019      	strb	r1, [r3, #0]
   83af0:	b2c8      	uxtb	r0, r1
   83af2:	bd10      	pop	{r4, pc}
   83af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83af8:	f000 bd3e 	b.w	84578 <__swbuf_r>

00083afc <__sfputs_r>:
   83afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83afe:	4605      	mov	r5, r0
   83b00:	460e      	mov	r6, r1
   83b02:	4614      	mov	r4, r2
   83b04:	18d7      	adds	r7, r2, r3
   83b06:	42bc      	cmp	r4, r7
   83b08:	d008      	beq.n	83b1c <__sfputs_r+0x20>
   83b0a:	4628      	mov	r0, r5
   83b0c:	f814 1b01 	ldrb.w	r1, [r4], #1
   83b10:	4632      	mov	r2, r6
   83b12:	f7ff ffdd 	bl	83ad0 <__sfputc_r>
   83b16:	1c43      	adds	r3, r0, #1
   83b18:	d1f5      	bne.n	83b06 <__sfputs_r+0xa>
   83b1a:	e000      	b.n	83b1e <__sfputs_r+0x22>
   83b1c:	2000      	movs	r0, #0
   83b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00083b20 <_vfiprintf_r>:
   83b20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83b24:	b09d      	sub	sp, #116	; 0x74
   83b26:	460d      	mov	r5, r1
   83b28:	4617      	mov	r7, r2
   83b2a:	9303      	str	r3, [sp, #12]
   83b2c:	4606      	mov	r6, r0
   83b2e:	b118      	cbz	r0, 83b38 <_vfiprintf_r+0x18>
   83b30:	6983      	ldr	r3, [r0, #24]
   83b32:	b90b      	cbnz	r3, 83b38 <_vfiprintf_r+0x18>
   83b34:	f001 fd36 	bl	855a4 <__sinit>
   83b38:	4b73      	ldr	r3, [pc, #460]	; (83d08 <_vfiprintf_r+0x1e8>)
   83b3a:	429d      	cmp	r5, r3
   83b3c:	d101      	bne.n	83b42 <_vfiprintf_r+0x22>
   83b3e:	6875      	ldr	r5, [r6, #4]
   83b40:	e008      	b.n	83b54 <_vfiprintf_r+0x34>
   83b42:	4b72      	ldr	r3, [pc, #456]	; (83d0c <_vfiprintf_r+0x1ec>)
   83b44:	429d      	cmp	r5, r3
   83b46:	d101      	bne.n	83b4c <_vfiprintf_r+0x2c>
   83b48:	68b5      	ldr	r5, [r6, #8]
   83b4a:	e003      	b.n	83b54 <_vfiprintf_r+0x34>
   83b4c:	4b70      	ldr	r3, [pc, #448]	; (83d10 <_vfiprintf_r+0x1f0>)
   83b4e:	429d      	cmp	r5, r3
   83b50:	bf08      	it	eq
   83b52:	68f5      	ldreq	r5, [r6, #12]
   83b54:	89ab      	ldrh	r3, [r5, #12]
   83b56:	0718      	lsls	r0, r3, #28
   83b58:	d50a      	bpl.n	83b70 <_vfiprintf_r+0x50>
   83b5a:	692b      	ldr	r3, [r5, #16]
   83b5c:	b143      	cbz	r3, 83b70 <_vfiprintf_r+0x50>
   83b5e:	2300      	movs	r3, #0
   83b60:	9309      	str	r3, [sp, #36]	; 0x24
   83b62:	2320      	movs	r3, #32
   83b64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   83b68:	2330      	movs	r3, #48	; 0x30
   83b6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   83b6e:	e038      	b.n	83be2 <_vfiprintf_r+0xc2>
   83b70:	4630      	mov	r0, r6
   83b72:	4629      	mov	r1, r5
   83b74:	f000 fd54 	bl	84620 <__swsetup_r>
   83b78:	2800      	cmp	r0, #0
   83b7a:	d0f0      	beq.n	83b5e <_vfiprintf_r+0x3e>
   83b7c:	f04f 30ff 	mov.w	r0, #4294967295
   83b80:	e0be      	b.n	83d00 <_vfiprintf_r+0x1e0>
   83b82:	9a03      	ldr	r2, [sp, #12]
   83b84:	1d11      	adds	r1, r2, #4
   83b86:	6812      	ldr	r2, [r2, #0]
   83b88:	9103      	str	r1, [sp, #12]
   83b8a:	2a00      	cmp	r2, #0
   83b8c:	db70      	blt.n	83c70 <_vfiprintf_r+0x150>
   83b8e:	9207      	str	r2, [sp, #28]
   83b90:	3401      	adds	r4, #1
   83b92:	7823      	ldrb	r3, [r4, #0]
   83b94:	2b2e      	cmp	r3, #46	; 0x2e
   83b96:	d07d      	beq.n	83c94 <_vfiprintf_r+0x174>
   83b98:	4f5e      	ldr	r7, [pc, #376]	; (83d14 <_vfiprintf_r+0x1f4>)
   83b9a:	7821      	ldrb	r1, [r4, #0]
   83b9c:	4638      	mov	r0, r7
   83b9e:	2203      	movs	r2, #3
   83ba0:	f001 fdc2 	bl	85728 <memchr>
   83ba4:	b130      	cbz	r0, 83bb4 <_vfiprintf_r+0x94>
   83ba6:	1bc7      	subs	r7, r0, r7
   83ba8:	2040      	movs	r0, #64	; 0x40
   83baa:	40b8      	lsls	r0, r7
   83bac:	9b04      	ldr	r3, [sp, #16]
   83bae:	3401      	adds	r4, #1
   83bb0:	4303      	orrs	r3, r0
   83bb2:	9304      	str	r3, [sp, #16]
   83bb4:	7821      	ldrb	r1, [r4, #0]
   83bb6:	4858      	ldr	r0, [pc, #352]	; (83d18 <_vfiprintf_r+0x1f8>)
   83bb8:	2206      	movs	r2, #6
   83bba:	1c67      	adds	r7, r4, #1
   83bbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   83bc0:	f001 fdb2 	bl	85728 <memchr>
   83bc4:	2800      	cmp	r0, #0
   83bc6:	f000 8089 	beq.w	83cdc <_vfiprintf_r+0x1bc>
   83bca:	4b54      	ldr	r3, [pc, #336]	; (83d1c <_vfiprintf_r+0x1fc>)
   83bcc:	2b00      	cmp	r3, #0
   83bce:	d17c      	bne.n	83cca <_vfiprintf_r+0x1aa>
   83bd0:	9b03      	ldr	r3, [sp, #12]
   83bd2:	3307      	adds	r3, #7
   83bd4:	f023 0307 	bic.w	r3, r3, #7
   83bd8:	3308      	adds	r3, #8
   83bda:	9303      	str	r3, [sp, #12]
   83bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83bde:	4443      	add	r3, r8
   83be0:	9309      	str	r3, [sp, #36]	; 0x24
   83be2:	463b      	mov	r3, r7
   83be4:	461c      	mov	r4, r3
   83be6:	f813 2b01 	ldrb.w	r2, [r3], #1
   83bea:	b91a      	cbnz	r2, 83bf4 <_vfiprintf_r+0xd4>
   83bec:	ebb4 0907 	subs.w	r9, r4, r7
   83bf0:	d00e      	beq.n	83c10 <_vfiprintf_r+0xf0>
   83bf2:	e002      	b.n	83bfa <_vfiprintf_r+0xda>
   83bf4:	2a25      	cmp	r2, #37	; 0x25
   83bf6:	d1f5      	bne.n	83be4 <_vfiprintf_r+0xc4>
   83bf8:	e7f8      	b.n	83bec <_vfiprintf_r+0xcc>
   83bfa:	4630      	mov	r0, r6
   83bfc:	4629      	mov	r1, r5
   83bfe:	463a      	mov	r2, r7
   83c00:	464b      	mov	r3, r9
   83c02:	f7ff ff7b 	bl	83afc <__sfputs_r>
   83c06:	3001      	adds	r0, #1
   83c08:	d075      	beq.n	83cf6 <_vfiprintf_r+0x1d6>
   83c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83c0c:	444b      	add	r3, r9
   83c0e:	9309      	str	r3, [sp, #36]	; 0x24
   83c10:	7823      	ldrb	r3, [r4, #0]
   83c12:	2b00      	cmp	r3, #0
   83c14:	d06f      	beq.n	83cf6 <_vfiprintf_r+0x1d6>
   83c16:	2300      	movs	r3, #0
   83c18:	f04f 32ff 	mov.w	r2, #4294967295
   83c1c:	9304      	str	r3, [sp, #16]
   83c1e:	9307      	str	r3, [sp, #28]
   83c20:	9205      	str	r2, [sp, #20]
   83c22:	9306      	str	r3, [sp, #24]
   83c24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   83c28:	931a      	str	r3, [sp, #104]	; 0x68
   83c2a:	f104 0901 	add.w	r9, r4, #1
   83c2e:	4f3c      	ldr	r7, [pc, #240]	; (83d20 <_vfiprintf_r+0x200>)
   83c30:	464c      	mov	r4, r9
   83c32:	4638      	mov	r0, r7
   83c34:	7821      	ldrb	r1, [r4, #0]
   83c36:	2205      	movs	r2, #5
   83c38:	f001 fd76 	bl	85728 <memchr>
   83c3c:	f109 0901 	add.w	r9, r9, #1
   83c40:	9b04      	ldr	r3, [sp, #16]
   83c42:	b128      	cbz	r0, 83c50 <_vfiprintf_r+0x130>
   83c44:	1bc7      	subs	r7, r0, r7
   83c46:	2001      	movs	r0, #1
   83c48:	40b8      	lsls	r0, r7
   83c4a:	4303      	orrs	r3, r0
   83c4c:	9304      	str	r3, [sp, #16]
   83c4e:	e7ee      	b.n	83c2e <_vfiprintf_r+0x10e>
   83c50:	06d9      	lsls	r1, r3, #27
   83c52:	bf44      	itt	mi
   83c54:	2220      	movmi	r2, #32
   83c56:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   83c5a:	071a      	lsls	r2, r3, #28
   83c5c:	bf44      	itt	mi
   83c5e:	222b      	movmi	r2, #43	; 0x2b
   83c60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   83c64:	7822      	ldrb	r2, [r4, #0]
   83c66:	2a2a      	cmp	r2, #42	; 0x2a
   83c68:	d08b      	beq.n	83b82 <_vfiprintf_r+0x62>
   83c6a:	9b07      	ldr	r3, [sp, #28]
   83c6c:	4621      	mov	r1, r4
   83c6e:	e005      	b.n	83c7c <_vfiprintf_r+0x15c>
   83c70:	4252      	negs	r2, r2
   83c72:	f043 0302 	orr.w	r3, r3, #2
   83c76:	9207      	str	r2, [sp, #28]
   83c78:	9304      	str	r3, [sp, #16]
   83c7a:	e789      	b.n	83b90 <_vfiprintf_r+0x70>
   83c7c:	460c      	mov	r4, r1
   83c7e:	7822      	ldrb	r2, [r4, #0]
   83c80:	3101      	adds	r1, #1
   83c82:	3a30      	subs	r2, #48	; 0x30
   83c84:	2a09      	cmp	r2, #9
   83c86:	d803      	bhi.n	83c90 <_vfiprintf_r+0x170>
   83c88:	200a      	movs	r0, #10
   83c8a:	fb00 2303 	mla	r3, r0, r3, r2
   83c8e:	e7f5      	b.n	83c7c <_vfiprintf_r+0x15c>
   83c90:	9307      	str	r3, [sp, #28]
   83c92:	e77e      	b.n	83b92 <_vfiprintf_r+0x72>
   83c94:	7863      	ldrb	r3, [r4, #1]
   83c96:	2b2a      	cmp	r3, #42	; 0x2a
   83c98:	d109      	bne.n	83cae <_vfiprintf_r+0x18e>
   83c9a:	9b03      	ldr	r3, [sp, #12]
   83c9c:	3402      	adds	r4, #2
   83c9e:	1d1a      	adds	r2, r3, #4
   83ca0:	681b      	ldr	r3, [r3, #0]
   83ca2:	9203      	str	r2, [sp, #12]
   83ca4:	2b00      	cmp	r3, #0
   83ca6:	bfb8      	it	lt
   83ca8:	f04f 33ff 	movlt.w	r3, #4294967295
   83cac:	e00b      	b.n	83cc6 <_vfiprintf_r+0x1a6>
   83cae:	1c61      	adds	r1, r4, #1
   83cb0:	2300      	movs	r3, #0
   83cb2:	460c      	mov	r4, r1
   83cb4:	7822      	ldrb	r2, [r4, #0]
   83cb6:	3101      	adds	r1, #1
   83cb8:	3a30      	subs	r2, #48	; 0x30
   83cba:	2a09      	cmp	r2, #9
   83cbc:	d803      	bhi.n	83cc6 <_vfiprintf_r+0x1a6>
   83cbe:	200a      	movs	r0, #10
   83cc0:	fb00 2303 	mla	r3, r0, r3, r2
   83cc4:	e7f5      	b.n	83cb2 <_vfiprintf_r+0x192>
   83cc6:	9305      	str	r3, [sp, #20]
   83cc8:	e766      	b.n	83b98 <_vfiprintf_r+0x78>
   83cca:	ab03      	add	r3, sp, #12
   83ccc:	9300      	str	r3, [sp, #0]
   83cce:	4630      	mov	r0, r6
   83cd0:	a904      	add	r1, sp, #16
   83cd2:	462a      	mov	r2, r5
   83cd4:	4b13      	ldr	r3, [pc, #76]	; (83d24 <_vfiprintf_r+0x204>)
   83cd6:	f000 f8bb 	bl	83e50 <_printf_float>
   83cda:	e007      	b.n	83cec <_vfiprintf_r+0x1cc>
   83cdc:	ab03      	add	r3, sp, #12
   83cde:	9300      	str	r3, [sp, #0]
   83ce0:	4630      	mov	r0, r6
   83ce2:	a904      	add	r1, sp, #16
   83ce4:	462a      	mov	r2, r5
   83ce6:	4b0f      	ldr	r3, [pc, #60]	; (83d24 <_vfiprintf_r+0x204>)
   83ce8:	f000 fb32 	bl	84350 <_printf_i>
   83cec:	f1b0 3fff 	cmp.w	r0, #4294967295
   83cf0:	4680      	mov	r8, r0
   83cf2:	f47f af73 	bne.w	83bdc <_vfiprintf_r+0xbc>
   83cf6:	89ab      	ldrh	r3, [r5, #12]
   83cf8:	065b      	lsls	r3, r3, #25
   83cfa:	f53f af3f 	bmi.w	83b7c <_vfiprintf_r+0x5c>
   83cfe:	9809      	ldr	r0, [sp, #36]	; 0x24
   83d00:	b01d      	add	sp, #116	; 0x74
   83d02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83d06:	bf00      	nop
   83d08:	000870a8 	.word	0x000870a8
   83d0c:	000870c8 	.word	0x000870c8
   83d10:	000870e8 	.word	0x000870e8
   83d14:	0008705a 	.word	0x0008705a
   83d18:	0008705e 	.word	0x0008705e
   83d1c:	00083e51 	.word	0x00083e51
   83d20:	00087054 	.word	0x00087054
   83d24:	00083afd 	.word	0x00083afd

00083d28 <__cvt>:
   83d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83d2c:	2b00      	cmp	r3, #0
   83d2e:	b088      	sub	sp, #32
   83d30:	4614      	mov	r4, r2
   83d32:	461d      	mov	r5, r3
   83d34:	9e10      	ldr	r6, [sp, #64]	; 0x40
   83d36:	9912      	ldr	r1, [sp, #72]	; 0x48
   83d38:	9f13      	ldr	r7, [sp, #76]	; 0x4c
   83d3a:	da05      	bge.n	83d48 <__cvt+0x20>
   83d3c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   83d40:	461d      	mov	r5, r3
   83d42:	4614      	mov	r4, r2
   83d44:	232d      	movs	r3, #45	; 0x2d
   83d46:	e000      	b.n	83d4a <__cvt+0x22>
   83d48:	2300      	movs	r3, #0
   83d4a:	700b      	strb	r3, [r1, #0]
   83d4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83d4e:	f023 0a20 	bic.w	sl, r3, #32
   83d52:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   83d56:	d004      	beq.n	83d62 <__cvt+0x3a>
   83d58:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
   83d5c:	d103      	bne.n	83d66 <__cvt+0x3e>
   83d5e:	3601      	adds	r6, #1
   83d60:	e001      	b.n	83d66 <__cvt+0x3e>
   83d62:	2303      	movs	r3, #3
   83d64:	e000      	b.n	83d68 <__cvt+0x40>
   83d66:	2302      	movs	r3, #2
   83d68:	e88d 00c8 	stmia.w	sp, {r3, r6, r7}
   83d6c:	ab06      	add	r3, sp, #24
   83d6e:	9303      	str	r3, [sp, #12]
   83d70:	ab07      	add	r3, sp, #28
   83d72:	9304      	str	r3, [sp, #16]
   83d74:	4622      	mov	r2, r4
   83d76:	462b      	mov	r3, r5
   83d78:	f000 fd52 	bl	84820 <_dtoa_r>
   83d7c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   83d80:	4680      	mov	r8, r0
   83d82:	d102      	bne.n	83d8a <__cvt+0x62>
   83d84:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83d86:	07db      	lsls	r3, r3, #31
   83d88:	d525      	bpl.n	83dd6 <__cvt+0xae>
   83d8a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   83d8e:	eb08 0906 	add.w	r9, r8, r6
   83d92:	d10f      	bne.n	83db4 <__cvt+0x8c>
   83d94:	f898 3000 	ldrb.w	r3, [r8]
   83d98:	2b30      	cmp	r3, #48	; 0x30
   83d9a:	d109      	bne.n	83db0 <__cvt+0x88>
   83d9c:	4620      	mov	r0, r4
   83d9e:	4629      	mov	r1, r5
   83da0:	2200      	movs	r2, #0
   83da2:	2300      	movs	r3, #0
   83da4:	f002 fd56 	bl	86854 <__aeabi_dcmpeq>
   83da8:	b910      	cbnz	r0, 83db0 <__cvt+0x88>
   83daa:	f1c6 0601 	rsb	r6, r6, #1
   83dae:	603e      	str	r6, [r7, #0]
   83db0:	683b      	ldr	r3, [r7, #0]
   83db2:	4499      	add	r9, r3
   83db4:	4620      	mov	r0, r4
   83db6:	4629      	mov	r1, r5
   83db8:	2200      	movs	r2, #0
   83dba:	2300      	movs	r3, #0
   83dbc:	f002 fd4a 	bl	86854 <__aeabi_dcmpeq>
   83dc0:	b108      	cbz	r0, 83dc6 <__cvt+0x9e>
   83dc2:	f8cd 901c 	str.w	r9, [sp, #28]
   83dc6:	9b07      	ldr	r3, [sp, #28]
   83dc8:	454b      	cmp	r3, r9
   83dca:	d204      	bcs.n	83dd6 <__cvt+0xae>
   83dcc:	1c5a      	adds	r2, r3, #1
   83dce:	9207      	str	r2, [sp, #28]
   83dd0:	2230      	movs	r2, #48	; 0x30
   83dd2:	701a      	strb	r2, [r3, #0]
   83dd4:	e7f7      	b.n	83dc6 <__cvt+0x9e>
   83dd6:	9b07      	ldr	r3, [sp, #28]
   83dd8:	4640      	mov	r0, r8
   83dda:	ebc8 0203 	rsb	r2, r8, r3
   83dde:	9b15      	ldr	r3, [sp, #84]	; 0x54
   83de0:	601a      	str	r2, [r3, #0]
   83de2:	b008      	add	sp, #32
   83de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083de8 <__exponent>:
   83de8:	b573      	push	{r0, r1, r4, r5, r6, lr}
   83dea:	4603      	mov	r3, r0
   83dec:	2900      	cmp	r1, #0
   83dee:	f803 2b02 	strb.w	r2, [r3], #2
   83df2:	da03      	bge.n	83dfc <__exponent+0x14>
   83df4:	4249      	negs	r1, r1
   83df6:	461a      	mov	r2, r3
   83df8:	242d      	movs	r4, #45	; 0x2d
   83dfa:	e001      	b.n	83e00 <__exponent+0x18>
   83dfc:	461a      	mov	r2, r3
   83dfe:	242b      	movs	r4, #43	; 0x2b
   83e00:	2909      	cmp	r1, #9
   83e02:	7044      	strb	r4, [r0, #1]
   83e04:	dd1b      	ble.n	83e3e <__exponent+0x56>
   83e06:	f10d 0406 	add.w	r4, sp, #6
   83e0a:	260a      	movs	r6, #10
   83e0c:	fb91 f5f6 	sdiv	r5, r1, r6
   83e10:	fb06 1115 	mls	r1, r6, r5, r1
   83e14:	2d09      	cmp	r5, #9
   83e16:	f101 0130 	add.w	r1, r1, #48	; 0x30
   83e1a:	4623      	mov	r3, r4
   83e1c:	f804 1901 	strb.w	r1, [r4], #-1
   83e20:	4629      	mov	r1, r5
   83e22:	dcf2      	bgt.n	83e0a <__exponent+0x22>
   83e24:	f105 0130 	add.w	r1, r5, #48	; 0x30
   83e28:	f803 1d01 	strb.w	r1, [r3, #-1]!
   83e2c:	f10d 0107 	add.w	r1, sp, #7
   83e30:	428b      	cmp	r3, r1
   83e32:	d20a      	bcs.n	83e4a <__exponent+0x62>
   83e34:	f813 1b01 	ldrb.w	r1, [r3], #1
   83e38:	f802 1b01 	strb.w	r1, [r2], #1
   83e3c:	e7f6      	b.n	83e2c <__exponent+0x44>
   83e3e:	2430      	movs	r4, #48	; 0x30
   83e40:	461a      	mov	r2, r3
   83e42:	4421      	add	r1, r4
   83e44:	f802 4b02 	strb.w	r4, [r2], #2
   83e48:	7059      	strb	r1, [r3, #1]
   83e4a:	1a10      	subs	r0, r2, r0
   83e4c:	b002      	add	sp, #8
   83e4e:	bd70      	pop	{r4, r5, r6, pc}

00083e50 <_printf_float>:
   83e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83e54:	b08f      	sub	sp, #60	; 0x3c
   83e56:	460c      	mov	r4, r1
   83e58:	4616      	mov	r6, r2
   83e5a:	461f      	mov	r7, r3
   83e5c:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
   83e60:	4605      	mov	r5, r0
   83e62:	f001 fc09 	bl	85678 <_localeconv_r>
   83e66:	f8d0 a000 	ldr.w	sl, [r0]
   83e6a:	4650      	mov	r0, sl
   83e6c:	f7ff fe16 	bl	83a9c <strlen>
   83e70:	2300      	movs	r3, #0
   83e72:	930c      	str	r3, [sp, #48]	; 0x30
   83e74:	f8d9 3000 	ldr.w	r3, [r9]
   83e78:	9009      	str	r0, [sp, #36]	; 0x24
   83e7a:	3307      	adds	r3, #7
   83e7c:	f023 0307 	bic.w	r3, r3, #7
   83e80:	f103 0208 	add.w	r2, r3, #8
   83e84:	e9d3 0100 	ldrd	r0, r1, [r3]
   83e88:	f894 8018 	ldrb.w	r8, [r4, #24]
   83e8c:	f8c9 2000 	str.w	r2, [r9]
   83e90:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
   83e94:	f001 ffe0 	bl	85e58 <__fpclassifyd>
   83e98:	2801      	cmp	r0, #1
   83e9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   83e9e:	d117      	bne.n	83ed0 <_printf_float+0x80>
   83ea0:	2200      	movs	r2, #0
   83ea2:	2300      	movs	r3, #0
   83ea4:	f002 fce0 	bl	86868 <__aeabi_dcmplt>
   83ea8:	b110      	cbz	r0, 83eb0 <_printf_float+0x60>
   83eaa:	232d      	movs	r3, #45	; 0x2d
   83eac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   83eb0:	4b90      	ldr	r3, [pc, #576]	; (840f4 <_printf_float+0x2a4>)
   83eb2:	4a91      	ldr	r2, [pc, #580]	; (840f8 <_printf_float+0x2a8>)
   83eb4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   83eb8:	bf8c      	ite	hi
   83eba:	4691      	movhi	r9, r2
   83ebc:	4699      	movls	r9, r3
   83ebe:	2303      	movs	r3, #3
   83ec0:	6123      	str	r3, [r4, #16]
   83ec2:	6823      	ldr	r3, [r4, #0]
   83ec4:	f023 0304 	bic.w	r3, r3, #4
   83ec8:	6023      	str	r3, [r4, #0]
   83eca:	f04f 0b00 	mov.w	fp, #0
   83ece:	e086      	b.n	83fde <_printf_float+0x18e>
   83ed0:	f001 ffc2 	bl	85e58 <__fpclassifyd>
   83ed4:	6823      	ldr	r3, [r4, #0]
   83ed6:	b948      	cbnz	r0, 83eec <_printf_float+0x9c>
   83ed8:	4a88      	ldr	r2, [pc, #544]	; (840fc <_printf_float+0x2ac>)
   83eda:	4989      	ldr	r1, [pc, #548]	; (84100 <_printf_float+0x2b0>)
   83edc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   83ee0:	bf8c      	ite	hi
   83ee2:	4689      	movhi	r9, r1
   83ee4:	4691      	movls	r9, r2
   83ee6:	2203      	movs	r2, #3
   83ee8:	6122      	str	r2, [r4, #16]
   83eea:	e7eb      	b.n	83ec4 <_printf_float+0x74>
   83eec:	6862      	ldr	r2, [r4, #4]
   83eee:	f028 0b20 	bic.w	fp, r8, #32
   83ef2:	1c51      	adds	r1, r2, #1
   83ef4:	d101      	bne.n	83efa <_printf_float+0xaa>
   83ef6:	2206      	movs	r2, #6
   83ef8:	e004      	b.n	83f04 <_printf_float+0xb4>
   83efa:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
   83efe:	d102      	bne.n	83f06 <_printf_float+0xb6>
   83f00:	b90a      	cbnz	r2, 83f06 <_printf_float+0xb6>
   83f02:	2201      	movs	r2, #1
   83f04:	6062      	str	r2, [r4, #4]
   83f06:	6860      	ldr	r0, [r4, #4]
   83f08:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
   83f0c:	e88d 0003 	stmia.w	sp, {r0, r1}
   83f10:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	; 0x48
   83f14:	f10d 002b 	add.w	r0, sp, #43	; 0x2b
   83f18:	9002      	str	r0, [sp, #8]
   83f1a:	a80b      	add	r0, sp, #44	; 0x2c
   83f1c:	9003      	str	r0, [sp, #12]
   83f1e:	a80c      	add	r0, sp, #48	; 0x30
   83f20:	9005      	str	r0, [sp, #20]
   83f22:	2000      	movs	r0, #0
   83f24:	6021      	str	r1, [r4, #0]
   83f26:	9006      	str	r0, [sp, #24]
   83f28:	f8cd 8010 	str.w	r8, [sp, #16]
   83f2c:	4628      	mov	r0, r5
   83f2e:	f7ff fefb 	bl	83d28 <__cvt>
   83f32:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
   83f36:	4681      	mov	r9, r0
   83f38:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83f3a:	d109      	bne.n	83f50 <_printf_float+0x100>
   83f3c:	1cc8      	adds	r0, r1, #3
   83f3e:	db02      	blt.n	83f46 <_printf_float+0xf6>
   83f40:	6863      	ldr	r3, [r4, #4]
   83f42:	4299      	cmp	r1, r3
   83f44:	dd30      	ble.n	83fa8 <_printf_float+0x158>
   83f46:	f1a8 0802 	sub.w	r8, r8, #2
   83f4a:	fa5f f888 	uxtb.w	r8, r8
   83f4e:	e002      	b.n	83f56 <_printf_float+0x106>
   83f50:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
   83f54:	d812      	bhi.n	83f7c <_printf_float+0x12c>
   83f56:	3901      	subs	r1, #1
   83f58:	4642      	mov	r2, r8
   83f5a:	f104 0050 	add.w	r0, r4, #80	; 0x50
   83f5e:	910b      	str	r1, [sp, #44]	; 0x2c
   83f60:	f7ff ff42 	bl	83de8 <__exponent>
   83f64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   83f66:	4683      	mov	fp, r0
   83f68:	1883      	adds	r3, r0, r2
   83f6a:	2a01      	cmp	r2, #1
   83f6c:	6123      	str	r3, [r4, #16]
   83f6e:	dc02      	bgt.n	83f76 <_printf_float+0x126>
   83f70:	6822      	ldr	r2, [r4, #0]
   83f72:	07d2      	lsls	r2, r2, #31
   83f74:	d52d      	bpl.n	83fd2 <_printf_float+0x182>
   83f76:	3301      	adds	r3, #1
   83f78:	6123      	str	r3, [r4, #16]
   83f7a:	e02a      	b.n	83fd2 <_printf_float+0x182>
   83f7c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
   83f80:	d114      	bne.n	83fac <_printf_float+0x15c>
   83f82:	2900      	cmp	r1, #0
   83f84:	6863      	ldr	r3, [r4, #4]
   83f86:	dd07      	ble.n	83f98 <_printf_float+0x148>
   83f88:	6121      	str	r1, [r4, #16]
   83f8a:	b913      	cbnz	r3, 83f92 <_printf_float+0x142>
   83f8c:	6822      	ldr	r2, [r4, #0]
   83f8e:	07d0      	lsls	r0, r2, #31
   83f90:	d51c      	bpl.n	83fcc <_printf_float+0x17c>
   83f92:	3301      	adds	r3, #1
   83f94:	440b      	add	r3, r1
   83f96:	e018      	b.n	83fca <_printf_float+0x17a>
   83f98:	b913      	cbnz	r3, 83fa0 <_printf_float+0x150>
   83f9a:	6822      	ldr	r2, [r4, #0]
   83f9c:	07d2      	lsls	r2, r2, #31
   83f9e:	d501      	bpl.n	83fa4 <_printf_float+0x154>
   83fa0:	3302      	adds	r3, #2
   83fa2:	e012      	b.n	83fca <_printf_float+0x17a>
   83fa4:	2301      	movs	r3, #1
   83fa6:	e010      	b.n	83fca <_printf_float+0x17a>
   83fa8:	f04f 0867 	mov.w	r8, #103	; 0x67
   83fac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   83fae:	4291      	cmp	r1, r2
   83fb0:	db05      	blt.n	83fbe <_printf_float+0x16e>
   83fb2:	6823      	ldr	r3, [r4, #0]
   83fb4:	6121      	str	r1, [r4, #16]
   83fb6:	07d8      	lsls	r0, r3, #31
   83fb8:	d508      	bpl.n	83fcc <_printf_float+0x17c>
   83fba:	1c4b      	adds	r3, r1, #1
   83fbc:	e005      	b.n	83fca <_printf_float+0x17a>
   83fbe:	2900      	cmp	r1, #0
   83fc0:	bfd4      	ite	le
   83fc2:	f1c1 0302 	rsble	r3, r1, #2
   83fc6:	2301      	movgt	r3, #1
   83fc8:	4413      	add	r3, r2
   83fca:	6123      	str	r3, [r4, #16]
   83fcc:	65a1      	str	r1, [r4, #88]	; 0x58
   83fce:	f04f 0b00 	mov.w	fp, #0
   83fd2:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
   83fd6:	b113      	cbz	r3, 83fde <_printf_float+0x18e>
   83fd8:	232d      	movs	r3, #45	; 0x2d
   83fda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   83fde:	9700      	str	r7, [sp, #0]
   83fe0:	4628      	mov	r0, r5
   83fe2:	4621      	mov	r1, r4
   83fe4:	aa0d      	add	r2, sp, #52	; 0x34
   83fe6:	4633      	mov	r3, r6
   83fe8:	f000 f940 	bl	8426c <_printf_common>
   83fec:	3001      	adds	r0, #1
   83fee:	d102      	bne.n	83ff6 <_printf_float+0x1a6>
   83ff0:	f04f 30ff 	mov.w	r0, #4294967295
   83ff4:	e136      	b.n	84264 <_printf_float+0x414>
   83ff6:	6823      	ldr	r3, [r4, #0]
   83ff8:	055a      	lsls	r2, r3, #21
   83ffa:	d404      	bmi.n	84006 <_printf_float+0x1b6>
   83ffc:	4628      	mov	r0, r5
   83ffe:	4631      	mov	r1, r6
   84000:	464a      	mov	r2, r9
   84002:	6923      	ldr	r3, [r4, #16]
   84004:	e108      	b.n	84218 <_printf_float+0x3c8>
   84006:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
   8400a:	f240 80cb 	bls.w	841a4 <_printf_float+0x354>
   8400e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   84012:	2200      	movs	r2, #0
   84014:	2300      	movs	r3, #0
   84016:	f002 fc1d 	bl	86854 <__aeabi_dcmpeq>
   8401a:	2800      	cmp	r0, #0
   8401c:	d02a      	beq.n	84074 <_printf_float+0x224>
   8401e:	4628      	mov	r0, r5
   84020:	4631      	mov	r1, r6
   84022:	4a38      	ldr	r2, [pc, #224]	; (84104 <_printf_float+0x2b4>)
   84024:	2301      	movs	r3, #1
   84026:	47b8      	blx	r7
   84028:	3001      	adds	r0, #1
   8402a:	d0e1      	beq.n	83ff0 <_printf_float+0x1a0>
   8402c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8402e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   84030:	429a      	cmp	r2, r3
   84032:	db07      	blt.n	84044 <_printf_float+0x1f4>
   84034:	6823      	ldr	r3, [r4, #0]
   84036:	07d8      	lsls	r0, r3, #31
   84038:	d404      	bmi.n	84044 <_printf_float+0x1f4>
   8403a:	6823      	ldr	r3, [r4, #0]
   8403c:	079b      	lsls	r3, r3, #30
   8403e:	f100 80f8 	bmi.w	84232 <_printf_float+0x3e2>
   84042:	e0fd      	b.n	84240 <_printf_float+0x3f0>
   84044:	4628      	mov	r0, r5
   84046:	4631      	mov	r1, r6
   84048:	4652      	mov	r2, sl
   8404a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8404c:	47b8      	blx	r7
   8404e:	3001      	adds	r0, #1
   84050:	d0ce      	beq.n	83ff0 <_printf_float+0x1a0>
   84052:	f04f 0800 	mov.w	r8, #0
   84056:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84058:	3b01      	subs	r3, #1
   8405a:	4598      	cmp	r8, r3
   8405c:	daed      	bge.n	8403a <_printf_float+0x1ea>
   8405e:	4628      	mov	r0, r5
   84060:	4631      	mov	r1, r6
   84062:	f104 021a 	add.w	r2, r4, #26
   84066:	2301      	movs	r3, #1
   84068:	47b8      	blx	r7
   8406a:	3001      	adds	r0, #1
   8406c:	d0c0      	beq.n	83ff0 <_printf_float+0x1a0>
   8406e:	f108 0801 	add.w	r8, r8, #1
   84072:	e7f0      	b.n	84056 <_printf_float+0x206>
   84074:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84076:	2b00      	cmp	r3, #0
   84078:	dc28      	bgt.n	840cc <_printf_float+0x27c>
   8407a:	4628      	mov	r0, r5
   8407c:	4631      	mov	r1, r6
   8407e:	4a21      	ldr	r2, [pc, #132]	; (84104 <_printf_float+0x2b4>)
   84080:	2301      	movs	r3, #1
   84082:	47b8      	blx	r7
   84084:	3001      	adds	r0, #1
   84086:	d0b3      	beq.n	83ff0 <_printf_float+0x1a0>
   84088:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8408a:	b923      	cbnz	r3, 84096 <_printf_float+0x246>
   8408c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8408e:	b913      	cbnz	r3, 84096 <_printf_float+0x246>
   84090:	6823      	ldr	r3, [r4, #0]
   84092:	07d9      	lsls	r1, r3, #31
   84094:	d5d1      	bpl.n	8403a <_printf_float+0x1ea>
   84096:	4628      	mov	r0, r5
   84098:	4631      	mov	r1, r6
   8409a:	4652      	mov	r2, sl
   8409c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8409e:	47b8      	blx	r7
   840a0:	3001      	adds	r0, #1
   840a2:	d0a5      	beq.n	83ff0 <_printf_float+0x1a0>
   840a4:	f04f 0800 	mov.w	r8, #0
   840a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   840aa:	4628      	mov	r0, r5
   840ac:	425b      	negs	r3, r3
   840ae:	4598      	cmp	r8, r3
   840b0:	4631      	mov	r1, r6
   840b2:	da08      	bge.n	840c6 <_printf_float+0x276>
   840b4:	f104 021a 	add.w	r2, r4, #26
   840b8:	2301      	movs	r3, #1
   840ba:	47b8      	blx	r7
   840bc:	3001      	adds	r0, #1
   840be:	d097      	beq.n	83ff0 <_printf_float+0x1a0>
   840c0:	f108 0801 	add.w	r8, r8, #1
   840c4:	e7f0      	b.n	840a8 <_printf_float+0x258>
   840c6:	464a      	mov	r2, r9
   840c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   840ca:	e0a5      	b.n	84218 <_printf_float+0x3c8>
   840cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
   840ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   840d0:	429a      	cmp	r2, r3
   840d2:	bfb4      	ite	lt
   840d4:	4693      	movlt	fp, r2
   840d6:	469b      	movge	fp, r3
   840d8:	f1bb 0f00 	cmp.w	fp, #0
   840dc:	dc02      	bgt.n	840e4 <_printf_float+0x294>
   840de:	f04f 0800 	mov.w	r8, #0
   840e2:	e01c      	b.n	8411e <_printf_float+0x2ce>
   840e4:	4628      	mov	r0, r5
   840e6:	4631      	mov	r1, r6
   840e8:	464a      	mov	r2, r9
   840ea:	465b      	mov	r3, fp
   840ec:	47b8      	blx	r7
   840ee:	3001      	adds	r0, #1
   840f0:	d1f5      	bne.n	840de <_printf_float+0x28e>
   840f2:	e77d      	b.n	83ff0 <_printf_float+0x1a0>
   840f4:	00087065 	.word	0x00087065
   840f8:	00087069 	.word	0x00087069
   840fc:	0008706d 	.word	0x0008706d
   84100:	00087071 	.word	0x00087071
   84104:	00087075 	.word	0x00087075
   84108:	4628      	mov	r0, r5
   8410a:	4631      	mov	r1, r6
   8410c:	f104 021a 	add.w	r2, r4, #26
   84110:	2301      	movs	r3, #1
   84112:	47b8      	blx	r7
   84114:	3001      	adds	r0, #1
   84116:	f43f af6b 	beq.w	83ff0 <_printf_float+0x1a0>
   8411a:	f108 0801 	add.w	r8, r8, #1
   8411e:	6da3      	ldr	r3, [r4, #88]	; 0x58
   84120:	ea2b 72eb 	bic.w	r2, fp, fp, asr #31
   84124:	1a9a      	subs	r2, r3, r2
   84126:	4590      	cmp	r8, r2
   84128:	dbee      	blt.n	84108 <_printf_float+0x2b8>
   8412a:	eb09 0803 	add.w	r8, r9, r3
   8412e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   84130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84132:	429a      	cmp	r2, r3
   84134:	db0f      	blt.n	84156 <_printf_float+0x306>
   84136:	6823      	ldr	r3, [r4, #0]
   84138:	07da      	lsls	r2, r3, #31
   8413a:	d40c      	bmi.n	84156 <_printf_float+0x306>
   8413c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8413e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   84140:	4499      	add	r9, r3
   84142:	ebc8 0909 	rsb	r9, r8, r9
   84146:	1a9b      	subs	r3, r3, r2
   84148:	4599      	cmp	r9, r3
   8414a:	bfa8      	it	ge
   8414c:	4699      	movge	r9, r3
   8414e:	f1b9 0f00 	cmp.w	r9, #0
   84152:	dc08      	bgt.n	84166 <_printf_float+0x316>
   84154:	e00f      	b.n	84176 <_printf_float+0x326>
   84156:	4628      	mov	r0, r5
   84158:	4631      	mov	r1, r6
   8415a:	4652      	mov	r2, sl
   8415c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8415e:	47b8      	blx	r7
   84160:	3001      	adds	r0, #1
   84162:	d1eb      	bne.n	8413c <_printf_float+0x2ec>
   84164:	e744      	b.n	83ff0 <_printf_float+0x1a0>
   84166:	4628      	mov	r0, r5
   84168:	4631      	mov	r1, r6
   8416a:	4642      	mov	r2, r8
   8416c:	464b      	mov	r3, r9
   8416e:	47b8      	blx	r7
   84170:	3001      	adds	r0, #1
   84172:	f43f af3d 	beq.w	83ff0 <_printf_float+0x1a0>
   84176:	f04f 0800 	mov.w	r8, #0
   8417a:	e00a      	b.n	84192 <_printf_float+0x342>
   8417c:	4628      	mov	r0, r5
   8417e:	4631      	mov	r1, r6
   84180:	f104 021a 	add.w	r2, r4, #26
   84184:	2301      	movs	r3, #1
   84186:	47b8      	blx	r7
   84188:	3001      	adds	r0, #1
   8418a:	f43f af31 	beq.w	83ff0 <_printf_float+0x1a0>
   8418e:	f108 0801 	add.w	r8, r8, #1
   84192:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84194:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84196:	ea29 71e9 	bic.w	r1, r9, r9, asr #31
   8419a:	1ad3      	subs	r3, r2, r3
   8419c:	1a5b      	subs	r3, r3, r1
   8419e:	4598      	cmp	r8, r3
   841a0:	dbec      	blt.n	8417c <_printf_float+0x32c>
   841a2:	e74a      	b.n	8403a <_printf_float+0x1ea>
   841a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   841a6:	2a01      	cmp	r2, #1
   841a8:	dc01      	bgt.n	841ae <_printf_float+0x35e>
   841aa:	07db      	lsls	r3, r3, #31
   841ac:	d539      	bpl.n	84222 <_printf_float+0x3d2>
   841ae:	4628      	mov	r0, r5
   841b0:	4631      	mov	r1, r6
   841b2:	464a      	mov	r2, r9
   841b4:	2301      	movs	r3, #1
   841b6:	47b8      	blx	r7
   841b8:	3001      	adds	r0, #1
   841ba:	f43f af19 	beq.w	83ff0 <_printf_float+0x1a0>
   841be:	4628      	mov	r0, r5
   841c0:	4631      	mov	r1, r6
   841c2:	4652      	mov	r2, sl
   841c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   841c6:	47b8      	blx	r7
   841c8:	3001      	adds	r0, #1
   841ca:	f43f af11 	beq.w	83ff0 <_printf_float+0x1a0>
   841ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   841d2:	2200      	movs	r2, #0
   841d4:	2300      	movs	r3, #0
   841d6:	f002 fb3d 	bl	86854 <__aeabi_dcmpeq>
   841da:	b110      	cbz	r0, 841e2 <_printf_float+0x392>
   841dc:	f04f 0800 	mov.w	r8, #0
   841e0:	e011      	b.n	84206 <_printf_float+0x3b6>
   841e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   841e4:	4628      	mov	r0, r5
   841e6:	4631      	mov	r1, r6
   841e8:	f109 0201 	add.w	r2, r9, #1
   841ec:	3b01      	subs	r3, #1
   841ee:	e01c      	b.n	8422a <_printf_float+0x3da>
   841f0:	4628      	mov	r0, r5
   841f2:	4631      	mov	r1, r6
   841f4:	f104 021a 	add.w	r2, r4, #26
   841f8:	2301      	movs	r3, #1
   841fa:	47b8      	blx	r7
   841fc:	3001      	adds	r0, #1
   841fe:	f43f aef7 	beq.w	83ff0 <_printf_float+0x1a0>
   84202:	f108 0801 	add.w	r8, r8, #1
   84206:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84208:	3b01      	subs	r3, #1
   8420a:	4598      	cmp	r8, r3
   8420c:	dbf0      	blt.n	841f0 <_printf_float+0x3a0>
   8420e:	4628      	mov	r0, r5
   84210:	4631      	mov	r1, r6
   84212:	f104 0250 	add.w	r2, r4, #80	; 0x50
   84216:	465b      	mov	r3, fp
   84218:	47b8      	blx	r7
   8421a:	3001      	adds	r0, #1
   8421c:	f47f af0d 	bne.w	8403a <_printf_float+0x1ea>
   84220:	e6e6      	b.n	83ff0 <_printf_float+0x1a0>
   84222:	4628      	mov	r0, r5
   84224:	4631      	mov	r1, r6
   84226:	464a      	mov	r2, r9
   84228:	2301      	movs	r3, #1
   8422a:	47b8      	blx	r7
   8422c:	3001      	adds	r0, #1
   8422e:	d1ee      	bne.n	8420e <_printf_float+0x3be>
   84230:	e6de      	b.n	83ff0 <_printf_float+0x1a0>
   84232:	f04f 0800 	mov.w	r8, #0
   84236:	68e2      	ldr	r2, [r4, #12]
   84238:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8423a:	1ad3      	subs	r3, r2, r3
   8423c:	4598      	cmp	r8, r3
   8423e:	db05      	blt.n	8424c <_printf_float+0x3fc>
   84240:	68e0      	ldr	r0, [r4, #12]
   84242:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   84244:	4298      	cmp	r0, r3
   84246:	bfb8      	it	lt
   84248:	4618      	movlt	r0, r3
   8424a:	e00b      	b.n	84264 <_printf_float+0x414>
   8424c:	4628      	mov	r0, r5
   8424e:	4631      	mov	r1, r6
   84250:	f104 0219 	add.w	r2, r4, #25
   84254:	2301      	movs	r3, #1
   84256:	47b8      	blx	r7
   84258:	3001      	adds	r0, #1
   8425a:	f43f aec9 	beq.w	83ff0 <_printf_float+0x1a0>
   8425e:	f108 0801 	add.w	r8, r8, #1
   84262:	e7e8      	b.n	84236 <_printf_float+0x3e6>
   84264:	b00f      	add	sp, #60	; 0x3c
   84266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8426a:	bf00      	nop

0008426c <_printf_common>:
   8426c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   84270:	4615      	mov	r5, r2
   84272:	461f      	mov	r7, r3
   84274:	688a      	ldr	r2, [r1, #8]
   84276:	690b      	ldr	r3, [r1, #16]
   84278:	4606      	mov	r6, r0
   8427a:	429a      	cmp	r2, r3
   8427c:	bfa8      	it	ge
   8427e:	4613      	movge	r3, r2
   84280:	602b      	str	r3, [r5, #0]
   84282:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   84286:	460c      	mov	r4, r1
   84288:	f8dd 8020 	ldr.w	r8, [sp, #32]
   8428c:	b10a      	cbz	r2, 84292 <_printf_common+0x26>
   8428e:	3301      	adds	r3, #1
   84290:	602b      	str	r3, [r5, #0]
   84292:	6823      	ldr	r3, [r4, #0]
   84294:	0699      	lsls	r1, r3, #26
   84296:	d502      	bpl.n	8429e <_printf_common+0x32>
   84298:	682b      	ldr	r3, [r5, #0]
   8429a:	3302      	adds	r3, #2
   8429c:	602b      	str	r3, [r5, #0]
   8429e:	6823      	ldr	r3, [r4, #0]
   842a0:	f013 0906 	ands.w	r9, r3, #6
   842a4:	d01d      	beq.n	842e2 <_printf_common+0x76>
   842a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   842aa:	6822      	ldr	r2, [r4, #0]
   842ac:	3300      	adds	r3, #0
   842ae:	bf18      	it	ne
   842b0:	2301      	movne	r3, #1
   842b2:	0692      	lsls	r2, r2, #26
   842b4:	d51f      	bpl.n	842f6 <_printf_common+0x8a>
   842b6:	18e1      	adds	r1, r4, r3
   842b8:	2030      	movs	r0, #48	; 0x30
   842ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   842be:	1c5a      	adds	r2, r3, #1
   842c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   842c4:	4422      	add	r2, r4
   842c6:	3302      	adds	r3, #2
   842c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   842cc:	e013      	b.n	842f6 <_printf_common+0x8a>
   842ce:	4630      	mov	r0, r6
   842d0:	4639      	mov	r1, r7
   842d2:	f104 0219 	add.w	r2, r4, #25
   842d6:	2301      	movs	r3, #1
   842d8:	47c0      	blx	r8
   842da:	3001      	adds	r0, #1
   842dc:	d007      	beq.n	842ee <_printf_common+0x82>
   842de:	f109 0901 	add.w	r9, r9, #1
   842e2:	68e2      	ldr	r2, [r4, #12]
   842e4:	682b      	ldr	r3, [r5, #0]
   842e6:	1ad3      	subs	r3, r2, r3
   842e8:	4599      	cmp	r9, r3
   842ea:	dbf0      	blt.n	842ce <_printf_common+0x62>
   842ec:	e7db      	b.n	842a6 <_printf_common+0x3a>
   842ee:	f04f 30ff 	mov.w	r0, #4294967295
   842f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   842f6:	4630      	mov	r0, r6
   842f8:	4639      	mov	r1, r7
   842fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
   842fe:	47c0      	blx	r8
   84300:	3001      	adds	r0, #1
   84302:	d0f4      	beq.n	842ee <_printf_common+0x82>
   84304:	6823      	ldr	r3, [r4, #0]
   84306:	682a      	ldr	r2, [r5, #0]
   84308:	f003 0306 	and.w	r3, r3, #6
   8430c:	68e1      	ldr	r1, [r4, #12]
   8430e:	2b04      	cmp	r3, #4
   84310:	bf08      	it	eq
   84312:	ebc2 0501 	rsbeq	r5, r2, r1
   84316:	6923      	ldr	r3, [r4, #16]
   84318:	68a2      	ldr	r2, [r4, #8]
   8431a:	bf0c      	ite	eq
   8431c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   84320:	2500      	movne	r5, #0
   84322:	429a      	cmp	r2, r3
   84324:	bfc4      	itt	gt
   84326:	ebc3 0302 	rsbgt	r3, r3, r2
   8432a:	18ed      	addgt	r5, r5, r3
   8432c:	f04f 0900 	mov.w	r9, #0
   84330:	45a9      	cmp	r9, r5
   84332:	da0a      	bge.n	8434a <_printf_common+0xde>
   84334:	4630      	mov	r0, r6
   84336:	4639      	mov	r1, r7
   84338:	f104 021a 	add.w	r2, r4, #26
   8433c:	2301      	movs	r3, #1
   8433e:	47c0      	blx	r8
   84340:	3001      	adds	r0, #1
   84342:	d0d4      	beq.n	842ee <_printf_common+0x82>
   84344:	f109 0901 	add.w	r9, r9, #1
   84348:	e7f2      	b.n	84330 <_printf_common+0xc4>
   8434a:	2000      	movs	r0, #0
   8434c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00084350 <_printf_i>:
   84350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   84354:	7e0e      	ldrb	r6, [r1, #24]
   84356:	4680      	mov	r8, r0
   84358:	2e6e      	cmp	r6, #110	; 0x6e
   8435a:	460c      	mov	r4, r1
   8435c:	4691      	mov	r9, r2
   8435e:	469a      	mov	sl, r3
   84360:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   84362:	f101 0043 	add.w	r0, r1, #67	; 0x43
   84366:	f000 80a5 	beq.w	844b4 <_printf_i+0x164>
   8436a:	d811      	bhi.n	84390 <_printf_i+0x40>
   8436c:	2e63      	cmp	r6, #99	; 0x63
   8436e:	d022      	beq.n	843b6 <_printf_i+0x66>
   84370:	d809      	bhi.n	84386 <_printf_i+0x36>
   84372:	2e00      	cmp	r6, #0
   84374:	f000 80af 	beq.w	844d6 <_printf_i+0x186>
   84378:	2e58      	cmp	r6, #88	; 0x58
   8437a:	f040 80bf 	bne.w	844fc <_printf_i+0x1ac>
   8437e:	f881 6045 	strb.w	r6, [r1, #69]	; 0x45
   84382:	4a7b      	ldr	r2, [pc, #492]	; (84570 <_printf_i+0x220>)
   84384:	e04f      	b.n	84426 <_printf_i+0xd6>
   84386:	2e64      	cmp	r6, #100	; 0x64
   84388:	d01e      	beq.n	843c8 <_printf_i+0x78>
   8438a:	2e69      	cmp	r6, #105	; 0x69
   8438c:	d01c      	beq.n	843c8 <_printf_i+0x78>
   8438e:	e0b5      	b.n	844fc <_printf_i+0x1ac>
   84390:	2e73      	cmp	r6, #115	; 0x73
   84392:	f000 80a4 	beq.w	844de <_printf_i+0x18e>
   84396:	d809      	bhi.n	843ac <_printf_i+0x5c>
   84398:	2e6f      	cmp	r6, #111	; 0x6f
   8439a:	d02b      	beq.n	843f4 <_printf_i+0xa4>
   8439c:	2e70      	cmp	r6, #112	; 0x70
   8439e:	f040 80ad 	bne.w	844fc <_printf_i+0x1ac>
   843a2:	680b      	ldr	r3, [r1, #0]
   843a4:	f043 0320 	orr.w	r3, r3, #32
   843a8:	600b      	str	r3, [r1, #0]
   843aa:	e038      	b.n	8441e <_printf_i+0xce>
   843ac:	2e75      	cmp	r6, #117	; 0x75
   843ae:	d021      	beq.n	843f4 <_printf_i+0xa4>
   843b0:	2e78      	cmp	r6, #120	; 0x78
   843b2:	d034      	beq.n	8441e <_printf_i+0xce>
   843b4:	e0a2      	b.n	844fc <_printf_i+0x1ac>
   843b6:	682b      	ldr	r3, [r5, #0]
   843b8:	f101 0742 	add.w	r7, r1, #66	; 0x42
   843bc:	1d1a      	adds	r2, r3, #4
   843be:	681b      	ldr	r3, [r3, #0]
   843c0:	602a      	str	r2, [r5, #0]
   843c2:	f881 3042 	strb.w	r3, [r1, #66]	; 0x42
   843c6:	e09d      	b.n	84504 <_printf_i+0x1b4>
   843c8:	6822      	ldr	r2, [r4, #0]
   843ca:	682b      	ldr	r3, [r5, #0]
   843cc:	f012 0f80 	tst.w	r2, #128	; 0x80
   843d0:	d003      	beq.n	843da <_printf_i+0x8a>
   843d2:	1d1a      	adds	r2, r3, #4
   843d4:	602a      	str	r2, [r5, #0]
   843d6:	681d      	ldr	r5, [r3, #0]
   843d8:	e005      	b.n	843e6 <_printf_i+0x96>
   843da:	0651      	lsls	r1, r2, #25
   843dc:	d5f9      	bpl.n	843d2 <_printf_i+0x82>
   843de:	1d1a      	adds	r2, r3, #4
   843e0:	602a      	str	r2, [r5, #0]
   843e2:	f9b3 5000 	ldrsh.w	r5, [r3]
   843e6:	2d00      	cmp	r5, #0
   843e8:	da39      	bge.n	8445e <_printf_i+0x10e>
   843ea:	232d      	movs	r3, #45	; 0x2d
   843ec:	426d      	negs	r5, r5
   843ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   843f2:	e034      	b.n	8445e <_printf_i+0x10e>
   843f4:	6822      	ldr	r2, [r4, #0]
   843f6:	682b      	ldr	r3, [r5, #0]
   843f8:	f012 0f80 	tst.w	r2, #128	; 0x80
   843fc:	d003      	beq.n	84406 <_printf_i+0xb6>
   843fe:	1d1a      	adds	r2, r3, #4
   84400:	602a      	str	r2, [r5, #0]
   84402:	681d      	ldr	r5, [r3, #0]
   84404:	e004      	b.n	84410 <_printf_i+0xc0>
   84406:	0652      	lsls	r2, r2, #25
   84408:	d5f9      	bpl.n	843fe <_printf_i+0xae>
   8440a:	1d1a      	adds	r2, r3, #4
   8440c:	602a      	str	r2, [r5, #0]
   8440e:	881d      	ldrh	r5, [r3, #0]
   84410:	7e23      	ldrb	r3, [r4, #24]
   84412:	4a57      	ldr	r2, [pc, #348]	; (84570 <_printf_i+0x220>)
   84414:	2b6f      	cmp	r3, #111	; 0x6f
   84416:	bf14      	ite	ne
   84418:	230a      	movne	r3, #10
   8441a:	2308      	moveq	r3, #8
   8441c:	e01b      	b.n	84456 <_printf_i+0x106>
   8441e:	2378      	movs	r3, #120	; 0x78
   84420:	4a54      	ldr	r2, [pc, #336]	; (84574 <_printf_i+0x224>)
   84422:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   84426:	6823      	ldr	r3, [r4, #0]
   84428:	6829      	ldr	r1, [r5, #0]
   8442a:	f013 0f80 	tst.w	r3, #128	; 0x80
   8442e:	f101 0604 	add.w	r6, r1, #4
   84432:	602e      	str	r6, [r5, #0]
   84434:	d001      	beq.n	8443a <_printf_i+0xea>
   84436:	680d      	ldr	r5, [r1, #0]
   84438:	e002      	b.n	84440 <_printf_i+0xf0>
   8443a:	065f      	lsls	r7, r3, #25
   8443c:	d5fb      	bpl.n	84436 <_printf_i+0xe6>
   8443e:	880d      	ldrh	r5, [r1, #0]
   84440:	07de      	lsls	r6, r3, #31
   84442:	bf44      	itt	mi
   84444:	f043 0320 	orrmi.w	r3, r3, #32
   84448:	6023      	strmi	r3, [r4, #0]
   8444a:	b91d      	cbnz	r5, 84454 <_printf_i+0x104>
   8444c:	6823      	ldr	r3, [r4, #0]
   8444e:	f023 0320 	bic.w	r3, r3, #32
   84452:	6023      	str	r3, [r4, #0]
   84454:	2310      	movs	r3, #16
   84456:	2100      	movs	r1, #0
   84458:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   8445c:	e001      	b.n	84462 <_printf_i+0x112>
   8445e:	4a44      	ldr	r2, [pc, #272]	; (84570 <_printf_i+0x220>)
   84460:	230a      	movs	r3, #10
   84462:	6866      	ldr	r6, [r4, #4]
   84464:	2e00      	cmp	r6, #0
   84466:	60a6      	str	r6, [r4, #8]
   84468:	db03      	blt.n	84472 <_printf_i+0x122>
   8446a:	6821      	ldr	r1, [r4, #0]
   8446c:	f021 0104 	bic.w	r1, r1, #4
   84470:	6021      	str	r1, [r4, #0]
   84472:	b905      	cbnz	r5, 84476 <_printf_i+0x126>
   84474:	b16e      	cbz	r6, 84492 <_printf_i+0x142>
   84476:	f104 0142 	add.w	r1, r4, #66	; 0x42
   8447a:	fbb5 f6f3 	udiv	r6, r5, r3
   8447e:	fb03 5516 	mls	r5, r3, r6, r5
   84482:	5d55      	ldrb	r5, [r2, r5]
   84484:	460f      	mov	r7, r1
   84486:	f801 5901 	strb.w	r5, [r1], #-1
   8448a:	4635      	mov	r5, r6
   8448c:	2e00      	cmp	r6, #0
   8448e:	d1f4      	bne.n	8447a <_printf_i+0x12a>
   84490:	e000      	b.n	84494 <_printf_i+0x144>
   84492:	4607      	mov	r7, r0
   84494:	2b08      	cmp	r3, #8
   84496:	d10a      	bne.n	844ae <_printf_i+0x15e>
   84498:	6823      	ldr	r3, [r4, #0]
   8449a:	07dd      	lsls	r5, r3, #31
   8449c:	d507      	bpl.n	844ae <_printf_i+0x15e>
   8449e:	6862      	ldr	r2, [r4, #4]
   844a0:	6923      	ldr	r3, [r4, #16]
   844a2:	429a      	cmp	r2, r3
   844a4:	dc03      	bgt.n	844ae <_printf_i+0x15e>
   844a6:	2330      	movs	r3, #48	; 0x30
   844a8:	f807 3c01 	strb.w	r3, [r7, #-1]
   844ac:	3f01      	subs	r7, #1
   844ae:	1bc0      	subs	r0, r0, r7
   844b0:	6120      	str	r0, [r4, #16]
   844b2:	e02c      	b.n	8450e <_printf_i+0x1be>
   844b4:	6809      	ldr	r1, [r1, #0]
   844b6:	682b      	ldr	r3, [r5, #0]
   844b8:	f011 0f80 	tst.w	r1, #128	; 0x80
   844bc:	6962      	ldr	r2, [r4, #20]
   844be:	d004      	beq.n	844ca <_printf_i+0x17a>
   844c0:	1d19      	adds	r1, r3, #4
   844c2:	6029      	str	r1, [r5, #0]
   844c4:	681b      	ldr	r3, [r3, #0]
   844c6:	601a      	str	r2, [r3, #0]
   844c8:	e005      	b.n	844d6 <_printf_i+0x186>
   844ca:	0649      	lsls	r1, r1, #25
   844cc:	d5f8      	bpl.n	844c0 <_printf_i+0x170>
   844ce:	1d19      	adds	r1, r3, #4
   844d0:	6029      	str	r1, [r5, #0]
   844d2:	681b      	ldr	r3, [r3, #0]
   844d4:	801a      	strh	r2, [r3, #0]
   844d6:	2300      	movs	r3, #0
   844d8:	6123      	str	r3, [r4, #16]
   844da:	4607      	mov	r7, r0
   844dc:	e017      	b.n	8450e <_printf_i+0x1be>
   844de:	682b      	ldr	r3, [r5, #0]
   844e0:	1d1a      	adds	r2, r3, #4
   844e2:	602a      	str	r2, [r5, #0]
   844e4:	681f      	ldr	r7, [r3, #0]
   844e6:	4638      	mov	r0, r7
   844e8:	f7ff fad8 	bl	83a9c <strlen>
   844ec:	6863      	ldr	r3, [r4, #4]
   844ee:	6120      	str	r0, [r4, #16]
   844f0:	4298      	cmp	r0, r3
   844f2:	bf88      	it	hi
   844f4:	6123      	strhi	r3, [r4, #16]
   844f6:	6923      	ldr	r3, [r4, #16]
   844f8:	6063      	str	r3, [r4, #4]
   844fa:	e005      	b.n	84508 <_printf_i+0x1b8>
   844fc:	f104 0742 	add.w	r7, r4, #66	; 0x42
   84500:	f884 6042 	strb.w	r6, [r4, #66]	; 0x42
   84504:	2301      	movs	r3, #1
   84506:	6123      	str	r3, [r4, #16]
   84508:	2300      	movs	r3, #0
   8450a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8450e:	f8cd a000 	str.w	sl, [sp]
   84512:	4640      	mov	r0, r8
   84514:	4621      	mov	r1, r4
   84516:	aa03      	add	r2, sp, #12
   84518:	464b      	mov	r3, r9
   8451a:	f7ff fea7 	bl	8426c <_printf_common>
   8451e:	3001      	adds	r0, #1
   84520:	d102      	bne.n	84528 <_printf_i+0x1d8>
   84522:	f04f 30ff 	mov.w	r0, #4294967295
   84526:	e01f      	b.n	84568 <_printf_i+0x218>
   84528:	4640      	mov	r0, r8
   8452a:	4649      	mov	r1, r9
   8452c:	463a      	mov	r2, r7
   8452e:	6923      	ldr	r3, [r4, #16]
   84530:	47d0      	blx	sl
   84532:	3001      	adds	r0, #1
   84534:	d0f5      	beq.n	84522 <_printf_i+0x1d2>
   84536:	6823      	ldr	r3, [r4, #0]
   84538:	079b      	lsls	r3, r3, #30
   8453a:	d405      	bmi.n	84548 <_printf_i+0x1f8>
   8453c:	68e0      	ldr	r0, [r4, #12]
   8453e:	9b03      	ldr	r3, [sp, #12]
   84540:	4298      	cmp	r0, r3
   84542:	bfb8      	it	lt
   84544:	4618      	movlt	r0, r3
   84546:	e00f      	b.n	84568 <_printf_i+0x218>
   84548:	2500      	movs	r5, #0
   8454a:	68e2      	ldr	r2, [r4, #12]
   8454c:	9b03      	ldr	r3, [sp, #12]
   8454e:	1ad3      	subs	r3, r2, r3
   84550:	429d      	cmp	r5, r3
   84552:	daf3      	bge.n	8453c <_printf_i+0x1ec>
   84554:	4640      	mov	r0, r8
   84556:	4649      	mov	r1, r9
   84558:	f104 0219 	add.w	r2, r4, #25
   8455c:	2301      	movs	r3, #1
   8455e:	47d0      	blx	sl
   84560:	3001      	adds	r0, #1
   84562:	d0de      	beq.n	84522 <_printf_i+0x1d2>
   84564:	3501      	adds	r5, #1
   84566:	e7f0      	b.n	8454a <_printf_i+0x1fa>
   84568:	b004      	add	sp, #16
   8456a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8456e:	bf00      	nop
   84570:	00087077 	.word	0x00087077
   84574:	00087088 	.word	0x00087088

00084578 <__swbuf_r>:
   84578:	b570      	push	{r4, r5, r6, lr}
   8457a:	460e      	mov	r6, r1
   8457c:	4614      	mov	r4, r2
   8457e:	4605      	mov	r5, r0
   84580:	b118      	cbz	r0, 8458a <__swbuf_r+0x12>
   84582:	6983      	ldr	r3, [r0, #24]
   84584:	b90b      	cbnz	r3, 8458a <__swbuf_r+0x12>
   84586:	f001 f80d 	bl	855a4 <__sinit>
   8458a:	4b22      	ldr	r3, [pc, #136]	; (84614 <__swbuf_r+0x9c>)
   8458c:	429c      	cmp	r4, r3
   8458e:	d101      	bne.n	84594 <__swbuf_r+0x1c>
   84590:	686c      	ldr	r4, [r5, #4]
   84592:	e008      	b.n	845a6 <__swbuf_r+0x2e>
   84594:	4b20      	ldr	r3, [pc, #128]	; (84618 <__swbuf_r+0xa0>)
   84596:	429c      	cmp	r4, r3
   84598:	d101      	bne.n	8459e <__swbuf_r+0x26>
   8459a:	68ac      	ldr	r4, [r5, #8]
   8459c:	e003      	b.n	845a6 <__swbuf_r+0x2e>
   8459e:	4b1f      	ldr	r3, [pc, #124]	; (8461c <__swbuf_r+0xa4>)
   845a0:	429c      	cmp	r4, r3
   845a2:	bf08      	it	eq
   845a4:	68ec      	ldreq	r4, [r5, #12]
   845a6:	69a3      	ldr	r3, [r4, #24]
   845a8:	60a3      	str	r3, [r4, #8]
   845aa:	89a3      	ldrh	r3, [r4, #12]
   845ac:	071a      	lsls	r2, r3, #28
   845ae:	d509      	bpl.n	845c4 <__swbuf_r+0x4c>
   845b0:	6923      	ldr	r3, [r4, #16]
   845b2:	b13b      	cbz	r3, 845c4 <__swbuf_r+0x4c>
   845b4:	6923      	ldr	r3, [r4, #16]
   845b6:	6820      	ldr	r0, [r4, #0]
   845b8:	b2f6      	uxtb	r6, r6
   845ba:	1ac0      	subs	r0, r0, r3
   845bc:	6963      	ldr	r3, [r4, #20]
   845be:	4298      	cmp	r0, r3
   845c0:	db0f      	blt.n	845e2 <__swbuf_r+0x6a>
   845c2:	e008      	b.n	845d6 <__swbuf_r+0x5e>
   845c4:	4628      	mov	r0, r5
   845c6:	4621      	mov	r1, r4
   845c8:	f000 f82a 	bl	84620 <__swsetup_r>
   845cc:	2800      	cmp	r0, #0
   845ce:	d0f1      	beq.n	845b4 <__swbuf_r+0x3c>
   845d0:	f04f 30ff 	mov.w	r0, #4294967295
   845d4:	bd70      	pop	{r4, r5, r6, pc}
   845d6:	4628      	mov	r0, r5
   845d8:	4621      	mov	r1, r4
   845da:	f000 ff65 	bl	854a8 <_fflush_r>
   845de:	2800      	cmp	r0, #0
   845e0:	d1f6      	bne.n	845d0 <__swbuf_r+0x58>
   845e2:	68a3      	ldr	r3, [r4, #8]
   845e4:	3001      	adds	r0, #1
   845e6:	3b01      	subs	r3, #1
   845e8:	60a3      	str	r3, [r4, #8]
   845ea:	6823      	ldr	r3, [r4, #0]
   845ec:	1c5a      	adds	r2, r3, #1
   845ee:	6022      	str	r2, [r4, #0]
   845f0:	701e      	strb	r6, [r3, #0]
   845f2:	6963      	ldr	r3, [r4, #20]
   845f4:	4298      	cmp	r0, r3
   845f6:	d004      	beq.n	84602 <__swbuf_r+0x8a>
   845f8:	89a3      	ldrh	r3, [r4, #12]
   845fa:	07db      	lsls	r3, r3, #31
   845fc:	d507      	bpl.n	8460e <__swbuf_r+0x96>
   845fe:	2e0a      	cmp	r6, #10
   84600:	d105      	bne.n	8460e <__swbuf_r+0x96>
   84602:	4628      	mov	r0, r5
   84604:	4621      	mov	r1, r4
   84606:	f000 ff4f 	bl	854a8 <_fflush_r>
   8460a:	2800      	cmp	r0, #0
   8460c:	d1e0      	bne.n	845d0 <__swbuf_r+0x58>
   8460e:	4630      	mov	r0, r6
   84610:	bd70      	pop	{r4, r5, r6, pc}
   84612:	bf00      	nop
   84614:	000870a8 	.word	0x000870a8
   84618:	000870c8 	.word	0x000870c8
   8461c:	000870e8 	.word	0x000870e8

00084620 <__swsetup_r>:
   84620:	4b32      	ldr	r3, [pc, #200]	; (846ec <__swsetup_r+0xcc>)
   84622:	b570      	push	{r4, r5, r6, lr}
   84624:	681d      	ldr	r5, [r3, #0]
   84626:	4606      	mov	r6, r0
   84628:	460c      	mov	r4, r1
   8462a:	b125      	cbz	r5, 84636 <__swsetup_r+0x16>
   8462c:	69ab      	ldr	r3, [r5, #24]
   8462e:	b913      	cbnz	r3, 84636 <__swsetup_r+0x16>
   84630:	4628      	mov	r0, r5
   84632:	f000 ffb7 	bl	855a4 <__sinit>
   84636:	4b2e      	ldr	r3, [pc, #184]	; (846f0 <__swsetup_r+0xd0>)
   84638:	429c      	cmp	r4, r3
   8463a:	d101      	bne.n	84640 <__swsetup_r+0x20>
   8463c:	686c      	ldr	r4, [r5, #4]
   8463e:	e008      	b.n	84652 <__swsetup_r+0x32>
   84640:	4b2c      	ldr	r3, [pc, #176]	; (846f4 <__swsetup_r+0xd4>)
   84642:	429c      	cmp	r4, r3
   84644:	d101      	bne.n	8464a <__swsetup_r+0x2a>
   84646:	68ac      	ldr	r4, [r5, #8]
   84648:	e003      	b.n	84652 <__swsetup_r+0x32>
   8464a:	4b2b      	ldr	r3, [pc, #172]	; (846f8 <__swsetup_r+0xd8>)
   8464c:	429c      	cmp	r4, r3
   8464e:	bf08      	it	eq
   84650:	68ec      	ldreq	r4, [r5, #12]
   84652:	89a2      	ldrh	r2, [r4, #12]
   84654:	b293      	uxth	r3, r2
   84656:	0719      	lsls	r1, r3, #28
   84658:	d420      	bmi.n	8469c <__swsetup_r+0x7c>
   8465a:	06dd      	lsls	r5, r3, #27
   8465c:	d405      	bmi.n	8466a <__swsetup_r+0x4a>
   8465e:	2309      	movs	r3, #9
   84660:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   84664:	6033      	str	r3, [r6, #0]
   84666:	81a2      	strh	r2, [r4, #12]
   84668:	e03b      	b.n	846e2 <__swsetup_r+0xc2>
   8466a:	0758      	lsls	r0, r3, #29
   8466c:	d512      	bpl.n	84694 <__swsetup_r+0x74>
   8466e:	6b61      	ldr	r1, [r4, #52]	; 0x34
   84670:	b141      	cbz	r1, 84684 <__swsetup_r+0x64>
   84672:	f104 0344 	add.w	r3, r4, #68	; 0x44
   84676:	4299      	cmp	r1, r3
   84678:	d002      	beq.n	84680 <__swsetup_r+0x60>
   8467a:	4630      	mov	r0, r6
   8467c:	f001 fb54 	bl	85d28 <_free_r>
   84680:	2300      	movs	r3, #0
   84682:	6363      	str	r3, [r4, #52]	; 0x34
   84684:	89a3      	ldrh	r3, [r4, #12]
   84686:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   8468a:	81a3      	strh	r3, [r4, #12]
   8468c:	2300      	movs	r3, #0
   8468e:	6063      	str	r3, [r4, #4]
   84690:	6923      	ldr	r3, [r4, #16]
   84692:	6023      	str	r3, [r4, #0]
   84694:	89a3      	ldrh	r3, [r4, #12]
   84696:	f043 0308 	orr.w	r3, r3, #8
   8469a:	81a3      	strh	r3, [r4, #12]
   8469c:	6923      	ldr	r3, [r4, #16]
   8469e:	b94b      	cbnz	r3, 846b4 <__swsetup_r+0x94>
   846a0:	89a3      	ldrh	r3, [r4, #12]
   846a2:	f403 7320 	and.w	r3, r3, #640	; 0x280
   846a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   846aa:	d003      	beq.n	846b4 <__swsetup_r+0x94>
   846ac:	4630      	mov	r0, r6
   846ae:	4621      	mov	r1, r4
   846b0:	f000 ffe6 	bl	85680 <__smakebuf_r>
   846b4:	89a3      	ldrh	r3, [r4, #12]
   846b6:	f013 0201 	ands.w	r2, r3, #1
   846ba:	d005      	beq.n	846c8 <__swsetup_r+0xa8>
   846bc:	2200      	movs	r2, #0
   846be:	60a2      	str	r2, [r4, #8]
   846c0:	6962      	ldr	r2, [r4, #20]
   846c2:	4252      	negs	r2, r2
   846c4:	61a2      	str	r2, [r4, #24]
   846c6:	e003      	b.n	846d0 <__swsetup_r+0xb0>
   846c8:	0799      	lsls	r1, r3, #30
   846ca:	bf58      	it	pl
   846cc:	6962      	ldrpl	r2, [r4, #20]
   846ce:	60a2      	str	r2, [r4, #8]
   846d0:	6922      	ldr	r2, [r4, #16]
   846d2:	b94a      	cbnz	r2, 846e8 <__swsetup_r+0xc8>
   846d4:	f003 0080 	and.w	r0, r3, #128	; 0x80
   846d8:	b280      	uxth	r0, r0
   846da:	b130      	cbz	r0, 846ea <__swsetup_r+0xca>
   846dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   846e0:	81a3      	strh	r3, [r4, #12]
   846e2:	f04f 30ff 	mov.w	r0, #4294967295
   846e6:	bd70      	pop	{r4, r5, r6, pc}
   846e8:	2000      	movs	r0, #0
   846ea:	bd70      	pop	{r4, r5, r6, pc}
   846ec:	200701b0 	.word	0x200701b0
   846f0:	000870a8 	.word	0x000870a8
   846f4:	000870c8 	.word	0x000870c8
   846f8:	000870e8 	.word	0x000870e8

000846fc <quorem>:
   846fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84700:	6903      	ldr	r3, [r0, #16]
   84702:	690c      	ldr	r4, [r1, #16]
   84704:	4680      	mov	r8, r0
   84706:	42a3      	cmp	r3, r4
   84708:	f2c0 8083 	blt.w	84812 <quorem+0x116>
   8470c:	3c01      	subs	r4, #1
   8470e:	00a2      	lsls	r2, r4, #2
   84710:	f101 0714 	add.w	r7, r1, #20
   84714:	f100 0514 	add.w	r5, r0, #20
   84718:	4691      	mov	r9, r2
   8471a:	9200      	str	r2, [sp, #0]
   8471c:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
   84720:	442a      	add	r2, r5
   84722:	9201      	str	r2, [sp, #4]
   84724:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   84728:	3601      	adds	r6, #1
   8472a:	fbb2 f6f6 	udiv	r6, r2, r6
   8472e:	44b9      	add	r9, r7
   84730:	2e00      	cmp	r6, #0
   84732:	d03b      	beq.n	847ac <quorem+0xb0>
   84734:	f04f 0e00 	mov.w	lr, #0
   84738:	463a      	mov	r2, r7
   8473a:	4628      	mov	r0, r5
   8473c:	46f3      	mov	fp, lr
   8473e:	f852 cb04 	ldr.w	ip, [r2], #4
   84742:	6803      	ldr	r3, [r0, #0]
   84744:	fa1f fa8c 	uxth.w	sl, ip
   84748:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   8474c:	fb0a ea06 	mla	sl, sl, r6, lr
   84750:	fb0c fc06 	mul.w	ip, ip, r6
   84754:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
   84758:	fa1f fa8a 	uxth.w	sl, sl
   8475c:	ebca 0b0b 	rsb	fp, sl, fp
   84760:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
   84764:	fa1f fa83 	uxth.w	sl, r3
   84768:	fa1f fc8c 	uxth.w	ip, ip
   8476c:	44da      	add	sl, fp
   8476e:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
   84772:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
   84776:	fa1f fa8a 	uxth.w	sl, sl
   8477a:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
   8477e:	454a      	cmp	r2, r9
   84780:	ea4f 4b2c 	mov.w	fp, ip, asr #16
   84784:	f840 ab04 	str.w	sl, [r0], #4
   84788:	d9d9      	bls.n	8473e <quorem+0x42>
   8478a:	9a00      	ldr	r2, [sp, #0]
   8478c:	58ab      	ldr	r3, [r5, r2]
   8478e:	b96b      	cbnz	r3, 847ac <quorem+0xb0>
   84790:	9a01      	ldr	r2, [sp, #4]
   84792:	1f13      	subs	r3, r2, #4
   84794:	42ab      	cmp	r3, r5
   84796:	461a      	mov	r2, r3
   84798:	d802      	bhi.n	847a0 <quorem+0xa4>
   8479a:	f8c8 4010 	str.w	r4, [r8, #16]
   8479e:	e005      	b.n	847ac <quorem+0xb0>
   847a0:	6812      	ldr	r2, [r2, #0]
   847a2:	3b04      	subs	r3, #4
   847a4:	2a00      	cmp	r2, #0
   847a6:	d1f8      	bne.n	8479a <quorem+0x9e>
   847a8:	3c01      	subs	r4, #1
   847aa:	e7f3      	b.n	84794 <quorem+0x98>
   847ac:	4640      	mov	r0, r8
   847ae:	f001 f9de 	bl	85b6e <__mcmp>
   847b2:	2800      	cmp	r0, #0
   847b4:	db2b      	blt.n	8480e <quorem+0x112>
   847b6:	3601      	adds	r6, #1
   847b8:	462b      	mov	r3, r5
   847ba:	2000      	movs	r0, #0
   847bc:	f857 cb04 	ldr.w	ip, [r7], #4
   847c0:	681a      	ldr	r2, [r3, #0]
   847c2:	fa1f f18c 	uxth.w	r1, ip
   847c6:	1a41      	subs	r1, r0, r1
   847c8:	fa1f fa82 	uxth.w	sl, r2
   847cc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   847d0:	4451      	add	r1, sl
   847d2:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
   847d6:	eb02 4221 	add.w	r2, r2, r1, asr #16
   847da:	b289      	uxth	r1, r1
   847dc:	1410      	asrs	r0, r2, #16
   847de:	454f      	cmp	r7, r9
   847e0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
   847e4:	f843 2b04 	str.w	r2, [r3], #4
   847e8:	d9e8      	bls.n	847bc <quorem+0xc0>
   847ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   847ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   847f2:	b962      	cbnz	r2, 8480e <quorem+0x112>
   847f4:	3b04      	subs	r3, #4
   847f6:	42ab      	cmp	r3, r5
   847f8:	461a      	mov	r2, r3
   847fa:	d802      	bhi.n	84802 <quorem+0x106>
   847fc:	f8c8 4010 	str.w	r4, [r8, #16]
   84800:	e005      	b.n	8480e <quorem+0x112>
   84802:	6812      	ldr	r2, [r2, #0]
   84804:	3b04      	subs	r3, #4
   84806:	2a00      	cmp	r2, #0
   84808:	d1f8      	bne.n	847fc <quorem+0x100>
   8480a:	3c01      	subs	r4, #1
   8480c:	e7f3      	b.n	847f6 <quorem+0xfa>
   8480e:	4630      	mov	r0, r6
   84810:	e000      	b.n	84814 <quorem+0x118>
   84812:	2000      	movs	r0, #0
   84814:	b003      	add	sp, #12
   84816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8481a:	0000      	movs	r0, r0
   8481c:	0000      	movs	r0, r0
	...

00084820 <_dtoa_r>:
   84820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84824:	6a45      	ldr	r5, [r0, #36]	; 0x24
   84826:	b09b      	sub	sp, #108	; 0x6c
   84828:	4682      	mov	sl, r0
   8482a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8482c:	e9cd 2304 	strd	r2, r3, [sp, #16]
   84830:	b945      	cbnz	r5, 84844 <_dtoa_r+0x24>
   84832:	2010      	movs	r0, #16
   84834:	f000 ff70 	bl	85718 <malloc>
   84838:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
   8483c:	6045      	str	r5, [r0, #4]
   8483e:	6085      	str	r5, [r0, #8]
   84840:	6005      	str	r5, [r0, #0]
   84842:	60c5      	str	r5, [r0, #12]
   84844:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
   84848:	6819      	ldr	r1, [r3, #0]
   8484a:	b161      	cbz	r1, 84866 <_dtoa_r+0x46>
   8484c:	685b      	ldr	r3, [r3, #4]
   8484e:	2201      	movs	r2, #1
   84850:	604b      	str	r3, [r1, #4]
   84852:	fa02 f303 	lsl.w	r3, r2, r3
   84856:	4650      	mov	r0, sl
   84858:	608b      	str	r3, [r1, #8]
   8485a:	f000 ffa8 	bl	857ae <_Bfree>
   8485e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
   84862:	2200      	movs	r2, #0
   84864:	601a      	str	r2, [r3, #0]
   84866:	9805      	ldr	r0, [sp, #20]
   84868:	2800      	cmp	r0, #0
   8486a:	da05      	bge.n	84878 <_dtoa_r+0x58>
   8486c:	2301      	movs	r3, #1
   8486e:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
   84872:	6023      	str	r3, [r4, #0]
   84874:	9105      	str	r1, [sp, #20]
   84876:	e001      	b.n	8487c <_dtoa_r+0x5c>
   84878:	2300      	movs	r3, #0
   8487a:	6023      	str	r3, [r4, #0]
   8487c:	9f05      	ldr	r7, [sp, #20]
   8487e:	4a9c      	ldr	r2, [pc, #624]	; (84af0 <_dtoa_r+0x2d0>)
   84880:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
   84884:	0d1b      	lsrs	r3, r3, #20
   84886:	051b      	lsls	r3, r3, #20
   84888:	4293      	cmp	r3, r2
   8488a:	d11d      	bne.n	848c8 <_dtoa_r+0xa8>
   8488c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8488e:	f242 730f 	movw	r3, #9999	; 0x270f
   84892:	6013      	str	r3, [r2, #0]
   84894:	9b04      	ldr	r3, [sp, #16]
   84896:	b943      	cbnz	r3, 848aa <_dtoa_r+0x8a>
   84898:	4b96      	ldr	r3, [pc, #600]	; (84af4 <_dtoa_r+0x2d4>)
   8489a:	4a97      	ldr	r2, [pc, #604]	; (84af8 <_dtoa_r+0x2d8>)
   8489c:	f3c7 0013 	ubfx	r0, r7, #0, #20
   848a0:	2800      	cmp	r0, #0
   848a2:	bf0c      	ite	eq
   848a4:	4610      	moveq	r0, r2
   848a6:	4618      	movne	r0, r3
   848a8:	e000      	b.n	848ac <_dtoa_r+0x8c>
   848aa:	4892      	ldr	r0, [pc, #584]	; (84af4 <_dtoa_r+0x2d4>)
   848ac:	9f28      	ldr	r7, [sp, #160]	; 0xa0
   848ae:	2f00      	cmp	r7, #0
   848b0:	f000 8571 	beq.w	85396 <_dtoa_r+0xb76>
   848b4:	78c3      	ldrb	r3, [r0, #3]
   848b6:	b113      	cbz	r3, 848be <_dtoa_r+0x9e>
   848b8:	f100 0308 	add.w	r3, r0, #8
   848bc:	e000      	b.n	848c0 <_dtoa_r+0xa0>
   848be:	1cc3      	adds	r3, r0, #3
   848c0:	9f28      	ldr	r7, [sp, #160]	; 0xa0
   848c2:	603b      	str	r3, [r7, #0]
   848c4:	f000 bd67 	b.w	85396 <_dtoa_r+0xb76>
   848c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
   848cc:	2200      	movs	r2, #0
   848ce:	4620      	mov	r0, r4
   848d0:	4629      	mov	r1, r5
   848d2:	2300      	movs	r3, #0
   848d4:	f001 ffbe 	bl	86854 <__aeabi_dcmpeq>
   848d8:	4680      	mov	r8, r0
   848da:	b158      	cbz	r0, 848f4 <_dtoa_r+0xd4>
   848dc:	9f26      	ldr	r7, [sp, #152]	; 0x98
   848de:	2301      	movs	r3, #1
   848e0:	603b      	str	r3, [r7, #0]
   848e2:	9f28      	ldr	r7, [sp, #160]	; 0xa0
   848e4:	2f00      	cmp	r7, #0
   848e6:	f000 8553 	beq.w	85390 <_dtoa_r+0xb70>
   848ea:	4884      	ldr	r0, [pc, #528]	; (84afc <_dtoa_r+0x2dc>)
   848ec:	6038      	str	r0, [r7, #0]
   848ee:	3801      	subs	r0, #1
   848f0:	f000 bd51 	b.w	85396 <_dtoa_r+0xb76>
   848f4:	ab19      	add	r3, sp, #100	; 0x64
   848f6:	9300      	str	r3, [sp, #0]
   848f8:	ab18      	add	r3, sp, #96	; 0x60
   848fa:	9301      	str	r3, [sp, #4]
   848fc:	4650      	mov	r0, sl
   848fe:	4622      	mov	r2, r4
   84900:	462b      	mov	r3, r5
   84902:	f001 f9b0 	bl	85c66 <__d2b>
   84906:	f3c7 560a 	ubfx	r6, r7, #20, #11
   8490a:	4683      	mov	fp, r0
   8490c:	b15e      	cbz	r6, 84926 <_dtoa_r+0x106>
   8490e:	f3c5 0313 	ubfx	r3, r5, #0, #20
   84912:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
   84916:	4620      	mov	r0, r4
   84918:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   8491c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
   84920:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
   84924:	e01c      	b.n	84960 <_dtoa_r+0x140>
   84926:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84928:	9e18      	ldr	r6, [sp, #96]	; 0x60
   8492a:	441e      	add	r6, r3
   8492c:	f46f 6382 	mvn.w	r3, #1040	; 0x410
   84930:	429e      	cmp	r6, r3
   84932:	db09      	blt.n	84948 <_dtoa_r+0x128>
   84934:	9904      	ldr	r1, [sp, #16]
   84936:	331f      	adds	r3, #31
   84938:	f206 4012 	addw	r0, r6, #1042	; 0x412
   8493c:	1b9b      	subs	r3, r3, r6
   8493e:	fa21 f000 	lsr.w	r0, r1, r0
   84942:	409f      	lsls	r7, r3
   84944:	4338      	orrs	r0, r7
   84946:	e004      	b.n	84952 <_dtoa_r+0x132>
   84948:	486d      	ldr	r0, [pc, #436]	; (84b00 <_dtoa_r+0x2e0>)
   8494a:	9a04      	ldr	r2, [sp, #16]
   8494c:	1b80      	subs	r0, r0, r6
   8494e:	fa02 f000 	lsl.w	r0, r2, r0
   84952:	f001 fca1 	bl	86298 <__aeabi_ui2d>
   84956:	2701      	movs	r7, #1
   84958:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   8495c:	3e01      	subs	r6, #1
   8495e:	9715      	str	r7, [sp, #84]	; 0x54
   84960:	2200      	movs	r2, #0
   84962:	4b68      	ldr	r3, [pc, #416]	; (84b04 <_dtoa_r+0x2e4>)
   84964:	f001 fb5a 	bl	8601c <__aeabi_dsub>
   84968:	a35b      	add	r3, pc, #364	; (adr r3, 84ad8 <_dtoa_r+0x2b8>)
   8496a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8496e:	f001 fd09 	bl	86384 <__aeabi_dmul>
   84972:	a35b      	add	r3, pc, #364	; (adr r3, 84ae0 <_dtoa_r+0x2c0>)
   84974:	e9d3 2300 	ldrd	r2, r3, [r3]
   84978:	f001 fb52 	bl	86020 <__adddf3>
   8497c:	4604      	mov	r4, r0
   8497e:	4630      	mov	r0, r6
   84980:	460d      	mov	r5, r1
   84982:	f001 fc99 	bl	862b8 <__aeabi_i2d>
   84986:	a358      	add	r3, pc, #352	; (adr r3, 84ae8 <_dtoa_r+0x2c8>)
   84988:	e9d3 2300 	ldrd	r2, r3, [r3]
   8498c:	f001 fcfa 	bl	86384 <__aeabi_dmul>
   84990:	4602      	mov	r2, r0
   84992:	460b      	mov	r3, r1
   84994:	4620      	mov	r0, r4
   84996:	4629      	mov	r1, r5
   84998:	f001 fb42 	bl	86020 <__adddf3>
   8499c:	4604      	mov	r4, r0
   8499e:	460d      	mov	r5, r1
   849a0:	f001 ff8a 	bl	868b8 <__aeabi_d2iz>
   849a4:	4629      	mov	r1, r5
   849a6:	4681      	mov	r9, r0
   849a8:	2200      	movs	r2, #0
   849aa:	4620      	mov	r0, r4
   849ac:	2300      	movs	r3, #0
   849ae:	f001 ff5b 	bl	86868 <__aeabi_dcmplt>
   849b2:	b158      	cbz	r0, 849cc <_dtoa_r+0x1ac>
   849b4:	4648      	mov	r0, r9
   849b6:	f001 fc7f 	bl	862b8 <__aeabi_i2d>
   849ba:	4602      	mov	r2, r0
   849bc:	460b      	mov	r3, r1
   849be:	4620      	mov	r0, r4
   849c0:	4629      	mov	r1, r5
   849c2:	f001 ff47 	bl	86854 <__aeabi_dcmpeq>
   849c6:	b908      	cbnz	r0, 849cc <_dtoa_r+0x1ac>
   849c8:	f109 39ff 	add.w	r9, r9, #4294967295
   849cc:	f1b9 0f16 	cmp.w	r9, #22
   849d0:	d80d      	bhi.n	849ee <_dtoa_r+0x1ce>
   849d2:	4b4d      	ldr	r3, [pc, #308]	; (84b08 <_dtoa_r+0x2e8>)
   849d4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
   849d8:	e9d3 0100 	ldrd	r0, r1, [r3]
   849dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   849e0:	f001 ff60 	bl	868a4 <__aeabi_dcmpgt>
   849e4:	b130      	cbz	r0, 849f4 <_dtoa_r+0x1d4>
   849e6:	f109 39ff 	add.w	r9, r9, #4294967295
   849ea:	2700      	movs	r7, #0
   849ec:	e000      	b.n	849f0 <_dtoa_r+0x1d0>
   849ee:	2701      	movs	r7, #1
   849f0:	9714      	str	r7, [sp, #80]	; 0x50
   849f2:	e000      	b.n	849f6 <_dtoa_r+0x1d6>
   849f4:	9014      	str	r0, [sp, #80]	; 0x50
   849f6:	9b18      	ldr	r3, [sp, #96]	; 0x60
   849f8:	1b9e      	subs	r6, r3, r6
   849fa:	3e01      	subs	r6, #1
   849fc:	9609      	str	r6, [sp, #36]	; 0x24
   849fe:	d504      	bpl.n	84a0a <_dtoa_r+0x1ea>
   84a00:	4277      	negs	r7, r6
   84a02:	9708      	str	r7, [sp, #32]
   84a04:	2700      	movs	r7, #0
   84a06:	9709      	str	r7, [sp, #36]	; 0x24
   84a08:	e001      	b.n	84a0e <_dtoa_r+0x1ee>
   84a0a:	2700      	movs	r7, #0
   84a0c:	9708      	str	r7, [sp, #32]
   84a0e:	f1b9 0f00 	cmp.w	r9, #0
   84a12:	db07      	blt.n	84a24 <_dtoa_r+0x204>
   84a14:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84a16:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
   84a1a:	444f      	add	r7, r9
   84a1c:	9709      	str	r7, [sp, #36]	; 0x24
   84a1e:	2700      	movs	r7, #0
   84a20:	970e      	str	r7, [sp, #56]	; 0x38
   84a22:	e008      	b.n	84a36 <_dtoa_r+0x216>
   84a24:	9f08      	ldr	r7, [sp, #32]
   84a26:	ebc9 0707 	rsb	r7, r9, r7
   84a2a:	9708      	str	r7, [sp, #32]
   84a2c:	f1c9 0700 	rsb	r7, r9, #0
   84a30:	970e      	str	r7, [sp, #56]	; 0x38
   84a32:	2700      	movs	r7, #0
   84a34:	9711      	str	r7, [sp, #68]	; 0x44
   84a36:	9f24      	ldr	r7, [sp, #144]	; 0x90
   84a38:	2f09      	cmp	r7, #9
   84a3a:	d829      	bhi.n	84a90 <_dtoa_r+0x270>
   84a3c:	2f05      	cmp	r7, #5
   84a3e:	bfc4      	itt	gt
   84a40:	3f04      	subgt	r7, #4
   84a42:	9724      	strgt	r7, [sp, #144]	; 0x90
   84a44:	9f24      	ldr	r7, [sp, #144]	; 0x90
   84a46:	bfc8      	it	gt
   84a48:	2500      	movgt	r5, #0
   84a4a:	f1a7 0302 	sub.w	r3, r7, #2
   84a4e:	bfd8      	it	le
   84a50:	2501      	movle	r5, #1
   84a52:	2b03      	cmp	r3, #3
   84a54:	d821      	bhi.n	84a9a <_dtoa_r+0x27a>
   84a56:	e8df f003 	tbb	[pc, r3]
   84a5a:	0f06      	.short	0x0f06
   84a5c:	0402      	.short	0x0402
   84a5e:	2701      	movs	r7, #1
   84a60:	e002      	b.n	84a68 <_dtoa_r+0x248>
   84a62:	2701      	movs	r7, #1
   84a64:	e009      	b.n	84a7a <_dtoa_r+0x25a>
   84a66:	2700      	movs	r7, #0
   84a68:	970f      	str	r7, [sp, #60]	; 0x3c
   84a6a:	9f25      	ldr	r7, [sp, #148]	; 0x94
   84a6c:	2f00      	cmp	r7, #0
   84a6e:	dd1e      	ble.n	84aae <_dtoa_r+0x28e>
   84a70:	970b      	str	r7, [sp, #44]	; 0x2c
   84a72:	9707      	str	r7, [sp, #28]
   84a74:	463b      	mov	r3, r7
   84a76:	e01f      	b.n	84ab8 <_dtoa_r+0x298>
   84a78:	2700      	movs	r7, #0
   84a7a:	970f      	str	r7, [sp, #60]	; 0x3c
   84a7c:	9f25      	ldr	r7, [sp, #148]	; 0x94
   84a7e:	444f      	add	r7, r9
   84a80:	970b      	str	r7, [sp, #44]	; 0x2c
   84a82:	3701      	adds	r7, #1
   84a84:	463b      	mov	r3, r7
   84a86:	9707      	str	r7, [sp, #28]
   84a88:	2b01      	cmp	r3, #1
   84a8a:	bfb8      	it	lt
   84a8c:	2301      	movlt	r3, #1
   84a8e:	e013      	b.n	84ab8 <_dtoa_r+0x298>
   84a90:	2501      	movs	r5, #1
   84a92:	2700      	movs	r7, #0
   84a94:	9724      	str	r7, [sp, #144]	; 0x90
   84a96:	950f      	str	r5, [sp, #60]	; 0x3c
   84a98:	e001      	b.n	84a9e <_dtoa_r+0x27e>
   84a9a:	2701      	movs	r7, #1
   84a9c:	970f      	str	r7, [sp, #60]	; 0x3c
   84a9e:	f04f 37ff 	mov.w	r7, #4294967295
   84aa2:	970b      	str	r7, [sp, #44]	; 0x2c
   84aa4:	9707      	str	r7, [sp, #28]
   84aa6:	2700      	movs	r7, #0
   84aa8:	2312      	movs	r3, #18
   84aaa:	9725      	str	r7, [sp, #148]	; 0x94
   84aac:	e004      	b.n	84ab8 <_dtoa_r+0x298>
   84aae:	2701      	movs	r7, #1
   84ab0:	970b      	str	r7, [sp, #44]	; 0x2c
   84ab2:	9707      	str	r7, [sp, #28]
   84ab4:	463b      	mov	r3, r7
   84ab6:	9725      	str	r7, [sp, #148]	; 0x94
   84ab8:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
   84abc:	2200      	movs	r2, #0
   84abe:	6062      	str	r2, [r4, #4]
   84ac0:	2104      	movs	r1, #4
   84ac2:	f101 0214 	add.w	r2, r1, #20
   84ac6:	429a      	cmp	r2, r3
   84ac8:	d820      	bhi.n	84b0c <_dtoa_r+0x2ec>
   84aca:	6862      	ldr	r2, [r4, #4]
   84acc:	0049      	lsls	r1, r1, #1
   84ace:	3201      	adds	r2, #1
   84ad0:	6062      	str	r2, [r4, #4]
   84ad2:	e7f6      	b.n	84ac2 <_dtoa_r+0x2a2>
   84ad4:	f3af 8000 	nop.w
   84ad8:	636f4361 	.word	0x636f4361
   84adc:	3fd287a7 	.word	0x3fd287a7
   84ae0:	8b60c8b3 	.word	0x8b60c8b3
   84ae4:	3fc68a28 	.word	0x3fc68a28
   84ae8:	509f79fb 	.word	0x509f79fb
   84aec:	3fd34413 	.word	0x3fd34413
   84af0:	7ff00000 	.word	0x7ff00000
   84af4:	000870a2 	.word	0x000870a2
   84af8:	00087099 	.word	0x00087099
   84afc:	00087076 	.word	0x00087076
   84b00:	fffffbee 	.word	0xfffffbee
   84b04:	3ff80000 	.word	0x3ff80000
   84b08:	00087110 	.word	0x00087110
   84b0c:	4650      	mov	r0, sl
   84b0e:	6861      	ldr	r1, [r4, #4]
   84b10:	f000 fe18 	bl	85744 <_Balloc>
   84b14:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
   84b18:	6020      	str	r0, [r4, #0]
   84b1a:	9f07      	ldr	r7, [sp, #28]
   84b1c:	681b      	ldr	r3, [r3, #0]
   84b1e:	2f0e      	cmp	r7, #14
   84b20:	930a      	str	r3, [sp, #40]	; 0x28
   84b22:	f200 816b 	bhi.w	84dfc <_dtoa_r+0x5dc>
   84b26:	2d00      	cmp	r5, #0
   84b28:	f000 8168 	beq.w	84dfc <_dtoa_r+0x5dc>
   84b2c:	f1b9 0f00 	cmp.w	r9, #0
   84b30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84b34:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   84b38:	dd31      	ble.n	84b9e <_dtoa_r+0x37e>
   84b3a:	4a81      	ldr	r2, [pc, #516]	; (84d40 <_dtoa_r+0x520>)
   84b3c:	f009 030f 	and.w	r3, r9, #15
   84b40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   84b44:	ea4f 1429 	mov.w	r4, r9, asr #4
   84b48:	e9d3 0100 	ldrd	r0, r1, [r3]
   84b4c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84b50:	06e0      	lsls	r0, r4, #27
   84b52:	d50c      	bpl.n	84b6e <_dtoa_r+0x34e>
   84b54:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   84b58:	4b7a      	ldr	r3, [pc, #488]	; (84d44 <_dtoa_r+0x524>)
   84b5a:	f004 040f 	and.w	r4, r4, #15
   84b5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   84b62:	f001 fd39 	bl	865d8 <__aeabi_ddiv>
   84b66:	2703      	movs	r7, #3
   84b68:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84b6c:	e000      	b.n	84b70 <_dtoa_r+0x350>
   84b6e:	2702      	movs	r7, #2
   84b70:	4d74      	ldr	r5, [pc, #464]	; (84d44 <_dtoa_r+0x524>)
   84b72:	b16c      	cbz	r4, 84b90 <_dtoa_r+0x370>
   84b74:	07e1      	lsls	r1, r4, #31
   84b76:	d508      	bpl.n	84b8a <_dtoa_r+0x36a>
   84b78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   84b7c:	e9d5 2300 	ldrd	r2, r3, [r5]
   84b80:	f001 fc00 	bl	86384 <__aeabi_dmul>
   84b84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84b88:	3701      	adds	r7, #1
   84b8a:	1064      	asrs	r4, r4, #1
   84b8c:	3508      	adds	r5, #8
   84b8e:	e7f0      	b.n	84b72 <_dtoa_r+0x352>
   84b90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84b94:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   84b98:	f001 fd1e 	bl	865d8 <__aeabi_ddiv>
   84b9c:	e01b      	b.n	84bd6 <_dtoa_r+0x3b6>
   84b9e:	f1c9 0400 	rsb	r4, r9, #0
   84ba2:	b1dc      	cbz	r4, 84bdc <_dtoa_r+0x3bc>
   84ba4:	4b66      	ldr	r3, [pc, #408]	; (84d40 <_dtoa_r+0x520>)
   84ba6:	f004 020f 	and.w	r2, r4, #15
   84baa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84bae:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   84bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
   84bb6:	f001 fbe5 	bl	86384 <__aeabi_dmul>
   84bba:	4d62      	ldr	r5, [pc, #392]	; (84d44 <_dtoa_r+0x524>)
   84bbc:	1124      	asrs	r4, r4, #4
   84bbe:	2702      	movs	r7, #2
   84bc0:	b14c      	cbz	r4, 84bd6 <_dtoa_r+0x3b6>
   84bc2:	07e2      	lsls	r2, r4, #31
   84bc4:	d504      	bpl.n	84bd0 <_dtoa_r+0x3b0>
   84bc6:	e9d5 2300 	ldrd	r2, r3, [r5]
   84bca:	3701      	adds	r7, #1
   84bcc:	f001 fbda 	bl	86384 <__aeabi_dmul>
   84bd0:	1064      	asrs	r4, r4, #1
   84bd2:	3508      	adds	r5, #8
   84bd4:	e7f4      	b.n	84bc0 <_dtoa_r+0x3a0>
   84bd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84bda:	e000      	b.n	84bde <_dtoa_r+0x3be>
   84bdc:	2702      	movs	r7, #2
   84bde:	9914      	ldr	r1, [sp, #80]	; 0x50
   84be0:	b1e9      	cbz	r1, 84c1e <_dtoa_r+0x3fe>
   84be2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
   84be6:	2200      	movs	r2, #0
   84be8:	4620      	mov	r0, r4
   84bea:	4629      	mov	r1, r5
   84bec:	4b56      	ldr	r3, [pc, #344]	; (84d48 <_dtoa_r+0x528>)
   84bee:	f001 fe3b 	bl	86868 <__aeabi_dcmplt>
   84bf2:	b1c8      	cbz	r0, 84c28 <_dtoa_r+0x408>
   84bf4:	9a07      	ldr	r2, [sp, #28]
   84bf6:	b1e2      	cbz	r2, 84c32 <_dtoa_r+0x412>
   84bf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84bfa:	2b00      	cmp	r3, #0
   84bfc:	f340 80fa 	ble.w	84df4 <_dtoa_r+0x5d4>
   84c00:	f109 30ff 	add.w	r0, r9, #4294967295
   84c04:	9010      	str	r0, [sp, #64]	; 0x40
   84c06:	4629      	mov	r1, r5
   84c08:	4620      	mov	r0, r4
   84c0a:	2200      	movs	r2, #0
   84c0c:	4b4f      	ldr	r3, [pc, #316]	; (84d4c <_dtoa_r+0x52c>)
   84c0e:	f001 fbb9 	bl	86384 <__aeabi_dmul>
   84c12:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84c16:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84c18:	3701      	adds	r7, #1
   84c1a:	910c      	str	r1, [sp, #48]	; 0x30
   84c1c:	e00d      	b.n	84c3a <_dtoa_r+0x41a>
   84c1e:	9a07      	ldr	r2, [sp, #28]
   84c20:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
   84c24:	920c      	str	r2, [sp, #48]	; 0x30
   84c26:	e008      	b.n	84c3a <_dtoa_r+0x41a>
   84c28:	9b07      	ldr	r3, [sp, #28]
   84c2a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
   84c2e:	930c      	str	r3, [sp, #48]	; 0x30
   84c30:	e003      	b.n	84c3a <_dtoa_r+0x41a>
   84c32:	9807      	ldr	r0, [sp, #28]
   84c34:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
   84c38:	900c      	str	r0, [sp, #48]	; 0x30
   84c3a:	4638      	mov	r0, r7
   84c3c:	f001 fb3c 	bl	862b8 <__aeabi_i2d>
   84c40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84c44:	f001 fb9e 	bl	86384 <__aeabi_dmul>
   84c48:	2200      	movs	r2, #0
   84c4a:	4b41      	ldr	r3, [pc, #260]	; (84d50 <_dtoa_r+0x530>)
   84c4c:	f001 f9e8 	bl	86020 <__adddf3>
   84c50:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   84c52:	4604      	mov	r4, r0
   84c54:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
   84c58:	b9cf      	cbnz	r7, 84c8e <_dtoa_r+0x46e>
   84c5a:	2200      	movs	r2, #0
   84c5c:	4b3d      	ldr	r3, [pc, #244]	; (84d54 <_dtoa_r+0x534>)
   84c5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84c62:	f001 f9db 	bl	8601c <__aeabi_dsub>
   84c66:	4622      	mov	r2, r4
   84c68:	462b      	mov	r3, r5
   84c6a:	4606      	mov	r6, r0
   84c6c:	460f      	mov	r7, r1
   84c6e:	f001 fe19 	bl	868a4 <__aeabi_dcmpgt>
   84c72:	2800      	cmp	r0, #0
   84c74:	f040 8253 	bne.w	8511e <_dtoa_r+0x8fe>
   84c78:	4622      	mov	r2, r4
   84c7a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   84c7e:	4630      	mov	r0, r6
   84c80:	4639      	mov	r1, r7
   84c82:	f001 fdf1 	bl	86868 <__aeabi_dcmplt>
   84c86:	2800      	cmp	r0, #0
   84c88:	f040 823f 	bne.w	8510a <_dtoa_r+0x8ea>
   84c8c:	e0b2      	b.n	84df4 <_dtoa_r+0x5d4>
   84c8e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   84c90:	4b2b      	ldr	r3, [pc, #172]	; (84d40 <_dtoa_r+0x520>)
   84c92:	1e7a      	subs	r2, r7, #1
   84c94:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   84c96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84c9a:	2f00      	cmp	r7, #0
   84c9c:	d05e      	beq.n	84d5c <_dtoa_r+0x53c>
   84c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84ca2:	2000      	movs	r0, #0
   84ca4:	492c      	ldr	r1, [pc, #176]	; (84d58 <_dtoa_r+0x538>)
   84ca6:	f001 fc97 	bl	865d8 <__aeabi_ddiv>
   84caa:	4622      	mov	r2, r4
   84cac:	462b      	mov	r3, r5
   84cae:	f001 f9b5 	bl	8601c <__aeabi_dsub>
   84cb2:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
   84cb6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   84cba:	4604      	mov	r4, r0
   84cbc:	460d      	mov	r5, r1
   84cbe:	4639      	mov	r1, r7
   84cc0:	4630      	mov	r0, r6
   84cc2:	f001 fdf9 	bl	868b8 <__aeabi_d2iz>
   84cc6:	9002      	str	r0, [sp, #8]
   84cc8:	f001 faf6 	bl	862b8 <__aeabi_i2d>
   84ccc:	4602      	mov	r2, r0
   84cce:	460b      	mov	r3, r1
   84cd0:	4630      	mov	r0, r6
   84cd2:	4639      	mov	r1, r7
   84cd4:	f001 f9a2 	bl	8601c <__aeabi_dsub>
   84cd8:	f8dd c008 	ldr.w	ip, [sp, #8]
   84cdc:	4622      	mov	r2, r4
   84cde:	f10c 0330 	add.w	r3, ip, #48	; 0x30
   84ce2:	f808 3b01 	strb.w	r3, [r8], #1
   84ce6:	462b      	mov	r3, r5
   84ce8:	4606      	mov	r6, r0
   84cea:	460f      	mov	r7, r1
   84cec:	f001 fdbc 	bl	86868 <__aeabi_dcmplt>
   84cf0:	2800      	cmp	r0, #0
   84cf2:	f040 833b 	bne.w	8536c <_dtoa_r+0xb4c>
   84cf6:	4632      	mov	r2, r6
   84cf8:	463b      	mov	r3, r7
   84cfa:	2000      	movs	r0, #0
   84cfc:	4912      	ldr	r1, [pc, #72]	; (84d48 <_dtoa_r+0x528>)
   84cfe:	f001 f98d 	bl	8601c <__aeabi_dsub>
   84d02:	4622      	mov	r2, r4
   84d04:	462b      	mov	r3, r5
   84d06:	f001 fdaf 	bl	86868 <__aeabi_dcmplt>
   84d0a:	2800      	cmp	r0, #0
   84d0c:	f040 80d5 	bne.w	84eba <_dtoa_r+0x69a>
   84d10:	980a      	ldr	r0, [sp, #40]	; 0x28
   84d12:	990c      	ldr	r1, [sp, #48]	; 0x30
   84d14:	ebc0 0308 	rsb	r3, r0, r8
   84d18:	428b      	cmp	r3, r1
   84d1a:	da6b      	bge.n	84df4 <_dtoa_r+0x5d4>
   84d1c:	4620      	mov	r0, r4
   84d1e:	4629      	mov	r1, r5
   84d20:	2200      	movs	r2, #0
   84d22:	4b0a      	ldr	r3, [pc, #40]	; (84d4c <_dtoa_r+0x52c>)
   84d24:	f001 fb2e 	bl	86384 <__aeabi_dmul>
   84d28:	2200      	movs	r2, #0
   84d2a:	4604      	mov	r4, r0
   84d2c:	460d      	mov	r5, r1
   84d2e:	4630      	mov	r0, r6
   84d30:	4639      	mov	r1, r7
   84d32:	4b06      	ldr	r3, [pc, #24]	; (84d4c <_dtoa_r+0x52c>)
   84d34:	f001 fb26 	bl	86384 <__aeabi_dmul>
   84d38:	4606      	mov	r6, r0
   84d3a:	460f      	mov	r7, r1
   84d3c:	e7bf      	b.n	84cbe <_dtoa_r+0x49e>
   84d3e:	bf00      	nop
   84d40:	00087110 	.word	0x00087110
   84d44:	000871d8 	.word	0x000871d8
   84d48:	3ff00000 	.word	0x3ff00000
   84d4c:	40240000 	.word	0x40240000
   84d50:	401c0000 	.word	0x401c0000
   84d54:	40140000 	.word	0x40140000
   84d58:	3fe00000 	.word	0x3fe00000
   84d5c:	4622      	mov	r2, r4
   84d5e:	e9d3 0100 	ldrd	r0, r1, [r3]
   84d62:	462b      	mov	r3, r5
   84d64:	f001 fb0e 	bl	86384 <__aeabi_dmul>
   84d68:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
   84d6c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   84d70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84d72:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
   84d76:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84d78:	4490      	add	r8, r2
   84d7a:	4639      	mov	r1, r7
   84d7c:	4630      	mov	r0, r6
   84d7e:	f001 fd9b 	bl	868b8 <__aeabi_d2iz>
   84d82:	4605      	mov	r5, r0
   84d84:	f001 fa98 	bl	862b8 <__aeabi_i2d>
   84d88:	4602      	mov	r2, r0
   84d8a:	460b      	mov	r3, r1
   84d8c:	4630      	mov	r0, r6
   84d8e:	4639      	mov	r1, r7
   84d90:	f001 f944 	bl	8601c <__aeabi_dsub>
   84d94:	3530      	adds	r5, #48	; 0x30
   84d96:	f804 5b01 	strb.w	r5, [r4], #1
   84d9a:	4544      	cmp	r4, r8
   84d9c:	4606      	mov	r6, r0
   84d9e:	460f      	mov	r7, r1
   84da0:	d121      	bne.n	84de6 <_dtoa_r+0x5c6>
   84da2:	2200      	movs	r2, #0
   84da4:	4b87      	ldr	r3, [pc, #540]	; (84fc4 <_dtoa_r+0x7a4>)
   84da6:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   84daa:	f001 f939 	bl	86020 <__adddf3>
   84dae:	4602      	mov	r2, r0
   84db0:	460b      	mov	r3, r1
   84db2:	4630      	mov	r0, r6
   84db4:	4639      	mov	r1, r7
   84db6:	f001 fd75 	bl	868a4 <__aeabi_dcmpgt>
   84dba:	2800      	cmp	r0, #0
   84dbc:	d17d      	bne.n	84eba <_dtoa_r+0x69a>
   84dbe:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   84dc2:	2000      	movs	r0, #0
   84dc4:	497f      	ldr	r1, [pc, #508]	; (84fc4 <_dtoa_r+0x7a4>)
   84dc6:	f001 f929 	bl	8601c <__aeabi_dsub>
   84dca:	4602      	mov	r2, r0
   84dcc:	460b      	mov	r3, r1
   84dce:	4630      	mov	r0, r6
   84dd0:	4639      	mov	r1, r7
   84dd2:	f001 fd49 	bl	86868 <__aeabi_dcmplt>
   84dd6:	b168      	cbz	r0, 84df4 <_dtoa_r+0x5d4>
   84dd8:	46a0      	mov	r8, r4
   84dda:	f818 3c01 	ldrb.w	r3, [r8, #-1]
   84dde:	3c01      	subs	r4, #1
   84de0:	2b30      	cmp	r3, #48	; 0x30
   84de2:	d0f9      	beq.n	84dd8 <_dtoa_r+0x5b8>
   84de4:	e2c2      	b.n	8536c <_dtoa_r+0xb4c>
   84de6:	2200      	movs	r2, #0
   84de8:	4b77      	ldr	r3, [pc, #476]	; (84fc8 <_dtoa_r+0x7a8>)
   84dea:	f001 facb 	bl	86384 <__aeabi_dmul>
   84dee:	4606      	mov	r6, r0
   84df0:	460f      	mov	r7, r1
   84df2:	e7c2      	b.n	84d7a <_dtoa_r+0x55a>
   84df4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   84df8:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84dfc:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84dfe:	2b00      	cmp	r3, #0
   84e00:	db7c      	blt.n	84efc <_dtoa_r+0x6dc>
   84e02:	f1b9 0f0e 	cmp.w	r9, #14
   84e06:	dc79      	bgt.n	84efc <_dtoa_r+0x6dc>
   84e08:	4b70      	ldr	r3, [pc, #448]	; (84fcc <_dtoa_r+0x7ac>)
   84e0a:	9f25      	ldr	r7, [sp, #148]	; 0x94
   84e0c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
   84e10:	2f00      	cmp	r7, #0
   84e12:	e9d3 4500 	ldrd	r4, r5, [r3]
   84e16:	da14      	bge.n	84e42 <_dtoa_r+0x622>
   84e18:	9f07      	ldr	r7, [sp, #28]
   84e1a:	2f00      	cmp	r7, #0
   84e1c:	dc11      	bgt.n	84e42 <_dtoa_r+0x622>
   84e1e:	f040 8176 	bne.w	8510e <_dtoa_r+0x8ee>
   84e22:	4620      	mov	r0, r4
   84e24:	4629      	mov	r1, r5
   84e26:	2200      	movs	r2, #0
   84e28:	4b69      	ldr	r3, [pc, #420]	; (84fd0 <_dtoa_r+0x7b0>)
   84e2a:	f001 faab 	bl	86384 <__aeabi_dmul>
   84e2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84e32:	f001 fd2d 	bl	86890 <__aeabi_dcmpge>
   84e36:	9d07      	ldr	r5, [sp, #28]
   84e38:	462c      	mov	r4, r5
   84e3a:	2800      	cmp	r0, #0
   84e3c:	f040 8169 	bne.w	85112 <_dtoa_r+0x8f2>
   84e40:	e171      	b.n	85126 <_dtoa_r+0x906>
   84e42:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   84e46:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
   84e4a:	4622      	mov	r2, r4
   84e4c:	462b      	mov	r3, r5
   84e4e:	4630      	mov	r0, r6
   84e50:	4639      	mov	r1, r7
   84e52:	f001 fbc1 	bl	865d8 <__aeabi_ddiv>
   84e56:	f001 fd2f 	bl	868b8 <__aeabi_d2iz>
   84e5a:	9004      	str	r0, [sp, #16]
   84e5c:	f001 fa2c 	bl	862b8 <__aeabi_i2d>
   84e60:	4622      	mov	r2, r4
   84e62:	462b      	mov	r3, r5
   84e64:	f001 fa8e 	bl	86384 <__aeabi_dmul>
   84e68:	4602      	mov	r2, r0
   84e6a:	460b      	mov	r3, r1
   84e6c:	4630      	mov	r0, r6
   84e6e:	4639      	mov	r1, r7
   84e70:	f001 f8d4 	bl	8601c <__aeabi_dsub>
   84e74:	9f04      	ldr	r7, [sp, #16]
   84e76:	4602      	mov	r2, r0
   84e78:	f107 0630 	add.w	r6, r7, #48	; 0x30
   84e7c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   84e7e:	f808 6b01 	strb.w	r6, [r8], #1
   84e82:	ebc7 0608 	rsb	r6, r7, r8
   84e86:	9f07      	ldr	r7, [sp, #28]
   84e88:	460b      	mov	r3, r1
   84e8a:	42be      	cmp	r6, r7
   84e8c:	d129      	bne.n	84ee2 <_dtoa_r+0x6c2>
   84e8e:	f001 f8c7 	bl	86020 <__adddf3>
   84e92:	4622      	mov	r2, r4
   84e94:	462b      	mov	r3, r5
   84e96:	4606      	mov	r6, r0
   84e98:	460f      	mov	r7, r1
   84e9a:	f001 fd03 	bl	868a4 <__aeabi_dcmpgt>
   84e9e:	b970      	cbnz	r0, 84ebe <_dtoa_r+0x69e>
   84ea0:	4630      	mov	r0, r6
   84ea2:	4639      	mov	r1, r7
   84ea4:	4622      	mov	r2, r4
   84ea6:	462b      	mov	r3, r5
   84ea8:	f001 fcd4 	bl	86854 <__aeabi_dcmpeq>
   84eac:	2800      	cmp	r0, #0
   84eae:	f000 825f 	beq.w	85370 <_dtoa_r+0xb50>
   84eb2:	9f04      	ldr	r7, [sp, #16]
   84eb4:	07fb      	lsls	r3, r7, #31
   84eb6:	d402      	bmi.n	84ebe <_dtoa_r+0x69e>
   84eb8:	e25a      	b.n	85370 <_dtoa_r+0xb50>
   84eba:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   84ebe:	4643      	mov	r3, r8
   84ec0:	4698      	mov	r8, r3
   84ec2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
   84ec6:	3b01      	subs	r3, #1
   84ec8:	2a39      	cmp	r2, #57	; 0x39
   84eca:	d106      	bne.n	84eda <_dtoa_r+0x6ba>
   84ecc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   84ece:	429f      	cmp	r7, r3
   84ed0:	d1f6      	bne.n	84ec0 <_dtoa_r+0x6a0>
   84ed2:	2230      	movs	r2, #48	; 0x30
   84ed4:	f109 0901 	add.w	r9, r9, #1
   84ed8:	703a      	strb	r2, [r7, #0]
   84eda:	781a      	ldrb	r2, [r3, #0]
   84edc:	3201      	adds	r2, #1
   84ede:	701a      	strb	r2, [r3, #0]
   84ee0:	e246      	b.n	85370 <_dtoa_r+0xb50>
   84ee2:	2200      	movs	r2, #0
   84ee4:	4b38      	ldr	r3, [pc, #224]	; (84fc8 <_dtoa_r+0x7a8>)
   84ee6:	f001 fa4d 	bl	86384 <__aeabi_dmul>
   84eea:	2200      	movs	r2, #0
   84eec:	2300      	movs	r3, #0
   84eee:	4606      	mov	r6, r0
   84ef0:	460f      	mov	r7, r1
   84ef2:	f001 fcaf 	bl	86854 <__aeabi_dcmpeq>
   84ef6:	2800      	cmp	r0, #0
   84ef8:	d0a7      	beq.n	84e4a <_dtoa_r+0x62a>
   84efa:	e239      	b.n	85370 <_dtoa_r+0xb50>
   84efc:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   84efe:	2f00      	cmp	r7, #0
   84f00:	d030      	beq.n	84f64 <_dtoa_r+0x744>
   84f02:	9f24      	ldr	r7, [sp, #144]	; 0x90
   84f04:	2f01      	cmp	r7, #1
   84f06:	dc0a      	bgt.n	84f1e <_dtoa_r+0x6fe>
   84f08:	9f15      	ldr	r7, [sp, #84]	; 0x54
   84f0a:	b117      	cbz	r7, 84f12 <_dtoa_r+0x6f2>
   84f0c:	f203 4333 	addw	r3, r3, #1075	; 0x433
   84f10:	e002      	b.n	84f18 <_dtoa_r+0x6f8>
   84f12:	9b18      	ldr	r3, [sp, #96]	; 0x60
   84f14:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   84f18:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   84f1a:	9e08      	ldr	r6, [sp, #32]
   84f1c:	e016      	b.n	84f4c <_dtoa_r+0x72c>
   84f1e:	9f07      	ldr	r7, [sp, #28]
   84f20:	1e7d      	subs	r5, r7, #1
   84f22:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   84f24:	42af      	cmp	r7, r5
   84f26:	db01      	blt.n	84f2c <_dtoa_r+0x70c>
   84f28:	1b7d      	subs	r5, r7, r5
   84f2a:	e006      	b.n	84f3a <_dtoa_r+0x71a>
   84f2c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   84f2e:	950e      	str	r5, [sp, #56]	; 0x38
   84f30:	1beb      	subs	r3, r5, r7
   84f32:	9f11      	ldr	r7, [sp, #68]	; 0x44
   84f34:	2500      	movs	r5, #0
   84f36:	441f      	add	r7, r3
   84f38:	9711      	str	r7, [sp, #68]	; 0x44
   84f3a:	9f07      	ldr	r7, [sp, #28]
   84f3c:	2f00      	cmp	r7, #0
   84f3e:	da03      	bge.n	84f48 <_dtoa_r+0x728>
   84f40:	9808      	ldr	r0, [sp, #32]
   84f42:	2300      	movs	r3, #0
   84f44:	1bc6      	subs	r6, r0, r7
   84f46:	e001      	b.n	84f4c <_dtoa_r+0x72c>
   84f48:	9e08      	ldr	r6, [sp, #32]
   84f4a:	9b07      	ldr	r3, [sp, #28]
   84f4c:	9f08      	ldr	r7, [sp, #32]
   84f4e:	4650      	mov	r0, sl
   84f50:	441f      	add	r7, r3
   84f52:	9708      	str	r7, [sp, #32]
   84f54:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84f56:	2101      	movs	r1, #1
   84f58:	441f      	add	r7, r3
   84f5a:	9709      	str	r7, [sp, #36]	; 0x24
   84f5c:	f000 fcc5 	bl	858ea <__i2b>
   84f60:	4604      	mov	r4, r0
   84f62:	e002      	b.n	84f6a <_dtoa_r+0x74a>
   84f64:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   84f66:	9e08      	ldr	r6, [sp, #32]
   84f68:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   84f6a:	b16e      	cbz	r6, 84f88 <_dtoa_r+0x768>
   84f6c:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84f6e:	2f00      	cmp	r7, #0
   84f70:	dd0a      	ble.n	84f88 <_dtoa_r+0x768>
   84f72:	463b      	mov	r3, r7
   84f74:	9f08      	ldr	r7, [sp, #32]
   84f76:	42b3      	cmp	r3, r6
   84f78:	bfa8      	it	ge
   84f7a:	4633      	movge	r3, r6
   84f7c:	1aff      	subs	r7, r7, r3
   84f7e:	9708      	str	r7, [sp, #32]
   84f80:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84f82:	1af6      	subs	r6, r6, r3
   84f84:	1aff      	subs	r7, r7, r3
   84f86:	9709      	str	r7, [sp, #36]	; 0x24
   84f88:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   84f8a:	2f00      	cmp	r7, #0
   84f8c:	dd28      	ble.n	84fe0 <_dtoa_r+0x7c0>
   84f8e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   84f90:	b307      	cbz	r7, 84fd4 <_dtoa_r+0x7b4>
   84f92:	2d00      	cmp	r5, #0
   84f94:	dd10      	ble.n	84fb8 <_dtoa_r+0x798>
   84f96:	4621      	mov	r1, r4
   84f98:	462a      	mov	r2, r5
   84f9a:	4650      	mov	r0, sl
   84f9c:	f000 fd46 	bl	85a2c <__pow5mult>
   84fa0:	4604      	mov	r4, r0
   84fa2:	465a      	mov	r2, fp
   84fa4:	4621      	mov	r1, r4
   84fa6:	4650      	mov	r0, sl
   84fa8:	f000 fca8 	bl	858fc <__multiply>
   84fac:	4659      	mov	r1, fp
   84fae:	4607      	mov	r7, r0
   84fb0:	4650      	mov	r0, sl
   84fb2:	f000 fbfc 	bl	857ae <_Bfree>
   84fb6:	46bb      	mov	fp, r7
   84fb8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   84fba:	1b7a      	subs	r2, r7, r5
   84fbc:	d010      	beq.n	84fe0 <_dtoa_r+0x7c0>
   84fbe:	4650      	mov	r0, sl
   84fc0:	4659      	mov	r1, fp
   84fc2:	e00a      	b.n	84fda <_dtoa_r+0x7ba>
   84fc4:	3fe00000 	.word	0x3fe00000
   84fc8:	40240000 	.word	0x40240000
   84fcc:	00087110 	.word	0x00087110
   84fd0:	40140000 	.word	0x40140000
   84fd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   84fd6:	4650      	mov	r0, sl
   84fd8:	4659      	mov	r1, fp
   84fda:	f000 fd27 	bl	85a2c <__pow5mult>
   84fde:	4683      	mov	fp, r0
   84fe0:	4650      	mov	r0, sl
   84fe2:	2101      	movs	r1, #1
   84fe4:	f000 fc81 	bl	858ea <__i2b>
   84fe8:	9f11      	ldr	r7, [sp, #68]	; 0x44
   84fea:	4605      	mov	r5, r0
   84fec:	2f00      	cmp	r7, #0
   84fee:	dd05      	ble.n	84ffc <_dtoa_r+0x7dc>
   84ff0:	4629      	mov	r1, r5
   84ff2:	4650      	mov	r0, sl
   84ff4:	463a      	mov	r2, r7
   84ff6:	f000 fd19 	bl	85a2c <__pow5mult>
   84ffa:	4605      	mov	r5, r0
   84ffc:	9f24      	ldr	r7, [sp, #144]	; 0x90
   84ffe:	2f01      	cmp	r7, #1
   85000:	dc12      	bgt.n	85028 <_dtoa_r+0x808>
   85002:	9804      	ldr	r0, [sp, #16]
   85004:	b980      	cbnz	r0, 85028 <_dtoa_r+0x808>
   85006:	9905      	ldr	r1, [sp, #20]
   85008:	f3c1 0313 	ubfx	r3, r1, #0, #20
   8500c:	b973      	cbnz	r3, 8502c <_dtoa_r+0x80c>
   8500e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
   85012:	0d3f      	lsrs	r7, r7, #20
   85014:	053f      	lsls	r7, r7, #20
   85016:	b157      	cbz	r7, 8502e <_dtoa_r+0x80e>
   85018:	9f08      	ldr	r7, [sp, #32]
   8501a:	3701      	adds	r7, #1
   8501c:	9708      	str	r7, [sp, #32]
   8501e:	9f09      	ldr	r7, [sp, #36]	; 0x24
   85020:	3701      	adds	r7, #1
   85022:	9709      	str	r7, [sp, #36]	; 0x24
   85024:	2701      	movs	r7, #1
   85026:	e002      	b.n	8502e <_dtoa_r+0x80e>
   85028:	2700      	movs	r7, #0
   8502a:	e000      	b.n	8502e <_dtoa_r+0x80e>
   8502c:	9f04      	ldr	r7, [sp, #16]
   8502e:	9811      	ldr	r0, [sp, #68]	; 0x44
   85030:	b140      	cbz	r0, 85044 <_dtoa_r+0x824>
   85032:	692b      	ldr	r3, [r5, #16]
   85034:	eb05 0383 	add.w	r3, r5, r3, lsl #2
   85038:	6918      	ldr	r0, [r3, #16]
   8503a:	f000 fc09 	bl	85850 <__hi0bits>
   8503e:	f1c0 0020 	rsb	r0, r0, #32
   85042:	e000      	b.n	85046 <_dtoa_r+0x826>
   85044:	2001      	movs	r0, #1
   85046:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85048:	4403      	add	r3, r0
   8504a:	f013 031f 	ands.w	r3, r3, #31
   8504e:	d00f      	beq.n	85070 <_dtoa_r+0x850>
   85050:	f1c3 0220 	rsb	r2, r3, #32
   85054:	2a04      	cmp	r2, #4
   85056:	dd09      	ble.n	8506c <_dtoa_r+0x84c>
   85058:	9908      	ldr	r1, [sp, #32]
   8505a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   8505c:	f1c3 031c 	rsb	r3, r3, #28
   85060:	4419      	add	r1, r3
   85062:	441a      	add	r2, r3
   85064:	9108      	str	r1, [sp, #32]
   85066:	441e      	add	r6, r3
   85068:	9209      	str	r2, [sp, #36]	; 0x24
   8506a:	e009      	b.n	85080 <_dtoa_r+0x860>
   8506c:	d008      	beq.n	85080 <_dtoa_r+0x860>
   8506e:	4613      	mov	r3, r2
   85070:	9808      	ldr	r0, [sp, #32]
   85072:	9909      	ldr	r1, [sp, #36]	; 0x24
   85074:	331c      	adds	r3, #28
   85076:	4418      	add	r0, r3
   85078:	4419      	add	r1, r3
   8507a:	9008      	str	r0, [sp, #32]
   8507c:	441e      	add	r6, r3
   8507e:	9109      	str	r1, [sp, #36]	; 0x24
   85080:	9a08      	ldr	r2, [sp, #32]
   85082:	2a00      	cmp	r2, #0
   85084:	dd04      	ble.n	85090 <_dtoa_r+0x870>
   85086:	4659      	mov	r1, fp
   85088:	4650      	mov	r0, sl
   8508a:	f000 fd1d 	bl	85ac8 <__lshift>
   8508e:	4683      	mov	fp, r0
   85090:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85092:	2b00      	cmp	r3, #0
   85094:	dd05      	ble.n	850a2 <_dtoa_r+0x882>
   85096:	4629      	mov	r1, r5
   85098:	4650      	mov	r0, sl
   8509a:	461a      	mov	r2, r3
   8509c:	f000 fd14 	bl	85ac8 <__lshift>
   850a0:	4605      	mov	r5, r0
   850a2:	9814      	ldr	r0, [sp, #80]	; 0x50
   850a4:	b1e0      	cbz	r0, 850e0 <_dtoa_r+0x8c0>
   850a6:	4658      	mov	r0, fp
   850a8:	4629      	mov	r1, r5
   850aa:	f000 fd60 	bl	85b6e <__mcmp>
   850ae:	2800      	cmp	r0, #0
   850b0:	da16      	bge.n	850e0 <_dtoa_r+0x8c0>
   850b2:	4659      	mov	r1, fp
   850b4:	4650      	mov	r0, sl
   850b6:	220a      	movs	r2, #10
   850b8:	2300      	movs	r3, #0
   850ba:	f000 fb8f 	bl	857dc <__multadd>
   850be:	990f      	ldr	r1, [sp, #60]	; 0x3c
   850c0:	f109 39ff 	add.w	r9, r9, #4294967295
   850c4:	4683      	mov	fp, r0
   850c6:	b149      	cbz	r1, 850dc <_dtoa_r+0x8bc>
   850c8:	4621      	mov	r1, r4
   850ca:	220a      	movs	r2, #10
   850cc:	4650      	mov	r0, sl
   850ce:	2300      	movs	r3, #0
   850d0:	f000 fb84 	bl	857dc <__multadd>
   850d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   850d6:	4604      	mov	r4, r0
   850d8:	9207      	str	r2, [sp, #28]
   850da:	e001      	b.n	850e0 <_dtoa_r+0x8c0>
   850dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   850de:	9307      	str	r3, [sp, #28]
   850e0:	9807      	ldr	r0, [sp, #28]
   850e2:	2800      	cmp	r0, #0
   850e4:	dc29      	bgt.n	8513a <_dtoa_r+0x91a>
   850e6:	9924      	ldr	r1, [sp, #144]	; 0x90
   850e8:	2902      	cmp	r1, #2
   850ea:	dd26      	ble.n	8513a <_dtoa_r+0x91a>
   850ec:	b988      	cbnz	r0, 85112 <_dtoa_r+0x8f2>
   850ee:	4629      	mov	r1, r5
   850f0:	2205      	movs	r2, #5
   850f2:	9b07      	ldr	r3, [sp, #28]
   850f4:	4650      	mov	r0, sl
   850f6:	f000 fb71 	bl	857dc <__multadd>
   850fa:	4605      	mov	r5, r0
   850fc:	4629      	mov	r1, r5
   850fe:	4658      	mov	r0, fp
   85100:	f000 fd35 	bl	85b6e <__mcmp>
   85104:	2800      	cmp	r0, #0
   85106:	dc0e      	bgt.n	85126 <_dtoa_r+0x906>
   85108:	e003      	b.n	85112 <_dtoa_r+0x8f2>
   8510a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   8510c:	e000      	b.n	85110 <_dtoa_r+0x8f0>
   8510e:	2500      	movs	r5, #0
   85110:	462c      	mov	r4, r5
   85112:	9f25      	ldr	r7, [sp, #148]	; 0x94
   85114:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   85118:	ea6f 0907 	mvn.w	r9, r7
   8511c:	e00a      	b.n	85134 <_dtoa_r+0x914>
   8511e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   85120:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   85124:	462c      	mov	r4, r5
   85126:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   85128:	2331      	movs	r3, #49	; 0x31
   8512a:	f107 0801 	add.w	r8, r7, #1
   8512e:	703b      	strb	r3, [r7, #0]
   85130:	f109 0901 	add.w	r9, r9, #1
   85134:	4627      	mov	r7, r4
   85136:	2400      	movs	r4, #0
   85138:	e107      	b.n	8534a <_dtoa_r+0xb2a>
   8513a:	980f      	ldr	r0, [sp, #60]	; 0x3c
   8513c:	2800      	cmp	r0, #0
   8513e:	f000 80bb 	beq.w	852b8 <_dtoa_r+0xa98>
   85142:	2e00      	cmp	r6, #0
   85144:	dd05      	ble.n	85152 <_dtoa_r+0x932>
   85146:	4621      	mov	r1, r4
   85148:	4650      	mov	r0, sl
   8514a:	4632      	mov	r2, r6
   8514c:	f000 fcbc 	bl	85ac8 <__lshift>
   85150:	4604      	mov	r4, r0
   85152:	b19f      	cbz	r7, 8517c <_dtoa_r+0x95c>
   85154:	6861      	ldr	r1, [r4, #4]
   85156:	4650      	mov	r0, sl
   85158:	f000 faf4 	bl	85744 <_Balloc>
   8515c:	6922      	ldr	r2, [r4, #16]
   8515e:	4606      	mov	r6, r0
   85160:	3202      	adds	r2, #2
   85162:	f104 010c 	add.w	r1, r4, #12
   85166:	0092      	lsls	r2, r2, #2
   85168:	300c      	adds	r0, #12
   8516a:	f7fe fbdd 	bl	83928 <memcpy>
   8516e:	4650      	mov	r0, sl
   85170:	4631      	mov	r1, r6
   85172:	2201      	movs	r2, #1
   85174:	f000 fca8 	bl	85ac8 <__lshift>
   85178:	4607      	mov	r7, r0
   8517a:	e000      	b.n	8517e <_dtoa_r+0x95e>
   8517c:	4627      	mov	r7, r4
   8517e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   85180:	4629      	mov	r1, r5
   85182:	4658      	mov	r0, fp
   85184:	f7ff faba 	bl	846fc <quorem>
   85188:	4621      	mov	r1, r4
   8518a:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   8518e:	4680      	mov	r8, r0
   85190:	4658      	mov	r0, fp
   85192:	f8cd c008 	str.w	ip, [sp, #8]
   85196:	f000 fcea 	bl	85b6e <__mcmp>
   8519a:	463a      	mov	r2, r7
   8519c:	9008      	str	r0, [sp, #32]
   8519e:	4629      	mov	r1, r5
   851a0:	4650      	mov	r0, sl
   851a2:	f000 fd01 	bl	85ba8 <__mdiff>
   851a6:	68c3      	ldr	r3, [r0, #12]
   851a8:	4602      	mov	r2, r0
   851aa:	f8dd c008 	ldr.w	ip, [sp, #8]
   851ae:	b94b      	cbnz	r3, 851c4 <_dtoa_r+0x9a4>
   851b0:	4611      	mov	r1, r2
   851b2:	4658      	mov	r0, fp
   851b4:	9203      	str	r2, [sp, #12]
   851b6:	f000 fcda 	bl	85b6e <__mcmp>
   851ba:	9a03      	ldr	r2, [sp, #12]
   851bc:	4603      	mov	r3, r0
   851be:	f8dd c008 	ldr.w	ip, [sp, #8]
   851c2:	e000      	b.n	851c6 <_dtoa_r+0x9a6>
   851c4:	2301      	movs	r3, #1
   851c6:	4650      	mov	r0, sl
   851c8:	4611      	mov	r1, r2
   851ca:	9303      	str	r3, [sp, #12]
   851cc:	f8cd c008 	str.w	ip, [sp, #8]
   851d0:	f000 faed 	bl	857ae <_Bfree>
   851d4:	9b03      	ldr	r3, [sp, #12]
   851d6:	f8dd c008 	ldr.w	ip, [sp, #8]
   851da:	b963      	cbnz	r3, 851f6 <_dtoa_r+0x9d6>
   851dc:	9924      	ldr	r1, [sp, #144]	; 0x90
   851de:	b951      	cbnz	r1, 851f6 <_dtoa_r+0x9d6>
   851e0:	9804      	ldr	r0, [sp, #16]
   851e2:	f000 0201 	and.w	r2, r0, #1
   851e6:	b932      	cbnz	r2, 851f6 <_dtoa_r+0x9d6>
   851e8:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
   851ec:	d035      	beq.n	8525a <_dtoa_r+0xa3a>
   851ee:	9b08      	ldr	r3, [sp, #32]
   851f0:	2b00      	cmp	r3, #0
   851f2:	dc24      	bgt.n	8523e <_dtoa_r+0xa1e>
   851f4:	e025      	b.n	85242 <_dtoa_r+0xa22>
   851f6:	9808      	ldr	r0, [sp, #32]
   851f8:	2800      	cmp	r0, #0
   851fa:	da02      	bge.n	85202 <_dtoa_r+0x9e2>
   851fc:	2b00      	cmp	r3, #0
   851fe:	dc08      	bgt.n	85212 <_dtoa_r+0x9f2>
   85200:	e01f      	b.n	85242 <_dtoa_r+0xa22>
   85202:	d123      	bne.n	8524c <_dtoa_r+0xa2c>
   85204:	9924      	ldr	r1, [sp, #144]	; 0x90
   85206:	bb09      	cbnz	r1, 8524c <_dtoa_r+0xa2c>
   85208:	9804      	ldr	r0, [sp, #16]
   8520a:	f000 0201 	and.w	r2, r0, #1
   8520e:	b9ea      	cbnz	r2, 8524c <_dtoa_r+0xa2c>
   85210:	e7f4      	b.n	851fc <_dtoa_r+0x9dc>
   85212:	4659      	mov	r1, fp
   85214:	2201      	movs	r2, #1
   85216:	4650      	mov	r0, sl
   85218:	f8cd c008 	str.w	ip, [sp, #8]
   8521c:	f000 fc54 	bl	85ac8 <__lshift>
   85220:	4629      	mov	r1, r5
   85222:	4683      	mov	fp, r0
   85224:	f000 fca3 	bl	85b6e <__mcmp>
   85228:	2800      	cmp	r0, #0
   8522a:	f8dd c008 	ldr.w	ip, [sp, #8]
   8522e:	dc03      	bgt.n	85238 <_dtoa_r+0xa18>
   85230:	d107      	bne.n	85242 <_dtoa_r+0xa22>
   85232:	f01c 0f01 	tst.w	ip, #1
   85236:	d004      	beq.n	85242 <_dtoa_r+0xa22>
   85238:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
   8523c:	d00d      	beq.n	8525a <_dtoa_r+0xa3a>
   8523e:	f108 0c31 	add.w	ip, r8, #49	; 0x31
   85242:	f106 0801 	add.w	r8, r6, #1
   85246:	f886 c000 	strb.w	ip, [r6]
   8524a:	e07e      	b.n	8534a <_dtoa_r+0xb2a>
   8524c:	2b00      	cmp	r3, #0
   8524e:	f106 0801 	add.w	r8, r6, #1
   85252:	dd09      	ble.n	85268 <_dtoa_r+0xa48>
   85254:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
   85258:	d103      	bne.n	85262 <_dtoa_r+0xa42>
   8525a:	2339      	movs	r3, #57	; 0x39
   8525c:	7033      	strb	r3, [r6, #0]
   8525e:	3601      	adds	r6, #1
   85260:	e05b      	b.n	8531a <_dtoa_r+0xafa>
   85262:	f10c 0301 	add.w	r3, ip, #1
   85266:	e068      	b.n	8533a <_dtoa_r+0xb1a>
   85268:	990a      	ldr	r1, [sp, #40]	; 0x28
   8526a:	9a07      	ldr	r2, [sp, #28]
   8526c:	ebc1 0308 	rsb	r3, r1, r8
   85270:	4646      	mov	r6, r8
   85272:	4293      	cmp	r3, r2
   85274:	f806 cc01 	strb.w	ip, [r6, #-1]
   85278:	d03c      	beq.n	852f4 <_dtoa_r+0xad4>
   8527a:	4659      	mov	r1, fp
   8527c:	220a      	movs	r2, #10
   8527e:	2300      	movs	r3, #0
   85280:	4650      	mov	r0, sl
   85282:	f000 faab 	bl	857dc <__multadd>
   85286:	42bc      	cmp	r4, r7
   85288:	4683      	mov	fp, r0
   8528a:	4621      	mov	r1, r4
   8528c:	4650      	mov	r0, sl
   8528e:	f04f 020a 	mov.w	r2, #10
   85292:	f04f 0300 	mov.w	r3, #0
   85296:	d104      	bne.n	852a2 <_dtoa_r+0xa82>
   85298:	f000 faa0 	bl	857dc <__multadd>
   8529c:	4604      	mov	r4, r0
   8529e:	4607      	mov	r7, r0
   852a0:	e76e      	b.n	85180 <_dtoa_r+0x960>
   852a2:	f000 fa9b 	bl	857dc <__multadd>
   852a6:	4639      	mov	r1, r7
   852a8:	4604      	mov	r4, r0
   852aa:	220a      	movs	r2, #10
   852ac:	4650      	mov	r0, sl
   852ae:	2300      	movs	r3, #0
   852b0:	f000 fa94 	bl	857dc <__multadd>
   852b4:	4607      	mov	r7, r0
   852b6:	e763      	b.n	85180 <_dtoa_r+0x960>
   852b8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   852ba:	4658      	mov	r0, fp
   852bc:	4629      	mov	r1, r5
   852be:	f7ff fa1d 	bl	846fc <quorem>
   852c2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   852c4:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   852c8:	f807 c006 	strb.w	ip, [r7, r6]
   852cc:	9f07      	ldr	r7, [sp, #28]
   852ce:	3601      	adds	r6, #1
   852d0:	42be      	cmp	r6, r7
   852d2:	db07      	blt.n	852e4 <_dtoa_r+0xac4>
   852d4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   852d6:	2f01      	cmp	r7, #1
   852d8:	bfac      	ite	ge
   852da:	19f6      	addge	r6, r6, r7
   852dc:	3601      	addlt	r6, #1
   852de:	4627      	mov	r7, r4
   852e0:	2400      	movs	r4, #0
   852e2:	e007      	b.n	852f4 <_dtoa_r+0xad4>
   852e4:	4659      	mov	r1, fp
   852e6:	4650      	mov	r0, sl
   852e8:	220a      	movs	r2, #10
   852ea:	2300      	movs	r3, #0
   852ec:	f000 fa76 	bl	857dc <__multadd>
   852f0:	4683      	mov	fp, r0
   852f2:	e7e2      	b.n	852ba <_dtoa_r+0xa9a>
   852f4:	4659      	mov	r1, fp
   852f6:	2201      	movs	r2, #1
   852f8:	4650      	mov	r0, sl
   852fa:	f8cd c008 	str.w	ip, [sp, #8]
   852fe:	f000 fbe3 	bl	85ac8 <__lshift>
   85302:	4629      	mov	r1, r5
   85304:	4683      	mov	fp, r0
   85306:	f000 fc32 	bl	85b6e <__mcmp>
   8530a:	2800      	cmp	r0, #0
   8530c:	f8dd c008 	ldr.w	ip, [sp, #8]
   85310:	dc03      	bgt.n	8531a <_dtoa_r+0xafa>
   85312:	d114      	bne.n	8533e <_dtoa_r+0xb1e>
   85314:	f01c 0f01 	tst.w	ip, #1
   85318:	d011      	beq.n	8533e <_dtoa_r+0xb1e>
   8531a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
   8531e:	46b0      	mov	r8, r6
   85320:	2b39      	cmp	r3, #57	; 0x39
   85322:	f106 36ff 	add.w	r6, r6, #4294967295
   85326:	d107      	bne.n	85338 <_dtoa_r+0xb18>
   85328:	980a      	ldr	r0, [sp, #40]	; 0x28
   8532a:	42b0      	cmp	r0, r6
   8532c:	d1f5      	bne.n	8531a <_dtoa_r+0xafa>
   8532e:	2331      	movs	r3, #49	; 0x31
   85330:	f109 0901 	add.w	r9, r9, #1
   85334:	7003      	strb	r3, [r0, #0]
   85336:	e008      	b.n	8534a <_dtoa_r+0xb2a>
   85338:	3301      	adds	r3, #1
   8533a:	7033      	strb	r3, [r6, #0]
   8533c:	e005      	b.n	8534a <_dtoa_r+0xb2a>
   8533e:	46b0      	mov	r8, r6
   85340:	f818 3c01 	ldrb.w	r3, [r8, #-1]
   85344:	3e01      	subs	r6, #1
   85346:	2b30      	cmp	r3, #48	; 0x30
   85348:	d0f9      	beq.n	8533e <_dtoa_r+0xb1e>
   8534a:	4650      	mov	r0, sl
   8534c:	4629      	mov	r1, r5
   8534e:	f000 fa2e 	bl	857ae <_Bfree>
   85352:	b16f      	cbz	r7, 85370 <_dtoa_r+0xb50>
   85354:	b12c      	cbz	r4, 85362 <_dtoa_r+0xb42>
   85356:	42bc      	cmp	r4, r7
   85358:	d003      	beq.n	85362 <_dtoa_r+0xb42>
   8535a:	4650      	mov	r0, sl
   8535c:	4621      	mov	r1, r4
   8535e:	f000 fa26 	bl	857ae <_Bfree>
   85362:	4650      	mov	r0, sl
   85364:	4639      	mov	r1, r7
   85366:	f000 fa22 	bl	857ae <_Bfree>
   8536a:	e001      	b.n	85370 <_dtoa_r+0xb50>
   8536c:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   85370:	4650      	mov	r0, sl
   85372:	4659      	mov	r1, fp
   85374:	f000 fa1b 	bl	857ae <_Bfree>
   85378:	2300      	movs	r3, #0
   8537a:	9f26      	ldr	r7, [sp, #152]	; 0x98
   8537c:	f888 3000 	strb.w	r3, [r8]
   85380:	f109 0301 	add.w	r3, r9, #1
   85384:	603b      	str	r3, [r7, #0]
   85386:	9f28      	ldr	r7, [sp, #160]	; 0xa0
   85388:	b127      	cbz	r7, 85394 <_dtoa_r+0xb74>
   8538a:	f8c7 8000 	str.w	r8, [r7]
   8538e:	e001      	b.n	85394 <_dtoa_r+0xb74>
   85390:	4802      	ldr	r0, [pc, #8]	; (8539c <_dtoa_r+0xb7c>)
   85392:	e000      	b.n	85396 <_dtoa_r+0xb76>
   85394:	980a      	ldr	r0, [sp, #40]	; 0x28
   85396:	b01b      	add	sp, #108	; 0x6c
   85398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8539c:	00087075 	.word	0x00087075

000853a0 <__sflush_r>:
   853a0:	898a      	ldrh	r2, [r1, #12]
   853a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   853a6:	4605      	mov	r5, r0
   853a8:	0710      	lsls	r0, r2, #28
   853aa:	460c      	mov	r4, r1
   853ac:	d457      	bmi.n	8545e <__sflush_r+0xbe>
   853ae:	684b      	ldr	r3, [r1, #4]
   853b0:	2b00      	cmp	r3, #0
   853b2:	dc02      	bgt.n	853ba <__sflush_r+0x1a>
   853b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   853b6:	2b00      	cmp	r3, #0
   853b8:	dd18      	ble.n	853ec <__sflush_r+0x4c>
   853ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   853bc:	b1b6      	cbz	r6, 853ec <__sflush_r+0x4c>
   853be:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
   853c2:	2300      	movs	r3, #0
   853c4:	b292      	uxth	r2, r2
   853c6:	682f      	ldr	r7, [r5, #0]
   853c8:	602b      	str	r3, [r5, #0]
   853ca:	b10a      	cbz	r2, 853d0 <__sflush_r+0x30>
   853cc:	6d62      	ldr	r2, [r4, #84]	; 0x54
   853ce:	e010      	b.n	853f2 <__sflush_r+0x52>
   853d0:	6a21      	ldr	r1, [r4, #32]
   853d2:	4628      	mov	r0, r5
   853d4:	2301      	movs	r3, #1
   853d6:	47b0      	blx	r6
   853d8:	1c41      	adds	r1, r0, #1
   853da:	4602      	mov	r2, r0
   853dc:	d109      	bne.n	853f2 <__sflush_r+0x52>
   853de:	682b      	ldr	r3, [r5, #0]
   853e0:	b13b      	cbz	r3, 853f2 <__sflush_r+0x52>
   853e2:	2b1d      	cmp	r3, #29
   853e4:	d001      	beq.n	853ea <__sflush_r+0x4a>
   853e6:	2b16      	cmp	r3, #22
   853e8:	d146      	bne.n	85478 <__sflush_r+0xd8>
   853ea:	602f      	str	r7, [r5, #0]
   853ec:	2000      	movs	r0, #0
   853ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   853f2:	89a3      	ldrh	r3, [r4, #12]
   853f4:	075b      	lsls	r3, r3, #29
   853f6:	d505      	bpl.n	85404 <__sflush_r+0x64>
   853f8:	6863      	ldr	r3, [r4, #4]
   853fa:	1ad2      	subs	r2, r2, r3
   853fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
   853fe:	b10b      	cbz	r3, 85404 <__sflush_r+0x64>
   85400:	6c23      	ldr	r3, [r4, #64]	; 0x40
   85402:	1ad2      	subs	r2, r2, r3
   85404:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   85406:	4628      	mov	r0, r5
   85408:	6a21      	ldr	r1, [r4, #32]
   8540a:	2300      	movs	r3, #0
   8540c:	47b0      	blx	r6
   8540e:	1c46      	adds	r6, r0, #1
   85410:	89a2      	ldrh	r2, [r4, #12]
   85412:	d105      	bne.n	85420 <__sflush_r+0x80>
   85414:	682b      	ldr	r3, [r5, #0]
   85416:	b11b      	cbz	r3, 85420 <__sflush_r+0x80>
   85418:	2b1d      	cmp	r3, #29
   8541a:	d001      	beq.n	85420 <__sflush_r+0x80>
   8541c:	2b16      	cmp	r3, #22
   8541e:	d119      	bne.n	85454 <__sflush_r+0xb4>
   85420:	2300      	movs	r3, #0
   85422:	6063      	str	r3, [r4, #4]
   85424:	6923      	ldr	r3, [r4, #16]
   85426:	04d1      	lsls	r1, r2, #19
   85428:	6023      	str	r3, [r4, #0]
   8542a:	d504      	bpl.n	85436 <__sflush_r+0x96>
   8542c:	1c42      	adds	r2, r0, #1
   8542e:	d101      	bne.n	85434 <__sflush_r+0x94>
   85430:	682b      	ldr	r3, [r5, #0]
   85432:	b903      	cbnz	r3, 85436 <__sflush_r+0x96>
   85434:	6560      	str	r0, [r4, #84]	; 0x54
   85436:	6b61      	ldr	r1, [r4, #52]	; 0x34
   85438:	602f      	str	r7, [r5, #0]
   8543a:	2900      	cmp	r1, #0
   8543c:	d0d6      	beq.n	853ec <__sflush_r+0x4c>
   8543e:	f104 0344 	add.w	r3, r4, #68	; 0x44
   85442:	4299      	cmp	r1, r3
   85444:	d002      	beq.n	8544c <__sflush_r+0xac>
   85446:	4628      	mov	r0, r5
   85448:	f000 fc6e 	bl	85d28 <_free_r>
   8544c:	2000      	movs	r0, #0
   8544e:	6360      	str	r0, [r4, #52]	; 0x34
   85450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85454:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   85458:	81a2      	strh	r2, [r4, #12]
   8545a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8545e:	690e      	ldr	r6, [r1, #16]
   85460:	2e00      	cmp	r6, #0
   85462:	d0c3      	beq.n	853ec <__sflush_r+0x4c>
   85464:	680b      	ldr	r3, [r1, #0]
   85466:	600e      	str	r6, [r1, #0]
   85468:	ebc6 0803 	rsb	r8, r6, r3
   8546c:	0793      	lsls	r3, r2, #30
   8546e:	bf0c      	ite	eq
   85470:	694b      	ldreq	r3, [r1, #20]
   85472:	2300      	movne	r3, #0
   85474:	608b      	str	r3, [r1, #8]
   85476:	e012      	b.n	8549e <__sflush_r+0xfe>
   85478:	89a3      	ldrh	r3, [r4, #12]
   8547a:	f04f 30ff 	mov.w	r0, #4294967295
   8547e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85482:	81a3      	strh	r3, [r4, #12]
   85484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85488:	6aa7      	ldr	r7, [r4, #40]	; 0x28
   8548a:	4628      	mov	r0, r5
   8548c:	6a21      	ldr	r1, [r4, #32]
   8548e:	4632      	mov	r2, r6
   85490:	4643      	mov	r3, r8
   85492:	47b8      	blx	r7
   85494:	2800      	cmp	r0, #0
   85496:	ddef      	ble.n	85478 <__sflush_r+0xd8>
   85498:	4406      	add	r6, r0
   8549a:	ebc0 0808 	rsb	r8, r0, r8
   8549e:	f1b8 0f00 	cmp.w	r8, #0
   854a2:	dcf1      	bgt.n	85488 <__sflush_r+0xe8>
   854a4:	e7a2      	b.n	853ec <__sflush_r+0x4c>
	...

000854a8 <_fflush_r>:
   854a8:	b538      	push	{r3, r4, r5, lr}
   854aa:	690b      	ldr	r3, [r1, #16]
   854ac:	4605      	mov	r5, r0
   854ae:	460c      	mov	r4, r1
   854b0:	b1db      	cbz	r3, 854ea <_fflush_r+0x42>
   854b2:	b118      	cbz	r0, 854bc <_fflush_r+0x14>
   854b4:	6983      	ldr	r3, [r0, #24]
   854b6:	b90b      	cbnz	r3, 854bc <_fflush_r+0x14>
   854b8:	f000 f874 	bl	855a4 <__sinit>
   854bc:	4b0c      	ldr	r3, [pc, #48]	; (854f0 <_fflush_r+0x48>)
   854be:	429c      	cmp	r4, r3
   854c0:	d101      	bne.n	854c6 <_fflush_r+0x1e>
   854c2:	686c      	ldr	r4, [r5, #4]
   854c4:	e008      	b.n	854d8 <_fflush_r+0x30>
   854c6:	4b0b      	ldr	r3, [pc, #44]	; (854f4 <_fflush_r+0x4c>)
   854c8:	429c      	cmp	r4, r3
   854ca:	d101      	bne.n	854d0 <_fflush_r+0x28>
   854cc:	68ac      	ldr	r4, [r5, #8]
   854ce:	e003      	b.n	854d8 <_fflush_r+0x30>
   854d0:	4b09      	ldr	r3, [pc, #36]	; (854f8 <_fflush_r+0x50>)
   854d2:	429c      	cmp	r4, r3
   854d4:	bf08      	it	eq
   854d6:	68ec      	ldreq	r4, [r5, #12]
   854d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   854dc:	b12b      	cbz	r3, 854ea <_fflush_r+0x42>
   854de:	4628      	mov	r0, r5
   854e0:	4621      	mov	r1, r4
   854e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   854e6:	f7ff bf5b 	b.w	853a0 <__sflush_r>
   854ea:	2000      	movs	r0, #0
   854ec:	bd38      	pop	{r3, r4, r5, pc}
   854ee:	bf00      	nop
   854f0:	000870a8 	.word	0x000870a8
   854f4:	000870c8 	.word	0x000870c8
   854f8:	000870e8 	.word	0x000870e8

000854fc <_cleanup_r>:
   854fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   854fe:	4607      	mov	r7, r0
   85500:	f100 0448 	add.w	r4, r0, #72	; 0x48
   85504:	b194      	cbz	r4, 8552c <_cleanup_r+0x30>
   85506:	68a5      	ldr	r5, [r4, #8]
   85508:	6866      	ldr	r6, [r4, #4]
   8550a:	3e01      	subs	r6, #1
   8550c:	d40c      	bmi.n	85528 <_cleanup_r+0x2c>
   8550e:	89ab      	ldrh	r3, [r5, #12]
   85510:	2b01      	cmp	r3, #1
   85512:	d907      	bls.n	85524 <_cleanup_r+0x28>
   85514:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   85518:	3301      	adds	r3, #1
   8551a:	d003      	beq.n	85524 <_cleanup_r+0x28>
   8551c:	4638      	mov	r0, r7
   8551e:	4629      	mov	r1, r5
   85520:	f7ff ffc2 	bl	854a8 <_fflush_r>
   85524:	3568      	adds	r5, #104	; 0x68
   85526:	e7f0      	b.n	8550a <_cleanup_r+0xe>
   85528:	6824      	ldr	r4, [r4, #0]
   8552a:	e7eb      	b.n	85504 <_cleanup_r+0x8>
   8552c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00085530 <std.isra.0>:
   85530:	2300      	movs	r3, #0
   85532:	b510      	push	{r4, lr}
   85534:	4604      	mov	r4, r0
   85536:	6003      	str	r3, [r0, #0]
   85538:	6043      	str	r3, [r0, #4]
   8553a:	6083      	str	r3, [r0, #8]
   8553c:	8181      	strh	r1, [r0, #12]
   8553e:	6643      	str	r3, [r0, #100]	; 0x64
   85540:	81c2      	strh	r2, [r0, #14]
   85542:	6103      	str	r3, [r0, #16]
   85544:	6143      	str	r3, [r0, #20]
   85546:	6183      	str	r3, [r0, #24]
   85548:	4619      	mov	r1, r3
   8554a:	305c      	adds	r0, #92	; 0x5c
   8554c:	2208      	movs	r2, #8
   8554e:	f7fe f9f4 	bl	8393a <memset>
   85552:	4b05      	ldr	r3, [pc, #20]	; (85568 <std.isra.0+0x38>)
   85554:	6224      	str	r4, [r4, #32]
   85556:	6263      	str	r3, [r4, #36]	; 0x24
   85558:	4b04      	ldr	r3, [pc, #16]	; (8556c <std.isra.0+0x3c>)
   8555a:	62a3      	str	r3, [r4, #40]	; 0x28
   8555c:	4b04      	ldr	r3, [pc, #16]	; (85570 <std.isra.0+0x40>)
   8555e:	62e3      	str	r3, [r4, #44]	; 0x2c
   85560:	4b04      	ldr	r3, [pc, #16]	; (85574 <std.isra.0+0x44>)
   85562:	6323      	str	r3, [r4, #48]	; 0x30
   85564:	bd10      	pop	{r4, pc}
   85566:	bf00      	nop
   85568:	00085ebd 	.word	0x00085ebd
   8556c:	00085edf 	.word	0x00085edf
   85570:	00085f17 	.word	0x00085f17
   85574:	00085f3b 	.word	0x00085f3b

00085578 <__sfmoreglue>:
   85578:	b570      	push	{r4, r5, r6, lr}
   8557a:	1e4b      	subs	r3, r1, #1
   8557c:	2568      	movs	r5, #104	; 0x68
   8557e:	435d      	muls	r5, r3
   85580:	460e      	mov	r6, r1
   85582:	f105 0174 	add.w	r1, r5, #116	; 0x74
   85586:	f000 fc13 	bl	85db0 <_malloc_r>
   8558a:	4604      	mov	r4, r0
   8558c:	b140      	cbz	r0, 855a0 <__sfmoreglue+0x28>
   8558e:	2100      	movs	r1, #0
   85590:	e880 0042 	stmia.w	r0, {r1, r6}
   85594:	300c      	adds	r0, #12
   85596:	60a0      	str	r0, [r4, #8]
   85598:	f105 0268 	add.w	r2, r5, #104	; 0x68
   8559c:	f7fe f9cd 	bl	8393a <memset>
   855a0:	4620      	mov	r0, r4
   855a2:	bd70      	pop	{r4, r5, r6, pc}

000855a4 <__sinit>:
   855a4:	6983      	ldr	r3, [r0, #24]
   855a6:	b510      	push	{r4, lr}
   855a8:	4604      	mov	r4, r0
   855aa:	bb33      	cbnz	r3, 855fa <__sinit+0x56>
   855ac:	6483      	str	r3, [r0, #72]	; 0x48
   855ae:	64c3      	str	r3, [r0, #76]	; 0x4c
   855b0:	6503      	str	r3, [r0, #80]	; 0x50
   855b2:	4b12      	ldr	r3, [pc, #72]	; (855fc <__sinit+0x58>)
   855b4:	4a12      	ldr	r2, [pc, #72]	; (85600 <__sinit+0x5c>)
   855b6:	681b      	ldr	r3, [r3, #0]
   855b8:	6282      	str	r2, [r0, #40]	; 0x28
   855ba:	4298      	cmp	r0, r3
   855bc:	bf04      	itt	eq
   855be:	2301      	moveq	r3, #1
   855c0:	6183      	streq	r3, [r0, #24]
   855c2:	f000 f81f 	bl	85604 <__sfp>
   855c6:	6060      	str	r0, [r4, #4]
   855c8:	4620      	mov	r0, r4
   855ca:	f000 f81b 	bl	85604 <__sfp>
   855ce:	60a0      	str	r0, [r4, #8]
   855d0:	4620      	mov	r0, r4
   855d2:	f000 f817 	bl	85604 <__sfp>
   855d6:	2104      	movs	r1, #4
   855d8:	60e0      	str	r0, [r4, #12]
   855da:	2200      	movs	r2, #0
   855dc:	6860      	ldr	r0, [r4, #4]
   855de:	f7ff ffa7 	bl	85530 <std.isra.0>
   855e2:	68a0      	ldr	r0, [r4, #8]
   855e4:	2109      	movs	r1, #9
   855e6:	2201      	movs	r2, #1
   855e8:	f7ff ffa2 	bl	85530 <std.isra.0>
   855ec:	68e0      	ldr	r0, [r4, #12]
   855ee:	2112      	movs	r1, #18
   855f0:	2202      	movs	r2, #2
   855f2:	f7ff ff9d 	bl	85530 <std.isra.0>
   855f6:	2301      	movs	r3, #1
   855f8:	61a3      	str	r3, [r4, #24]
   855fa:	bd10      	pop	{r4, pc}
   855fc:	00087050 	.word	0x00087050
   85600:	000854fd 	.word	0x000854fd

00085604 <__sfp>:
   85604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85606:	4b1b      	ldr	r3, [pc, #108]	; (85674 <__sfp+0x70>)
   85608:	4607      	mov	r7, r0
   8560a:	681e      	ldr	r6, [r3, #0]
   8560c:	69b3      	ldr	r3, [r6, #24]
   8560e:	b913      	cbnz	r3, 85616 <__sfp+0x12>
   85610:	4630      	mov	r0, r6
   85612:	f7ff ffc7 	bl	855a4 <__sinit>
   85616:	3648      	adds	r6, #72	; 0x48
   85618:	68b4      	ldr	r4, [r6, #8]
   8561a:	6873      	ldr	r3, [r6, #4]
   8561c:	3b01      	subs	r3, #1
   8561e:	d404      	bmi.n	8562a <__sfp+0x26>
   85620:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   85624:	b175      	cbz	r5, 85644 <__sfp+0x40>
   85626:	3468      	adds	r4, #104	; 0x68
   85628:	e7f8      	b.n	8561c <__sfp+0x18>
   8562a:	6833      	ldr	r3, [r6, #0]
   8562c:	b92b      	cbnz	r3, 8563a <__sfp+0x36>
   8562e:	4638      	mov	r0, r7
   85630:	2104      	movs	r1, #4
   85632:	f7ff ffa1 	bl	85578 <__sfmoreglue>
   85636:	6030      	str	r0, [r6, #0]
   85638:	b108      	cbz	r0, 8563e <__sfp+0x3a>
   8563a:	6836      	ldr	r6, [r6, #0]
   8563c:	e7ec      	b.n	85618 <__sfp+0x14>
   8563e:	230c      	movs	r3, #12
   85640:	603b      	str	r3, [r7, #0]
   85642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85644:	f64f 73ff 	movw	r3, #65535	; 0xffff
   85648:	81e3      	strh	r3, [r4, #14]
   8564a:	2301      	movs	r3, #1
   8564c:	81a3      	strh	r3, [r4, #12]
   8564e:	6665      	str	r5, [r4, #100]	; 0x64
   85650:	6025      	str	r5, [r4, #0]
   85652:	60a5      	str	r5, [r4, #8]
   85654:	6065      	str	r5, [r4, #4]
   85656:	6125      	str	r5, [r4, #16]
   85658:	6165      	str	r5, [r4, #20]
   8565a:	61a5      	str	r5, [r4, #24]
   8565c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   85660:	4629      	mov	r1, r5
   85662:	2208      	movs	r2, #8
   85664:	f7fe f969 	bl	8393a <memset>
   85668:	6365      	str	r5, [r4, #52]	; 0x34
   8566a:	63a5      	str	r5, [r4, #56]	; 0x38
   8566c:	64a5      	str	r5, [r4, #72]	; 0x48
   8566e:	64e5      	str	r5, [r4, #76]	; 0x4c
   85670:	4620      	mov	r0, r4
   85672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85674:	00087050 	.word	0x00087050

00085678 <_localeconv_r>:
   85678:	4800      	ldr	r0, [pc, #0]	; (8567c <_localeconv_r+0x4>)
   8567a:	4770      	bx	lr
   8567c:	200701b4 	.word	0x200701b4

00085680 <__smakebuf_r>:
   85680:	b5f0      	push	{r4, r5, r6, r7, lr}
   85682:	898b      	ldrh	r3, [r1, #12]
   85684:	b091      	sub	sp, #68	; 0x44
   85686:	079e      	lsls	r6, r3, #30
   85688:	4605      	mov	r5, r0
   8568a:	460c      	mov	r4, r1
   8568c:	d425      	bmi.n	856da <__smakebuf_r+0x5a>
   8568e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85692:	2900      	cmp	r1, #0
   85694:	da08      	bge.n	856a8 <__smakebuf_r+0x28>
   85696:	89a3      	ldrh	r3, [r4, #12]
   85698:	2700      	movs	r7, #0
   8569a:	f013 0f80 	tst.w	r3, #128	; 0x80
   8569e:	bf14      	ite	ne
   856a0:	2640      	movne	r6, #64	; 0x40
   856a2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   856a6:	e00d      	b.n	856c4 <__smakebuf_r+0x44>
   856a8:	aa01      	add	r2, sp, #4
   856aa:	f000 fc6d 	bl	85f88 <_fstat_r>
   856ae:	2800      	cmp	r0, #0
   856b0:	dbf1      	blt.n	85696 <__smakebuf_r+0x16>
   856b2:	9f02      	ldr	r7, [sp, #8]
   856b4:	f44f 6680 	mov.w	r6, #1024	; 0x400
   856b8:	f407 4770 	and.w	r7, r7, #61440	; 0xf000
   856bc:	f5b7 5100 	subs.w	r1, r7, #8192	; 0x2000
   856c0:	424f      	negs	r7, r1
   856c2:	414f      	adcs	r7, r1
   856c4:	4628      	mov	r0, r5
   856c6:	4631      	mov	r1, r6
   856c8:	f000 fb72 	bl	85db0 <_malloc_r>
   856cc:	b960      	cbnz	r0, 856e8 <__smakebuf_r+0x68>
   856ce:	89a3      	ldrh	r3, [r4, #12]
   856d0:	059a      	lsls	r2, r3, #22
   856d2:	d41d      	bmi.n	85710 <__smakebuf_r+0x90>
   856d4:	f043 0302 	orr.w	r3, r3, #2
   856d8:	81a3      	strh	r3, [r4, #12]
   856da:	f104 0347 	add.w	r3, r4, #71	; 0x47
   856de:	6023      	str	r3, [r4, #0]
   856e0:	6123      	str	r3, [r4, #16]
   856e2:	2301      	movs	r3, #1
   856e4:	6163      	str	r3, [r4, #20]
   856e6:	e013      	b.n	85710 <__smakebuf_r+0x90>
   856e8:	4b0a      	ldr	r3, [pc, #40]	; (85714 <__smakebuf_r+0x94>)
   856ea:	62ab      	str	r3, [r5, #40]	; 0x28
   856ec:	89a3      	ldrh	r3, [r4, #12]
   856ee:	6020      	str	r0, [r4, #0]
   856f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   856f4:	81a3      	strh	r3, [r4, #12]
   856f6:	6120      	str	r0, [r4, #16]
   856f8:	6166      	str	r6, [r4, #20]
   856fa:	b14f      	cbz	r7, 85710 <__smakebuf_r+0x90>
   856fc:	4628      	mov	r0, r5
   856fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85702:	f000 fc53 	bl	85fac <_isatty_r>
   85706:	b118      	cbz	r0, 85710 <__smakebuf_r+0x90>
   85708:	89a3      	ldrh	r3, [r4, #12]
   8570a:	f043 0301 	orr.w	r3, r3, #1
   8570e:	81a3      	strh	r3, [r4, #12]
   85710:	b011      	add	sp, #68	; 0x44
   85712:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85714:	000854fd 	.word	0x000854fd

00085718 <malloc>:
   85718:	4b02      	ldr	r3, [pc, #8]	; (85724 <malloc+0xc>)
   8571a:	4601      	mov	r1, r0
   8571c:	6818      	ldr	r0, [r3, #0]
   8571e:	f000 bb47 	b.w	85db0 <_malloc_r>
   85722:	bf00      	nop
   85724:	200701b0 	.word	0x200701b0

00085728 <memchr>:
   85728:	b510      	push	{r4, lr}
   8572a:	b2c9      	uxtb	r1, r1
   8572c:	4402      	add	r2, r0
   8572e:	4290      	cmp	r0, r2
   85730:	4603      	mov	r3, r0
   85732:	d005      	beq.n	85740 <memchr+0x18>
   85734:	781c      	ldrb	r4, [r3, #0]
   85736:	3001      	adds	r0, #1
   85738:	428c      	cmp	r4, r1
   8573a:	d1f8      	bne.n	8572e <memchr+0x6>
   8573c:	4618      	mov	r0, r3
   8573e:	bd10      	pop	{r4, pc}
   85740:	2000      	movs	r0, #0
   85742:	bd10      	pop	{r4, pc}

00085744 <_Balloc>:
   85744:	b570      	push	{r4, r5, r6, lr}
   85746:	6a45      	ldr	r5, [r0, #36]	; 0x24
   85748:	4604      	mov	r4, r0
   8574a:	460e      	mov	r6, r1
   8574c:	b93d      	cbnz	r5, 8575e <_Balloc+0x1a>
   8574e:	2010      	movs	r0, #16
   85750:	f7ff ffe2 	bl	85718 <malloc>
   85754:	6260      	str	r0, [r4, #36]	; 0x24
   85756:	6045      	str	r5, [r0, #4]
   85758:	6085      	str	r5, [r0, #8]
   8575a:	6005      	str	r5, [r0, #0]
   8575c:	60c5      	str	r5, [r0, #12]
   8575e:	6a65      	ldr	r5, [r4, #36]	; 0x24
   85760:	68eb      	ldr	r3, [r5, #12]
   85762:	b143      	cbz	r3, 85776 <_Balloc+0x32>
   85764:	6a63      	ldr	r3, [r4, #36]	; 0x24
   85766:	68da      	ldr	r2, [r3, #12]
   85768:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
   8576c:	b178      	cbz	r0, 8578e <_Balloc+0x4a>
   8576e:	6801      	ldr	r1, [r0, #0]
   85770:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
   85774:	e017      	b.n	857a6 <_Balloc+0x62>
   85776:	4620      	mov	r0, r4
   85778:	2104      	movs	r1, #4
   8577a:	2221      	movs	r2, #33	; 0x21
   8577c:	f000 fac5 	bl	85d0a <_calloc_r>
   85780:	6a63      	ldr	r3, [r4, #36]	; 0x24
   85782:	60e8      	str	r0, [r5, #12]
   85784:	68db      	ldr	r3, [r3, #12]
   85786:	2b00      	cmp	r3, #0
   85788:	d1ec      	bne.n	85764 <_Balloc+0x20>
   8578a:	2000      	movs	r0, #0
   8578c:	bd70      	pop	{r4, r5, r6, pc}
   8578e:	2101      	movs	r1, #1
   85790:	fa01 f506 	lsl.w	r5, r1, r6
   85794:	1d6a      	adds	r2, r5, #5
   85796:	4620      	mov	r0, r4
   85798:	0092      	lsls	r2, r2, #2
   8579a:	f000 fab6 	bl	85d0a <_calloc_r>
   8579e:	2800      	cmp	r0, #0
   857a0:	d0f3      	beq.n	8578a <_Balloc+0x46>
   857a2:	6046      	str	r6, [r0, #4]
   857a4:	6085      	str	r5, [r0, #8]
   857a6:	2200      	movs	r2, #0
   857a8:	6102      	str	r2, [r0, #16]
   857aa:	60c2      	str	r2, [r0, #12]
   857ac:	bd70      	pop	{r4, r5, r6, pc}

000857ae <_Bfree>:
   857ae:	b570      	push	{r4, r5, r6, lr}
   857b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
   857b2:	4606      	mov	r6, r0
   857b4:	460d      	mov	r5, r1
   857b6:	b93c      	cbnz	r4, 857c8 <_Bfree+0x1a>
   857b8:	2010      	movs	r0, #16
   857ba:	f7ff ffad 	bl	85718 <malloc>
   857be:	6270      	str	r0, [r6, #36]	; 0x24
   857c0:	6044      	str	r4, [r0, #4]
   857c2:	6084      	str	r4, [r0, #8]
   857c4:	6004      	str	r4, [r0, #0]
   857c6:	60c4      	str	r4, [r0, #12]
   857c8:	b13d      	cbz	r5, 857da <_Bfree+0x2c>
   857ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
   857cc:	686a      	ldr	r2, [r5, #4]
   857ce:	68db      	ldr	r3, [r3, #12]
   857d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   857d4:	6029      	str	r1, [r5, #0]
   857d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   857da:	bd70      	pop	{r4, r5, r6, pc}

000857dc <__multadd>:
   857dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   857e0:	460c      	mov	r4, r1
   857e2:	461e      	mov	r6, r3
   857e4:	690d      	ldr	r5, [r1, #16]
   857e6:	4607      	mov	r7, r0
   857e8:	3114      	adds	r1, #20
   857ea:	2300      	movs	r3, #0
   857ec:	6808      	ldr	r0, [r1, #0]
   857ee:	3301      	adds	r3, #1
   857f0:	fa1f fc80 	uxth.w	ip, r0
   857f4:	0c00      	lsrs	r0, r0, #16
   857f6:	fb02 6c0c 	mla	ip, r2, ip, r6
   857fa:	4350      	muls	r0, r2
   857fc:	eb00 401c 	add.w	r0, r0, ip, lsr #16
   85800:	fa1f fc8c 	uxth.w	ip, ip
   85804:	0c06      	lsrs	r6, r0, #16
   85806:	42ab      	cmp	r3, r5
   85808:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
   8580c:	f841 0b04 	str.w	r0, [r1], #4
   85810:	dbec      	blt.n	857ec <__multadd+0x10>
   85812:	b1d6      	cbz	r6, 8584a <__multadd+0x6e>
   85814:	68a3      	ldr	r3, [r4, #8]
   85816:	429d      	cmp	r5, r3
   85818:	db12      	blt.n	85840 <__multadd+0x64>
   8581a:	6861      	ldr	r1, [r4, #4]
   8581c:	4638      	mov	r0, r7
   8581e:	3101      	adds	r1, #1
   85820:	f7ff ff90 	bl	85744 <_Balloc>
   85824:	6922      	ldr	r2, [r4, #16]
   85826:	f104 010c 	add.w	r1, r4, #12
   8582a:	3202      	adds	r2, #2
   8582c:	4680      	mov	r8, r0
   8582e:	0092      	lsls	r2, r2, #2
   85830:	300c      	adds	r0, #12
   85832:	f7fe f879 	bl	83928 <memcpy>
   85836:	4621      	mov	r1, r4
   85838:	4638      	mov	r0, r7
   8583a:	f7ff ffb8 	bl	857ae <_Bfree>
   8583e:	4644      	mov	r4, r8
   85840:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   85844:	3501      	adds	r5, #1
   85846:	615e      	str	r6, [r3, #20]
   85848:	6125      	str	r5, [r4, #16]
   8584a:	4620      	mov	r0, r4
   8584c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085850 <__hi0bits>:
   85850:	0c03      	lsrs	r3, r0, #16
   85852:	041b      	lsls	r3, r3, #16
   85854:	b913      	cbnz	r3, 8585c <__hi0bits+0xc>
   85856:	0400      	lsls	r0, r0, #16
   85858:	2310      	movs	r3, #16
   8585a:	e000      	b.n	8585e <__hi0bits+0xe>
   8585c:	2300      	movs	r3, #0
   8585e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
   85862:	bf04      	itt	eq
   85864:	0200      	lsleq	r0, r0, #8
   85866:	3308      	addeq	r3, #8
   85868:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
   8586c:	bf04      	itt	eq
   8586e:	0100      	lsleq	r0, r0, #4
   85870:	3304      	addeq	r3, #4
   85872:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
   85876:	bf04      	itt	eq
   85878:	0080      	lsleq	r0, r0, #2
   8587a:	3302      	addeq	r3, #2
   8587c:	2800      	cmp	r0, #0
   8587e:	db03      	blt.n	85888 <__hi0bits+0x38>
   85880:	0042      	lsls	r2, r0, #1
   85882:	d503      	bpl.n	8588c <__hi0bits+0x3c>
   85884:	1c58      	adds	r0, r3, #1
   85886:	4770      	bx	lr
   85888:	4618      	mov	r0, r3
   8588a:	4770      	bx	lr
   8588c:	2020      	movs	r0, #32
   8588e:	4770      	bx	lr

00085890 <__lo0bits>:
   85890:	6803      	ldr	r3, [r0, #0]
   85892:	f013 0207 	ands.w	r2, r3, #7
   85896:	d00b      	beq.n	858b0 <__lo0bits+0x20>
   85898:	07d9      	lsls	r1, r3, #31
   8589a:	d422      	bmi.n	858e2 <__lo0bits+0x52>
   8589c:	079a      	lsls	r2, r3, #30
   8589e:	d503      	bpl.n	858a8 <__lo0bits+0x18>
   858a0:	085b      	lsrs	r3, r3, #1
   858a2:	6003      	str	r3, [r0, #0]
   858a4:	2001      	movs	r0, #1
   858a6:	4770      	bx	lr
   858a8:	089b      	lsrs	r3, r3, #2
   858aa:	6003      	str	r3, [r0, #0]
   858ac:	2002      	movs	r0, #2
   858ae:	4770      	bx	lr
   858b0:	b299      	uxth	r1, r3
   858b2:	b909      	cbnz	r1, 858b8 <__lo0bits+0x28>
   858b4:	0c1b      	lsrs	r3, r3, #16
   858b6:	2210      	movs	r2, #16
   858b8:	f013 0fff 	tst.w	r3, #255	; 0xff
   858bc:	bf04      	itt	eq
   858be:	0a1b      	lsreq	r3, r3, #8
   858c0:	3208      	addeq	r2, #8
   858c2:	0719      	lsls	r1, r3, #28
   858c4:	bf04      	itt	eq
   858c6:	091b      	lsreq	r3, r3, #4
   858c8:	3204      	addeq	r2, #4
   858ca:	0799      	lsls	r1, r3, #30
   858cc:	bf04      	itt	eq
   858ce:	089b      	lsreq	r3, r3, #2
   858d0:	3202      	addeq	r2, #2
   858d2:	07d9      	lsls	r1, r3, #31
   858d4:	d402      	bmi.n	858dc <__lo0bits+0x4c>
   858d6:	085b      	lsrs	r3, r3, #1
   858d8:	d005      	beq.n	858e6 <__lo0bits+0x56>
   858da:	3201      	adds	r2, #1
   858dc:	6003      	str	r3, [r0, #0]
   858de:	4610      	mov	r0, r2
   858e0:	4770      	bx	lr
   858e2:	2000      	movs	r0, #0
   858e4:	4770      	bx	lr
   858e6:	2020      	movs	r0, #32
   858e8:	4770      	bx	lr

000858ea <__i2b>:
   858ea:	b510      	push	{r4, lr}
   858ec:	460c      	mov	r4, r1
   858ee:	2101      	movs	r1, #1
   858f0:	f7ff ff28 	bl	85744 <_Balloc>
   858f4:	2201      	movs	r2, #1
   858f6:	6144      	str	r4, [r0, #20]
   858f8:	6102      	str	r2, [r0, #16]
   858fa:	bd10      	pop	{r4, pc}

000858fc <__multiply>:
   858fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85900:	4616      	mov	r6, r2
   85902:	6933      	ldr	r3, [r6, #16]
   85904:	690a      	ldr	r2, [r1, #16]
   85906:	b085      	sub	sp, #20
   85908:	429a      	cmp	r2, r3
   8590a:	460d      	mov	r5, r1
   8590c:	da01      	bge.n	85912 <__multiply+0x16>
   8590e:	4635      	mov	r5, r6
   85910:	460e      	mov	r6, r1
   85912:	f8d5 8010 	ldr.w	r8, [r5, #16]
   85916:	6937      	ldr	r7, [r6, #16]
   85918:	68ab      	ldr	r3, [r5, #8]
   8591a:	6869      	ldr	r1, [r5, #4]
   8591c:	eb08 0407 	add.w	r4, r8, r7
   85920:	429c      	cmp	r4, r3
   85922:	bfc8      	it	gt
   85924:	3101      	addgt	r1, #1
   85926:	f7ff ff0d 	bl	85744 <_Balloc>
   8592a:	f100 0314 	add.w	r3, r0, #20
   8592e:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   85932:	9101      	str	r1, [sp, #4]
   85934:	461a      	mov	r2, r3
   85936:	f8dd a004 	ldr.w	sl, [sp, #4]
   8593a:	4552      	cmp	r2, sl
   8593c:	d203      	bcs.n	85946 <__multiply+0x4a>
   8593e:	2100      	movs	r1, #0
   85940:	f842 1b04 	str.w	r1, [r2], #4
   85944:	e7f7      	b.n	85936 <__multiply+0x3a>
   85946:	f105 0114 	add.w	r1, r5, #20
   8594a:	f106 0214 	add.w	r2, r6, #20
   8594e:	eb01 0888 	add.w	r8, r1, r8, lsl #2
   85952:	eb02 0787 	add.w	r7, r2, r7, lsl #2
   85956:	f8cd 8008 	str.w	r8, [sp, #8]
   8595a:	9703      	str	r7, [sp, #12]
   8595c:	9e03      	ldr	r6, [sp, #12]
   8595e:	4615      	mov	r5, r2
   85960:	42b2      	cmp	r2, r6
   85962:	d256      	bcs.n	85a12 <__multiply+0x116>
   85964:	f8b5 c000 	ldrh.w	ip, [r5]
   85968:	3204      	adds	r2, #4
   8596a:	f1bc 0f00 	cmp.w	ip, #0
   8596e:	d025      	beq.n	859bc <__multiply+0xc0>
   85970:	460f      	mov	r7, r1
   85972:	461d      	mov	r5, r3
   85974:	2600      	movs	r6, #0
   85976:	f857 9b04 	ldr.w	r9, [r7], #4
   8597a:	f8d5 8000 	ldr.w	r8, [r5]
   8597e:	fa1f fb89 	uxth.w	fp, r9
   85982:	fa1f fa88 	uxth.w	sl, r8
   85986:	fb0c aa0b 	mla	sl, ip, fp, sl
   8598a:	ea4f 4919 	mov.w	r9, r9, lsr #16
   8598e:	ea4f 4818 	mov.w	r8, r8, lsr #16
   85992:	fb0c 8809 	mla	r8, ip, r9, r8
   85996:	44b2      	add	sl, r6
   85998:	eb08 481a 	add.w	r8, r8, sl, lsr #16
   8599c:	fa1f fa8a 	uxth.w	sl, sl
   859a0:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
   859a4:	ea4f 4618 	mov.w	r6, r8, lsr #16
   859a8:	f8dd 8008 	ldr.w	r8, [sp, #8]
   859ac:	46ab      	mov	fp, r5
   859ae:	45b8      	cmp	r8, r7
   859b0:	f84b ab04 	str.w	sl, [fp], #4
   859b4:	d901      	bls.n	859ba <__multiply+0xbe>
   859b6:	465d      	mov	r5, fp
   859b8:	e7dd      	b.n	85976 <__multiply+0x7a>
   859ba:	606e      	str	r6, [r5, #4]
   859bc:	f832 8c02 	ldrh.w	r8, [r2, #-2]
   859c0:	f1b8 0f00 	cmp.w	r8, #0
   859c4:	d023      	beq.n	85a0e <__multiply+0x112>
   859c6:	681e      	ldr	r6, [r3, #0]
   859c8:	460f      	mov	r7, r1
   859ca:	461d      	mov	r5, r3
   859cc:	f04f 0900 	mov.w	r9, #0
   859d0:	f8b7 a000 	ldrh.w	sl, [r7]
   859d4:	f8b5 c002 	ldrh.w	ip, [r5, #2]
   859d8:	b2b6      	uxth	r6, r6
   859da:	fb08 cc0a 	mla	ip, r8, sl, ip
   859de:	44e1      	add	r9, ip
   859e0:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
   859e4:	46ac      	mov	ip, r5
   859e6:	f84c 6b04 	str.w	r6, [ip], #4
   859ea:	f857 6b04 	ldr.w	r6, [r7], #4
   859ee:	f8b5 a004 	ldrh.w	sl, [r5, #4]
   859f2:	0c36      	lsrs	r6, r6, #16
   859f4:	fb08 a606 	mla	r6, r8, r6, sl
   859f8:	f8dd a008 	ldr.w	sl, [sp, #8]
   859fc:	eb06 4619 	add.w	r6, r6, r9, lsr #16
   85a00:	4557      	cmp	r7, sl
   85a02:	ea4f 4916 	mov.w	r9, r6, lsr #16
   85a06:	d201      	bcs.n	85a0c <__multiply+0x110>
   85a08:	4665      	mov	r5, ip
   85a0a:	e7e1      	b.n	859d0 <__multiply+0xd4>
   85a0c:	606e      	str	r6, [r5, #4]
   85a0e:	3304      	adds	r3, #4
   85a10:	e7a4      	b.n	8595c <__multiply+0x60>
   85a12:	9b01      	ldr	r3, [sp, #4]
   85a14:	2c00      	cmp	r4, #0
   85a16:	dc03      	bgt.n	85a20 <__multiply+0x124>
   85a18:	6104      	str	r4, [r0, #16]
   85a1a:	b005      	add	sp, #20
   85a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85a20:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   85a24:	2a00      	cmp	r2, #0
   85a26:	d1f7      	bne.n	85a18 <__multiply+0x11c>
   85a28:	3c01      	subs	r4, #1
   85a2a:	e7f3      	b.n	85a14 <__multiply+0x118>

00085a2c <__pow5mult>:
   85a2c:	f012 0303 	ands.w	r3, r2, #3
   85a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85a34:	4605      	mov	r5, r0
   85a36:	460e      	mov	r6, r1
   85a38:	4617      	mov	r7, r2
   85a3a:	d007      	beq.n	85a4c <__pow5mult+0x20>
   85a3c:	4a21      	ldr	r2, [pc, #132]	; (85ac4 <__pow5mult+0x98>)
   85a3e:	3b01      	subs	r3, #1
   85a40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   85a44:	2300      	movs	r3, #0
   85a46:	f7ff fec9 	bl	857dc <__multadd>
   85a4a:	4606      	mov	r6, r0
   85a4c:	10bf      	asrs	r7, r7, #2
   85a4e:	d035      	beq.n	85abc <__pow5mult+0x90>
   85a50:	6a6c      	ldr	r4, [r5, #36]	; 0x24
   85a52:	b93c      	cbnz	r4, 85a64 <__pow5mult+0x38>
   85a54:	2010      	movs	r0, #16
   85a56:	f7ff fe5f 	bl	85718 <malloc>
   85a5a:	6268      	str	r0, [r5, #36]	; 0x24
   85a5c:	6044      	str	r4, [r0, #4]
   85a5e:	6084      	str	r4, [r0, #8]
   85a60:	6004      	str	r4, [r0, #0]
   85a62:	60c4      	str	r4, [r0, #12]
   85a64:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
   85a68:	f8d8 4008 	ldr.w	r4, [r8, #8]
   85a6c:	b97c      	cbnz	r4, 85a8e <__pow5mult+0x62>
   85a6e:	4628      	mov	r0, r5
   85a70:	f240 2171 	movw	r1, #625	; 0x271
   85a74:	f7ff ff39 	bl	858ea <__i2b>
   85a78:	2300      	movs	r3, #0
   85a7a:	f8c8 0008 	str.w	r0, [r8, #8]
   85a7e:	4604      	mov	r4, r0
   85a80:	6003      	str	r3, [r0, #0]
   85a82:	e004      	b.n	85a8e <__pow5mult+0x62>
   85a84:	107f      	asrs	r7, r7, #1
   85a86:	d019      	beq.n	85abc <__pow5mult+0x90>
   85a88:	6820      	ldr	r0, [r4, #0]
   85a8a:	b170      	cbz	r0, 85aaa <__pow5mult+0x7e>
   85a8c:	4604      	mov	r4, r0
   85a8e:	07fb      	lsls	r3, r7, #31
   85a90:	d5f8      	bpl.n	85a84 <__pow5mult+0x58>
   85a92:	4631      	mov	r1, r6
   85a94:	4622      	mov	r2, r4
   85a96:	4628      	mov	r0, r5
   85a98:	f7ff ff30 	bl	858fc <__multiply>
   85a9c:	4631      	mov	r1, r6
   85a9e:	4680      	mov	r8, r0
   85aa0:	4628      	mov	r0, r5
   85aa2:	f7ff fe84 	bl	857ae <_Bfree>
   85aa6:	4646      	mov	r6, r8
   85aa8:	e7ec      	b.n	85a84 <__pow5mult+0x58>
   85aaa:	4628      	mov	r0, r5
   85aac:	4621      	mov	r1, r4
   85aae:	4622      	mov	r2, r4
   85ab0:	f7ff ff24 	bl	858fc <__multiply>
   85ab4:	2300      	movs	r3, #0
   85ab6:	6020      	str	r0, [r4, #0]
   85ab8:	6003      	str	r3, [r0, #0]
   85aba:	e7e7      	b.n	85a8c <__pow5mult+0x60>
   85abc:	4630      	mov	r0, r6
   85abe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85ac2:	bf00      	nop
   85ac4:	00087200 	.word	0x00087200

00085ac8 <__lshift>:
   85ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   85acc:	460c      	mov	r4, r1
   85ace:	6923      	ldr	r3, [r4, #16]
   85ad0:	ea4f 1a62 	mov.w	sl, r2, asr #5
   85ad4:	eb0a 0903 	add.w	r9, sl, r3
   85ad8:	6849      	ldr	r1, [r1, #4]
   85ada:	68a3      	ldr	r3, [r4, #8]
   85adc:	4680      	mov	r8, r0
   85ade:	4615      	mov	r5, r2
   85ae0:	f109 0701 	add.w	r7, r9, #1
   85ae4:	429f      	cmp	r7, r3
   85ae6:	dd02      	ble.n	85aee <__lshift+0x26>
   85ae8:	3101      	adds	r1, #1
   85aea:	005b      	lsls	r3, r3, #1
   85aec:	e7fa      	b.n	85ae4 <__lshift+0x1c>
   85aee:	4640      	mov	r0, r8
   85af0:	f7ff fe28 	bl	85744 <_Balloc>
   85af4:	2300      	movs	r3, #0
   85af6:	4606      	mov	r6, r0
   85af8:	f100 0214 	add.w	r2, r0, #20
   85afc:	4553      	cmp	r3, sl
   85afe:	da04      	bge.n	85b0a <__lshift+0x42>
   85b00:	2100      	movs	r1, #0
   85b02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   85b06:	3301      	adds	r3, #1
   85b08:	e7f8      	b.n	85afc <__lshift+0x34>
   85b0a:	6920      	ldr	r0, [r4, #16]
   85b0c:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
   85b10:	f104 0314 	add.w	r3, r4, #20
   85b14:	f015 0c1f 	ands.w	ip, r5, #31
   85b18:	eb02 0181 	add.w	r1, r2, r1, lsl #2
   85b1c:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
   85b20:	d016      	beq.n	85b50 <__lshift+0x88>
   85b22:	f1cc 0a20 	rsb	sl, ip, #32
   85b26:	2500      	movs	r5, #0
   85b28:	6818      	ldr	r0, [r3, #0]
   85b2a:	460a      	mov	r2, r1
   85b2c:	fa00 f00c 	lsl.w	r0, r0, ip
   85b30:	4305      	orrs	r5, r0
   85b32:	f842 5b04 	str.w	r5, [r2], #4
   85b36:	f853 5b04 	ldr.w	r5, [r3], #4
   85b3a:	4573      	cmp	r3, lr
   85b3c:	fa25 f50a 	lsr.w	r5, r5, sl
   85b40:	d201      	bcs.n	85b46 <__lshift+0x7e>
   85b42:	4611      	mov	r1, r2
   85b44:	e7f0      	b.n	85b28 <__lshift+0x60>
   85b46:	604d      	str	r5, [r1, #4]
   85b48:	b145      	cbz	r5, 85b5c <__lshift+0x94>
   85b4a:	f109 0702 	add.w	r7, r9, #2
   85b4e:	e005      	b.n	85b5c <__lshift+0x94>
   85b50:	f853 2b04 	ldr.w	r2, [r3], #4
   85b54:	4573      	cmp	r3, lr
   85b56:	f841 2b04 	str.w	r2, [r1], #4
   85b5a:	d3f9      	bcc.n	85b50 <__lshift+0x88>
   85b5c:	3f01      	subs	r7, #1
   85b5e:	4640      	mov	r0, r8
   85b60:	6137      	str	r7, [r6, #16]
   85b62:	4621      	mov	r1, r4
   85b64:	f7ff fe23 	bl	857ae <_Bfree>
   85b68:	4630      	mov	r0, r6
   85b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00085b6e <__mcmp>:
   85b6e:	6902      	ldr	r2, [r0, #16]
   85b70:	690b      	ldr	r3, [r1, #16]
   85b72:	b510      	push	{r4, lr}
   85b74:	1ad2      	subs	r2, r2, r3
   85b76:	d113      	bne.n	85ba0 <__mcmp+0x32>
   85b78:	009c      	lsls	r4, r3, #2
   85b7a:	3014      	adds	r0, #20
   85b7c:	f101 0214 	add.w	r2, r1, #20
   85b80:	1903      	adds	r3, r0, r4
   85b82:	4422      	add	r2, r4
   85b84:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   85b88:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   85b8c:	428c      	cmp	r4, r1
   85b8e:	d003      	beq.n	85b98 <__mcmp+0x2a>
   85b90:	d208      	bcs.n	85ba4 <__mcmp+0x36>
   85b92:	f04f 30ff 	mov.w	r0, #4294967295
   85b96:	bd10      	pop	{r4, pc}
   85b98:	4298      	cmp	r0, r3
   85b9a:	d3f3      	bcc.n	85b84 <__mcmp+0x16>
   85b9c:	2000      	movs	r0, #0
   85b9e:	bd10      	pop	{r4, pc}
   85ba0:	4610      	mov	r0, r2
   85ba2:	bd10      	pop	{r4, pc}
   85ba4:	2001      	movs	r0, #1
   85ba6:	bd10      	pop	{r4, pc}

00085ba8 <__mdiff>:
   85ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   85bac:	4606      	mov	r6, r0
   85bae:	460c      	mov	r4, r1
   85bb0:	4608      	mov	r0, r1
   85bb2:	4611      	mov	r1, r2
   85bb4:	4615      	mov	r5, r2
   85bb6:	f7ff ffda 	bl	85b6e <__mcmp>
   85bba:	1e07      	subs	r7, r0, #0
   85bbc:	d108      	bne.n	85bd0 <__mdiff+0x28>
   85bbe:	4630      	mov	r0, r6
   85bc0:	4639      	mov	r1, r7
   85bc2:	f7ff fdbf 	bl	85744 <_Balloc>
   85bc6:	2301      	movs	r3, #1
   85bc8:	6103      	str	r3, [r0, #16]
   85bca:	6147      	str	r7, [r0, #20]
   85bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   85bd0:	db01      	blt.n	85bd6 <__mdiff+0x2e>
   85bd2:	2700      	movs	r7, #0
   85bd4:	e003      	b.n	85bde <__mdiff+0x36>
   85bd6:	4623      	mov	r3, r4
   85bd8:	2701      	movs	r7, #1
   85bda:	462c      	mov	r4, r5
   85bdc:	461d      	mov	r5, r3
   85bde:	6861      	ldr	r1, [r4, #4]
   85be0:	4630      	mov	r0, r6
   85be2:	f7ff fdaf 	bl	85744 <_Balloc>
   85be6:	6922      	ldr	r2, [r4, #16]
   85be8:	692b      	ldr	r3, [r5, #16]
   85bea:	3414      	adds	r4, #20
   85bec:	f105 0614 	add.w	r6, r5, #20
   85bf0:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
   85bf4:	60c7      	str	r7, [r0, #12]
   85bf6:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
   85bfa:	f100 0314 	add.w	r3, r0, #20
   85bfe:	2100      	movs	r1, #0
   85c00:	f854 7b04 	ldr.w	r7, [r4], #4
   85c04:	f856 9b04 	ldr.w	r9, [r6], #4
   85c08:	fa1f f887 	uxth.w	r8, r7
   85c0c:	fa1f f589 	uxth.w	r5, r9
   85c10:	4441      	add	r1, r8
   85c12:	ea4f 4919 	mov.w	r9, r9, lsr #16
   85c16:	ebc5 0801 	rsb	r8, r5, r1
   85c1a:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
   85c1e:	eb07 4728 	add.w	r7, r7, r8, asr #16
   85c22:	fa1f f888 	uxth.w	r8, r8
   85c26:	1439      	asrs	r1, r7, #16
   85c28:	45b2      	cmp	sl, r6
   85c2a:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   85c2e:	4625      	mov	r5, r4
   85c30:	f843 7b04 	str.w	r7, [r3], #4
   85c34:	d8e4      	bhi.n	85c00 <__mdiff+0x58>
   85c36:	4565      	cmp	r5, ip
   85c38:	d20d      	bcs.n	85c56 <__mdiff+0xae>
   85c3a:	f855 4b04 	ldr.w	r4, [r5], #4
   85c3e:	b2a6      	uxth	r6, r4
   85c40:	440e      	add	r6, r1
   85c42:	0c24      	lsrs	r4, r4, #16
   85c44:	eb04 4426 	add.w	r4, r4, r6, asr #16
   85c48:	b2b6      	uxth	r6, r6
   85c4a:	1421      	asrs	r1, r4, #16
   85c4c:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   85c50:	f843 4b04 	str.w	r4, [r3], #4
   85c54:	e7ef      	b.n	85c36 <__mdiff+0x8e>
   85c56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   85c5a:	b909      	cbnz	r1, 85c60 <__mdiff+0xb8>
   85c5c:	3a01      	subs	r2, #1
   85c5e:	e7fa      	b.n	85c56 <__mdiff+0xae>
   85c60:	6102      	str	r2, [r0, #16]
   85c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00085c66 <__d2b>:
   85c66:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   85c6a:	2101      	movs	r1, #1
   85c6c:	461d      	mov	r5, r3
   85c6e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   85c72:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   85c76:	4614      	mov	r4, r2
   85c78:	f7ff fd64 	bl	85744 <_Balloc>
   85c7c:	f3c5 570a 	ubfx	r7, r5, #20, #11
   85c80:	4606      	mov	r6, r0
   85c82:	f3c5 0313 	ubfx	r3, r5, #0, #20
   85c86:	b10f      	cbz	r7, 85c8c <__d2b+0x26>
   85c88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   85c8c:	9301      	str	r3, [sp, #4]
   85c8e:	b1d4      	cbz	r4, 85cc6 <__d2b+0x60>
   85c90:	a802      	add	r0, sp, #8
   85c92:	f840 4d08 	str.w	r4, [r0, #-8]!
   85c96:	4668      	mov	r0, sp
   85c98:	f7ff fdfa 	bl	85890 <__lo0bits>
   85c9c:	9b00      	ldr	r3, [sp, #0]
   85c9e:	b148      	cbz	r0, 85cb4 <__d2b+0x4e>
   85ca0:	9a01      	ldr	r2, [sp, #4]
   85ca2:	f1c0 0120 	rsb	r1, r0, #32
   85ca6:	fa02 f101 	lsl.w	r1, r2, r1
   85caa:	40c2      	lsrs	r2, r0
   85cac:	430b      	orrs	r3, r1
   85cae:	6173      	str	r3, [r6, #20]
   85cb0:	9201      	str	r2, [sp, #4]
   85cb2:	e000      	b.n	85cb6 <__d2b+0x50>
   85cb4:	6173      	str	r3, [r6, #20]
   85cb6:	9b01      	ldr	r3, [sp, #4]
   85cb8:	2b00      	cmp	r3, #0
   85cba:	bf0c      	ite	eq
   85cbc:	2401      	moveq	r4, #1
   85cbe:	2402      	movne	r4, #2
   85cc0:	61b3      	str	r3, [r6, #24]
   85cc2:	6134      	str	r4, [r6, #16]
   85cc4:	e007      	b.n	85cd6 <__d2b+0x70>
   85cc6:	a801      	add	r0, sp, #4
   85cc8:	f7ff fde2 	bl	85890 <__lo0bits>
   85ccc:	9b01      	ldr	r3, [sp, #4]
   85cce:	2401      	movs	r4, #1
   85cd0:	6173      	str	r3, [r6, #20]
   85cd2:	6134      	str	r4, [r6, #16]
   85cd4:	3020      	adds	r0, #32
   85cd6:	b13f      	cbz	r7, 85ce8 <__d2b+0x82>
   85cd8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
   85cdc:	4407      	add	r7, r0
   85cde:	f8c9 7000 	str.w	r7, [r9]
   85ce2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   85ce6:	e00a      	b.n	85cfe <__d2b+0x98>
   85ce8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   85cec:	eb06 0384 	add.w	r3, r6, r4, lsl #2
   85cf0:	f8c9 0000 	str.w	r0, [r9]
   85cf4:	6918      	ldr	r0, [r3, #16]
   85cf6:	f7ff fdab 	bl	85850 <__hi0bits>
   85cfa:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   85cfe:	f8c8 0000 	str.w	r0, [r8]
   85d02:	4630      	mov	r0, r6
   85d04:	b003      	add	sp, #12
   85d06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00085d0a <_calloc_r>:
   85d0a:	b538      	push	{r3, r4, r5, lr}
   85d0c:	fb02 f401 	mul.w	r4, r2, r1
   85d10:	4621      	mov	r1, r4
   85d12:	f000 f84d 	bl	85db0 <_malloc_r>
   85d16:	4605      	mov	r5, r0
   85d18:	b118      	cbz	r0, 85d22 <_calloc_r+0x18>
   85d1a:	2100      	movs	r1, #0
   85d1c:	4622      	mov	r2, r4
   85d1e:	f7fd fe0c 	bl	8393a <memset>
   85d22:	4628      	mov	r0, r5
   85d24:	bd38      	pop	{r3, r4, r5, pc}
	...

00085d28 <_free_r>:
   85d28:	b530      	push	{r4, r5, lr}
   85d2a:	2900      	cmp	r1, #0
   85d2c:	d03c      	beq.n	85da8 <_free_r+0x80>
   85d2e:	f851 2c04 	ldr.w	r2, [r1, #-4]
   85d32:	1f0b      	subs	r3, r1, #4
   85d34:	491d      	ldr	r1, [pc, #116]	; (85dac <_free_r+0x84>)
   85d36:	2a00      	cmp	r2, #0
   85d38:	bfb8      	it	lt
   85d3a:	189b      	addlt	r3, r3, r2
   85d3c:	680a      	ldr	r2, [r1, #0]
   85d3e:	460c      	mov	r4, r1
   85d40:	b912      	cbnz	r2, 85d48 <_free_r+0x20>
   85d42:	605a      	str	r2, [r3, #4]
   85d44:	600b      	str	r3, [r1, #0]
   85d46:	bd30      	pop	{r4, r5, pc}
   85d48:	4293      	cmp	r3, r2
   85d4a:	d20d      	bcs.n	85d68 <_free_r+0x40>
   85d4c:	6819      	ldr	r1, [r3, #0]
   85d4e:	1858      	adds	r0, r3, r1
   85d50:	4290      	cmp	r0, r2
   85d52:	d103      	bne.n	85d5c <_free_r+0x34>
   85d54:	585a      	ldr	r2, [r3, r1]
   85d56:	4411      	add	r1, r2
   85d58:	6842      	ldr	r2, [r0, #4]
   85d5a:	6019      	str	r1, [r3, #0]
   85d5c:	605a      	str	r2, [r3, #4]
   85d5e:	6023      	str	r3, [r4, #0]
   85d60:	bd30      	pop	{r4, r5, pc}
   85d62:	4299      	cmp	r1, r3
   85d64:	d803      	bhi.n	85d6e <_free_r+0x46>
   85d66:	460a      	mov	r2, r1
   85d68:	6851      	ldr	r1, [r2, #4]
   85d6a:	2900      	cmp	r1, #0
   85d6c:	d1f9      	bne.n	85d62 <_free_r+0x3a>
   85d6e:	6814      	ldr	r4, [r2, #0]
   85d70:	1915      	adds	r5, r2, r4
   85d72:	429d      	cmp	r5, r3
   85d74:	d10a      	bne.n	85d8c <_free_r+0x64>
   85d76:	681b      	ldr	r3, [r3, #0]
   85d78:	4423      	add	r3, r4
   85d7a:	18d0      	adds	r0, r2, r3
   85d7c:	4288      	cmp	r0, r1
   85d7e:	6013      	str	r3, [r2, #0]
   85d80:	d112      	bne.n	85da8 <_free_r+0x80>
   85d82:	6808      	ldr	r0, [r1, #0]
   85d84:	4403      	add	r3, r0
   85d86:	6013      	str	r3, [r2, #0]
   85d88:	684b      	ldr	r3, [r1, #4]
   85d8a:	e00c      	b.n	85da6 <_free_r+0x7e>
   85d8c:	d902      	bls.n	85d94 <_free_r+0x6c>
   85d8e:	230c      	movs	r3, #12
   85d90:	6003      	str	r3, [r0, #0]
   85d92:	bd30      	pop	{r4, r5, pc}
   85d94:	6818      	ldr	r0, [r3, #0]
   85d96:	181c      	adds	r4, r3, r0
   85d98:	428c      	cmp	r4, r1
   85d9a:	d103      	bne.n	85da4 <_free_r+0x7c>
   85d9c:	680c      	ldr	r4, [r1, #0]
   85d9e:	6849      	ldr	r1, [r1, #4]
   85da0:	4420      	add	r0, r4
   85da2:	6018      	str	r0, [r3, #0]
   85da4:	6059      	str	r1, [r3, #4]
   85da6:	6053      	str	r3, [r2, #4]
   85da8:	bd30      	pop	{r4, r5, pc}
   85daa:	bf00      	nop
   85dac:	200785b0 	.word	0x200785b0

00085db0 <_malloc_r>:
   85db0:	b570      	push	{r4, r5, r6, lr}
   85db2:	1ccd      	adds	r5, r1, #3
   85db4:	f025 0503 	bic.w	r5, r5, #3
   85db8:	3508      	adds	r5, #8
   85dba:	2d0c      	cmp	r5, #12
   85dbc:	bf38      	it	cc
   85dbe:	250c      	movcc	r5, #12
   85dc0:	2d00      	cmp	r5, #0
   85dc2:	4606      	mov	r6, r0
   85dc4:	db3f      	blt.n	85e46 <_malloc_r+0x96>
   85dc6:	428d      	cmp	r5, r1
   85dc8:	d33d      	bcc.n	85e46 <_malloc_r+0x96>
   85dca:	4b21      	ldr	r3, [pc, #132]	; (85e50 <_malloc_r+0xa0>)
   85dcc:	681c      	ldr	r4, [r3, #0]
   85dce:	4618      	mov	r0, r3
   85dd0:	4621      	mov	r1, r4
   85dd2:	b1a1      	cbz	r1, 85dfe <_malloc_r+0x4e>
   85dd4:	680b      	ldr	r3, [r1, #0]
   85dd6:	1b5b      	subs	r3, r3, r5
   85dd8:	d40e      	bmi.n	85df8 <_malloc_r+0x48>
   85dda:	2b0b      	cmp	r3, #11
   85ddc:	d903      	bls.n	85de6 <_malloc_r+0x36>
   85dde:	600b      	str	r3, [r1, #0]
   85de0:	18cc      	adds	r4, r1, r3
   85de2:	50cd      	str	r5, [r1, r3]
   85de4:	e01f      	b.n	85e26 <_malloc_r+0x76>
   85de6:	428c      	cmp	r4, r1
   85de8:	d102      	bne.n	85df0 <_malloc_r+0x40>
   85dea:	6862      	ldr	r2, [r4, #4]
   85dec:	6002      	str	r2, [r0, #0]
   85dee:	e01a      	b.n	85e26 <_malloc_r+0x76>
   85df0:	684b      	ldr	r3, [r1, #4]
   85df2:	6063      	str	r3, [r4, #4]
   85df4:	460c      	mov	r4, r1
   85df6:	e016      	b.n	85e26 <_malloc_r+0x76>
   85df8:	460c      	mov	r4, r1
   85dfa:	6849      	ldr	r1, [r1, #4]
   85dfc:	e7e9      	b.n	85dd2 <_malloc_r+0x22>
   85dfe:	4c15      	ldr	r4, [pc, #84]	; (85e54 <_malloc_r+0xa4>)
   85e00:	6823      	ldr	r3, [r4, #0]
   85e02:	b91b      	cbnz	r3, 85e0c <_malloc_r+0x5c>
   85e04:	4630      	mov	r0, r6
   85e06:	f000 f849 	bl	85e9c <_sbrk_r>
   85e0a:	6020      	str	r0, [r4, #0]
   85e0c:	4629      	mov	r1, r5
   85e0e:	4630      	mov	r0, r6
   85e10:	f000 f844 	bl	85e9c <_sbrk_r>
   85e14:	1c43      	adds	r3, r0, #1
   85e16:	4601      	mov	r1, r0
   85e18:	d015      	beq.n	85e46 <_malloc_r+0x96>
   85e1a:	1cc4      	adds	r4, r0, #3
   85e1c:	f024 0403 	bic.w	r4, r4, #3
   85e20:	4284      	cmp	r4, r0
   85e22:	d10a      	bne.n	85e3a <_malloc_r+0x8a>
   85e24:	6025      	str	r5, [r4, #0]
   85e26:	f104 000b 	add.w	r0, r4, #11
   85e2a:	1d23      	adds	r3, r4, #4
   85e2c:	f020 0007 	bic.w	r0, r0, #7
   85e30:	1ac3      	subs	r3, r0, r3
   85e32:	d00b      	beq.n	85e4c <_malloc_r+0x9c>
   85e34:	425a      	negs	r2, r3
   85e36:	50e2      	str	r2, [r4, r3]
   85e38:	bd70      	pop	{r4, r5, r6, pc}
   85e3a:	4630      	mov	r0, r6
   85e3c:	1a61      	subs	r1, r4, r1
   85e3e:	f000 f82d 	bl	85e9c <_sbrk_r>
   85e42:	3001      	adds	r0, #1
   85e44:	d1ee      	bne.n	85e24 <_malloc_r+0x74>
   85e46:	230c      	movs	r3, #12
   85e48:	6033      	str	r3, [r6, #0]
   85e4a:	2000      	movs	r0, #0
   85e4c:	bd70      	pop	{r4, r5, r6, pc}
   85e4e:	bf00      	nop
   85e50:	200785b0 	.word	0x200785b0
   85e54:	200785ac 	.word	0x200785ac

00085e58 <__fpclassifyd>:
   85e58:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   85e5c:	b510      	push	{r4, lr}
   85e5e:	d100      	bne.n	85e62 <__fpclassifyd+0xa>
   85e60:	b178      	cbz	r0, 85e82 <__fpclassifyd+0x2a>
   85e62:	4a0c      	ldr	r2, [pc, #48]	; (85e94 <__fpclassifyd+0x3c>)
   85e64:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   85e68:	4294      	cmp	r4, r2
   85e6a:	d90c      	bls.n	85e86 <__fpclassifyd+0x2e>
   85e6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   85e70:	d30b      	bcc.n	85e8a <__fpclassifyd+0x32>
   85e72:	4a09      	ldr	r2, [pc, #36]	; (85e98 <__fpclassifyd+0x40>)
   85e74:	4293      	cmp	r3, r2
   85e76:	d10a      	bne.n	85e8e <__fpclassifyd+0x36>
   85e78:	f1d0 0001 	rsbs	r0, r0, #1
   85e7c:	bf38      	it	cc
   85e7e:	2000      	movcc	r0, #0
   85e80:	bd10      	pop	{r4, pc}
   85e82:	2002      	movs	r0, #2
   85e84:	bd10      	pop	{r4, pc}
   85e86:	2004      	movs	r0, #4
   85e88:	bd10      	pop	{r4, pc}
   85e8a:	2003      	movs	r0, #3
   85e8c:	bd10      	pop	{r4, pc}
   85e8e:	2000      	movs	r0, #0
   85e90:	bd10      	pop	{r4, pc}
   85e92:	bf00      	nop
   85e94:	7fdfffff 	.word	0x7fdfffff
   85e98:	7ff00000 	.word	0x7ff00000

00085e9c <_sbrk_r>:
   85e9c:	b538      	push	{r3, r4, r5, lr}
   85e9e:	4c06      	ldr	r4, [pc, #24]	; (85eb8 <_sbrk_r+0x1c>)
   85ea0:	2300      	movs	r3, #0
   85ea2:	4605      	mov	r5, r0
   85ea4:	4608      	mov	r0, r1
   85ea6:	6023      	str	r3, [r4, #0]
   85ea8:	f7fc f838 	bl	81f1c <_sbrk>
   85eac:	1c43      	adds	r3, r0, #1
   85eae:	d102      	bne.n	85eb6 <_sbrk_r+0x1a>
   85eb0:	6823      	ldr	r3, [r4, #0]
   85eb2:	b103      	cbz	r3, 85eb6 <_sbrk_r+0x1a>
   85eb4:	602b      	str	r3, [r5, #0]
   85eb6:	bd38      	pop	{r3, r4, r5, pc}
   85eb8:	2007863c 	.word	0x2007863c

00085ebc <__sread>:
   85ebc:	b510      	push	{r4, lr}
   85ebe:	460c      	mov	r4, r1
   85ec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85ec4:	f000 f894 	bl	85ff0 <_read_r>
   85ec8:	2800      	cmp	r0, #0
   85eca:	db03      	blt.n	85ed4 <__sread+0x18>
   85ecc:	6d63      	ldr	r3, [r4, #84]	; 0x54
   85ece:	4403      	add	r3, r0
   85ed0:	6563      	str	r3, [r4, #84]	; 0x54
   85ed2:	bd10      	pop	{r4, pc}
   85ed4:	89a3      	ldrh	r3, [r4, #12]
   85ed6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85eda:	81a3      	strh	r3, [r4, #12]
   85edc:	bd10      	pop	{r4, pc}

00085ede <__swrite>:
   85ede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85ee2:	461d      	mov	r5, r3
   85ee4:	898b      	ldrh	r3, [r1, #12]
   85ee6:	4607      	mov	r7, r0
   85ee8:	05db      	lsls	r3, r3, #23
   85eea:	460c      	mov	r4, r1
   85eec:	4616      	mov	r6, r2
   85eee:	d505      	bpl.n	85efc <__swrite+0x1e>
   85ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85ef4:	2200      	movs	r2, #0
   85ef6:	2302      	movs	r3, #2
   85ef8:	f000 f868 	bl	85fcc <_lseek_r>
   85efc:	89a3      	ldrh	r3, [r4, #12]
   85efe:	4638      	mov	r0, r7
   85f00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85f04:	81a3      	strh	r3, [r4, #12]
   85f06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85f0a:	4632      	mov	r2, r6
   85f0c:	462b      	mov	r3, r5
   85f0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85f12:	f000 b817 	b.w	85f44 <_write_r>

00085f16 <__sseek>:
   85f16:	b510      	push	{r4, lr}
   85f18:	460c      	mov	r4, r1
   85f1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85f1e:	f000 f855 	bl	85fcc <_lseek_r>
   85f22:	1c43      	adds	r3, r0, #1
   85f24:	89a3      	ldrh	r3, [r4, #12]
   85f26:	d103      	bne.n	85f30 <__sseek+0x1a>
   85f28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85f2c:	81a3      	strh	r3, [r4, #12]
   85f2e:	bd10      	pop	{r4, pc}
   85f30:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   85f34:	81a3      	strh	r3, [r4, #12]
   85f36:	6560      	str	r0, [r4, #84]	; 0x54
   85f38:	bd10      	pop	{r4, pc}

00085f3a <__sclose>:
   85f3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85f3e:	f000 b813 	b.w	85f68 <_close_r>
	...

00085f44 <_write_r>:
   85f44:	b538      	push	{r3, r4, r5, lr}
   85f46:	4c07      	ldr	r4, [pc, #28]	; (85f64 <_write_r+0x20>)
   85f48:	4605      	mov	r5, r0
   85f4a:	2000      	movs	r0, #0
   85f4c:	6020      	str	r0, [r4, #0]
   85f4e:	4608      	mov	r0, r1
   85f50:	4611      	mov	r1, r2
   85f52:	461a      	mov	r2, r3
   85f54:	f7fb fa84 	bl	81460 <_write>
   85f58:	1c43      	adds	r3, r0, #1
   85f5a:	d102      	bne.n	85f62 <_write_r+0x1e>
   85f5c:	6823      	ldr	r3, [r4, #0]
   85f5e:	b103      	cbz	r3, 85f62 <_write_r+0x1e>
   85f60:	602b      	str	r3, [r5, #0]
   85f62:	bd38      	pop	{r3, r4, r5, pc}
   85f64:	2007863c 	.word	0x2007863c

00085f68 <_close_r>:
   85f68:	b538      	push	{r3, r4, r5, lr}
   85f6a:	4c06      	ldr	r4, [pc, #24]	; (85f84 <_close_r+0x1c>)
   85f6c:	2300      	movs	r3, #0
   85f6e:	4605      	mov	r5, r0
   85f70:	4608      	mov	r0, r1
   85f72:	6023      	str	r3, [r4, #0]
   85f74:	f7fb ffec 	bl	81f50 <_close>
   85f78:	1c43      	adds	r3, r0, #1
   85f7a:	d102      	bne.n	85f82 <_close_r+0x1a>
   85f7c:	6823      	ldr	r3, [r4, #0]
   85f7e:	b103      	cbz	r3, 85f82 <_close_r+0x1a>
   85f80:	602b      	str	r3, [r5, #0]
   85f82:	bd38      	pop	{r3, r4, r5, pc}
   85f84:	2007863c 	.word	0x2007863c

00085f88 <_fstat_r>:
   85f88:	b538      	push	{r3, r4, r5, lr}
   85f8a:	4c07      	ldr	r4, [pc, #28]	; (85fa8 <_fstat_r+0x20>)
   85f8c:	2300      	movs	r3, #0
   85f8e:	4605      	mov	r5, r0
   85f90:	4608      	mov	r0, r1
   85f92:	4611      	mov	r1, r2
   85f94:	6023      	str	r3, [r4, #0]
   85f96:	f7fb ffdf 	bl	81f58 <_fstat>
   85f9a:	1c43      	adds	r3, r0, #1
   85f9c:	d102      	bne.n	85fa4 <_fstat_r+0x1c>
   85f9e:	6823      	ldr	r3, [r4, #0]
   85fa0:	b103      	cbz	r3, 85fa4 <_fstat_r+0x1c>
   85fa2:	602b      	str	r3, [r5, #0]
   85fa4:	bd38      	pop	{r3, r4, r5, pc}
   85fa6:	bf00      	nop
   85fa8:	2007863c 	.word	0x2007863c

00085fac <_isatty_r>:
   85fac:	b538      	push	{r3, r4, r5, lr}
   85fae:	4c06      	ldr	r4, [pc, #24]	; (85fc8 <_isatty_r+0x1c>)
   85fb0:	2300      	movs	r3, #0
   85fb2:	4605      	mov	r5, r0
   85fb4:	4608      	mov	r0, r1
   85fb6:	6023      	str	r3, [r4, #0]
   85fb8:	f7fb ffd4 	bl	81f64 <_isatty>
   85fbc:	1c43      	adds	r3, r0, #1
   85fbe:	d102      	bne.n	85fc6 <_isatty_r+0x1a>
   85fc0:	6823      	ldr	r3, [r4, #0]
   85fc2:	b103      	cbz	r3, 85fc6 <_isatty_r+0x1a>
   85fc4:	602b      	str	r3, [r5, #0]
   85fc6:	bd38      	pop	{r3, r4, r5, pc}
   85fc8:	2007863c 	.word	0x2007863c

00085fcc <_lseek_r>:
   85fcc:	b538      	push	{r3, r4, r5, lr}
   85fce:	4c07      	ldr	r4, [pc, #28]	; (85fec <_lseek_r+0x20>)
   85fd0:	4605      	mov	r5, r0
   85fd2:	2000      	movs	r0, #0
   85fd4:	6020      	str	r0, [r4, #0]
   85fd6:	4608      	mov	r0, r1
   85fd8:	4611      	mov	r1, r2
   85fda:	461a      	mov	r2, r3
   85fdc:	f7fb ffc4 	bl	81f68 <_lseek>
   85fe0:	1c43      	adds	r3, r0, #1
   85fe2:	d102      	bne.n	85fea <_lseek_r+0x1e>
   85fe4:	6823      	ldr	r3, [r4, #0]
   85fe6:	b103      	cbz	r3, 85fea <_lseek_r+0x1e>
   85fe8:	602b      	str	r3, [r5, #0]
   85fea:	bd38      	pop	{r3, r4, r5, pc}
   85fec:	2007863c 	.word	0x2007863c

00085ff0 <_read_r>:
   85ff0:	b538      	push	{r3, r4, r5, lr}
   85ff2:	4c07      	ldr	r4, [pc, #28]	; (86010 <_read_r+0x20>)
   85ff4:	4605      	mov	r5, r0
   85ff6:	2000      	movs	r0, #0
   85ff8:	6020      	str	r0, [r4, #0]
   85ffa:	4608      	mov	r0, r1
   85ffc:	4611      	mov	r1, r2
   85ffe:	461a      	mov	r2, r3
   86000:	f7fb fa0e 	bl	81420 <_read>
   86004:	1c43      	adds	r3, r0, #1
   86006:	d102      	bne.n	8600e <_read_r+0x1e>
   86008:	6823      	ldr	r3, [r4, #0]
   8600a:	b103      	cbz	r3, 8600e <_read_r+0x1e>
   8600c:	602b      	str	r3, [r5, #0]
   8600e:	bd38      	pop	{r3, r4, r5, pc}
   86010:	2007863c 	.word	0x2007863c

00086014 <__aeabi_drsub>:
   86014:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   86018:	e002      	b.n	86020 <__adddf3>
   8601a:	bf00      	nop

0008601c <__aeabi_dsub>:
   8601c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00086020 <__adddf3>:
   86020:	b530      	push	{r4, r5, lr}
   86022:	ea4f 0441 	mov.w	r4, r1, lsl #1
   86026:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8602a:	ea94 0f05 	teq	r4, r5
   8602e:	bf08      	it	eq
   86030:	ea90 0f02 	teqeq	r0, r2
   86034:	bf1f      	itttt	ne
   86036:	ea54 0c00 	orrsne.w	ip, r4, r0
   8603a:	ea55 0c02 	orrsne.w	ip, r5, r2
   8603e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   86042:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   86046:	f000 80e2 	beq.w	8620e <__adddf3+0x1ee>
   8604a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8604e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   86052:	bfb8      	it	lt
   86054:	426d      	neglt	r5, r5
   86056:	dd0c      	ble.n	86072 <__adddf3+0x52>
   86058:	442c      	add	r4, r5
   8605a:	ea80 0202 	eor.w	r2, r0, r2
   8605e:	ea81 0303 	eor.w	r3, r1, r3
   86062:	ea82 0000 	eor.w	r0, r2, r0
   86066:	ea83 0101 	eor.w	r1, r3, r1
   8606a:	ea80 0202 	eor.w	r2, r0, r2
   8606e:	ea81 0303 	eor.w	r3, r1, r3
   86072:	2d36      	cmp	r5, #54	; 0x36
   86074:	bf88      	it	hi
   86076:	bd30      	pophi	{r4, r5, pc}
   86078:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8607c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   86080:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   86084:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   86088:	d002      	beq.n	86090 <__adddf3+0x70>
   8608a:	4240      	negs	r0, r0
   8608c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86090:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   86094:	ea4f 3303 	mov.w	r3, r3, lsl #12
   86098:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8609c:	d002      	beq.n	860a4 <__adddf3+0x84>
   8609e:	4252      	negs	r2, r2
   860a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   860a4:	ea94 0f05 	teq	r4, r5
   860a8:	f000 80a7 	beq.w	861fa <__adddf3+0x1da>
   860ac:	f1a4 0401 	sub.w	r4, r4, #1
   860b0:	f1d5 0e20 	rsbs	lr, r5, #32
   860b4:	db0d      	blt.n	860d2 <__adddf3+0xb2>
   860b6:	fa02 fc0e 	lsl.w	ip, r2, lr
   860ba:	fa22 f205 	lsr.w	r2, r2, r5
   860be:	1880      	adds	r0, r0, r2
   860c0:	f141 0100 	adc.w	r1, r1, #0
   860c4:	fa03 f20e 	lsl.w	r2, r3, lr
   860c8:	1880      	adds	r0, r0, r2
   860ca:	fa43 f305 	asr.w	r3, r3, r5
   860ce:	4159      	adcs	r1, r3
   860d0:	e00e      	b.n	860f0 <__adddf3+0xd0>
   860d2:	f1a5 0520 	sub.w	r5, r5, #32
   860d6:	f10e 0e20 	add.w	lr, lr, #32
   860da:	2a01      	cmp	r2, #1
   860dc:	fa03 fc0e 	lsl.w	ip, r3, lr
   860e0:	bf28      	it	cs
   860e2:	f04c 0c02 	orrcs.w	ip, ip, #2
   860e6:	fa43 f305 	asr.w	r3, r3, r5
   860ea:	18c0      	adds	r0, r0, r3
   860ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   860f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   860f4:	d507      	bpl.n	86106 <__adddf3+0xe6>
   860f6:	f04f 0e00 	mov.w	lr, #0
   860fa:	f1dc 0c00 	rsbs	ip, ip, #0
   860fe:	eb7e 0000 	sbcs.w	r0, lr, r0
   86102:	eb6e 0101 	sbc.w	r1, lr, r1
   86106:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8610a:	d31b      	bcc.n	86144 <__adddf3+0x124>
   8610c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   86110:	d30c      	bcc.n	8612c <__adddf3+0x10c>
   86112:	0849      	lsrs	r1, r1, #1
   86114:	ea5f 0030 	movs.w	r0, r0, rrx
   86118:	ea4f 0c3c 	mov.w	ip, ip, rrx
   8611c:	f104 0401 	add.w	r4, r4, #1
   86120:	ea4f 5244 	mov.w	r2, r4, lsl #21
   86124:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   86128:	f080 809a 	bcs.w	86260 <__adddf3+0x240>
   8612c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   86130:	bf08      	it	eq
   86132:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   86136:	f150 0000 	adcs.w	r0, r0, #0
   8613a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8613e:	ea41 0105 	orr.w	r1, r1, r5
   86142:	bd30      	pop	{r4, r5, pc}
   86144:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   86148:	4140      	adcs	r0, r0
   8614a:	eb41 0101 	adc.w	r1, r1, r1
   8614e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86152:	f1a4 0401 	sub.w	r4, r4, #1
   86156:	d1e9      	bne.n	8612c <__adddf3+0x10c>
   86158:	f091 0f00 	teq	r1, #0
   8615c:	bf04      	itt	eq
   8615e:	4601      	moveq	r1, r0
   86160:	2000      	moveq	r0, #0
   86162:	fab1 f381 	clz	r3, r1
   86166:	bf08      	it	eq
   86168:	3320      	addeq	r3, #32
   8616a:	f1a3 030b 	sub.w	r3, r3, #11
   8616e:	f1b3 0220 	subs.w	r2, r3, #32
   86172:	da0c      	bge.n	8618e <__adddf3+0x16e>
   86174:	320c      	adds	r2, #12
   86176:	dd08      	ble.n	8618a <__adddf3+0x16a>
   86178:	f102 0c14 	add.w	ip, r2, #20
   8617c:	f1c2 020c 	rsb	r2, r2, #12
   86180:	fa01 f00c 	lsl.w	r0, r1, ip
   86184:	fa21 f102 	lsr.w	r1, r1, r2
   86188:	e00c      	b.n	861a4 <__adddf3+0x184>
   8618a:	f102 0214 	add.w	r2, r2, #20
   8618e:	bfd8      	it	le
   86190:	f1c2 0c20 	rsble	ip, r2, #32
   86194:	fa01 f102 	lsl.w	r1, r1, r2
   86198:	fa20 fc0c 	lsr.w	ip, r0, ip
   8619c:	bfdc      	itt	le
   8619e:	ea41 010c 	orrle.w	r1, r1, ip
   861a2:	4090      	lslle	r0, r2
   861a4:	1ae4      	subs	r4, r4, r3
   861a6:	bfa2      	ittt	ge
   861a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   861ac:	4329      	orrge	r1, r5
   861ae:	bd30      	popge	{r4, r5, pc}
   861b0:	ea6f 0404 	mvn.w	r4, r4
   861b4:	3c1f      	subs	r4, #31
   861b6:	da1c      	bge.n	861f2 <__adddf3+0x1d2>
   861b8:	340c      	adds	r4, #12
   861ba:	dc0e      	bgt.n	861da <__adddf3+0x1ba>
   861bc:	f104 0414 	add.w	r4, r4, #20
   861c0:	f1c4 0220 	rsb	r2, r4, #32
   861c4:	fa20 f004 	lsr.w	r0, r0, r4
   861c8:	fa01 f302 	lsl.w	r3, r1, r2
   861cc:	ea40 0003 	orr.w	r0, r0, r3
   861d0:	fa21 f304 	lsr.w	r3, r1, r4
   861d4:	ea45 0103 	orr.w	r1, r5, r3
   861d8:	bd30      	pop	{r4, r5, pc}
   861da:	f1c4 040c 	rsb	r4, r4, #12
   861de:	f1c4 0220 	rsb	r2, r4, #32
   861e2:	fa20 f002 	lsr.w	r0, r0, r2
   861e6:	fa01 f304 	lsl.w	r3, r1, r4
   861ea:	ea40 0003 	orr.w	r0, r0, r3
   861ee:	4629      	mov	r1, r5
   861f0:	bd30      	pop	{r4, r5, pc}
   861f2:	fa21 f004 	lsr.w	r0, r1, r4
   861f6:	4629      	mov	r1, r5
   861f8:	bd30      	pop	{r4, r5, pc}
   861fa:	f094 0f00 	teq	r4, #0
   861fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   86202:	bf06      	itte	eq
   86204:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   86208:	3401      	addeq	r4, #1
   8620a:	3d01      	subne	r5, #1
   8620c:	e74e      	b.n	860ac <__adddf3+0x8c>
   8620e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   86212:	bf18      	it	ne
   86214:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   86218:	d029      	beq.n	8626e <__adddf3+0x24e>
   8621a:	ea94 0f05 	teq	r4, r5
   8621e:	bf08      	it	eq
   86220:	ea90 0f02 	teqeq	r0, r2
   86224:	d005      	beq.n	86232 <__adddf3+0x212>
   86226:	ea54 0c00 	orrs.w	ip, r4, r0
   8622a:	bf04      	itt	eq
   8622c:	4619      	moveq	r1, r3
   8622e:	4610      	moveq	r0, r2
   86230:	bd30      	pop	{r4, r5, pc}
   86232:	ea91 0f03 	teq	r1, r3
   86236:	bf1e      	ittt	ne
   86238:	2100      	movne	r1, #0
   8623a:	2000      	movne	r0, #0
   8623c:	bd30      	popne	{r4, r5, pc}
   8623e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   86242:	d105      	bne.n	86250 <__adddf3+0x230>
   86244:	0040      	lsls	r0, r0, #1
   86246:	4149      	adcs	r1, r1
   86248:	bf28      	it	cs
   8624a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8624e:	bd30      	pop	{r4, r5, pc}
   86250:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   86254:	bf3c      	itt	cc
   86256:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8625a:	bd30      	popcc	{r4, r5, pc}
   8625c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86260:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   86264:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   86268:	f04f 0000 	mov.w	r0, #0
   8626c:	bd30      	pop	{r4, r5, pc}
   8626e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   86272:	bf1a      	itte	ne
   86274:	4619      	movne	r1, r3
   86276:	4610      	movne	r0, r2
   86278:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8627c:	bf1c      	itt	ne
   8627e:	460b      	movne	r3, r1
   86280:	4602      	movne	r2, r0
   86282:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86286:	bf06      	itte	eq
   86288:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8628c:	ea91 0f03 	teqeq	r1, r3
   86290:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   86294:	bd30      	pop	{r4, r5, pc}
   86296:	bf00      	nop

00086298 <__aeabi_ui2d>:
   86298:	f090 0f00 	teq	r0, #0
   8629c:	bf04      	itt	eq
   8629e:	2100      	moveq	r1, #0
   862a0:	4770      	bxeq	lr
   862a2:	b530      	push	{r4, r5, lr}
   862a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   862a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   862ac:	f04f 0500 	mov.w	r5, #0
   862b0:	f04f 0100 	mov.w	r1, #0
   862b4:	e750      	b.n	86158 <__adddf3+0x138>
   862b6:	bf00      	nop

000862b8 <__aeabi_i2d>:
   862b8:	f090 0f00 	teq	r0, #0
   862bc:	bf04      	itt	eq
   862be:	2100      	moveq	r1, #0
   862c0:	4770      	bxeq	lr
   862c2:	b530      	push	{r4, r5, lr}
   862c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   862c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   862cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   862d0:	bf48      	it	mi
   862d2:	4240      	negmi	r0, r0
   862d4:	f04f 0100 	mov.w	r1, #0
   862d8:	e73e      	b.n	86158 <__adddf3+0x138>
   862da:	bf00      	nop

000862dc <__aeabi_f2d>:
   862dc:	0042      	lsls	r2, r0, #1
   862de:	ea4f 01e2 	mov.w	r1, r2, asr #3
   862e2:	ea4f 0131 	mov.w	r1, r1, rrx
   862e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   862ea:	bf1f      	itttt	ne
   862ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   862f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   862f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   862f8:	4770      	bxne	lr
   862fa:	f092 0f00 	teq	r2, #0
   862fe:	bf14      	ite	ne
   86300:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   86304:	4770      	bxeq	lr
   86306:	b530      	push	{r4, r5, lr}
   86308:	f44f 7460 	mov.w	r4, #896	; 0x380
   8630c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86310:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   86314:	e720      	b.n	86158 <__adddf3+0x138>
   86316:	bf00      	nop

00086318 <__aeabi_ul2d>:
   86318:	ea50 0201 	orrs.w	r2, r0, r1
   8631c:	bf08      	it	eq
   8631e:	4770      	bxeq	lr
   86320:	b530      	push	{r4, r5, lr}
   86322:	f04f 0500 	mov.w	r5, #0
   86326:	e00a      	b.n	8633e <__aeabi_l2d+0x16>

00086328 <__aeabi_l2d>:
   86328:	ea50 0201 	orrs.w	r2, r0, r1
   8632c:	bf08      	it	eq
   8632e:	4770      	bxeq	lr
   86330:	b530      	push	{r4, r5, lr}
   86332:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   86336:	d502      	bpl.n	8633e <__aeabi_l2d+0x16>
   86338:	4240      	negs	r0, r0
   8633a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8633e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   86342:	f104 0432 	add.w	r4, r4, #50	; 0x32
   86346:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8634a:	f43f aedc 	beq.w	86106 <__adddf3+0xe6>
   8634e:	f04f 0203 	mov.w	r2, #3
   86352:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   86356:	bf18      	it	ne
   86358:	3203      	addne	r2, #3
   8635a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8635e:	bf18      	it	ne
   86360:	3203      	addne	r2, #3
   86362:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   86366:	f1c2 0320 	rsb	r3, r2, #32
   8636a:	fa00 fc03 	lsl.w	ip, r0, r3
   8636e:	fa20 f002 	lsr.w	r0, r0, r2
   86372:	fa01 fe03 	lsl.w	lr, r1, r3
   86376:	ea40 000e 	orr.w	r0, r0, lr
   8637a:	fa21 f102 	lsr.w	r1, r1, r2
   8637e:	4414      	add	r4, r2
   86380:	e6c1      	b.n	86106 <__adddf3+0xe6>
   86382:	bf00      	nop

00086384 <__aeabi_dmul>:
   86384:	b570      	push	{r4, r5, r6, lr}
   86386:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8638a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8638e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   86392:	bf1d      	ittte	ne
   86394:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   86398:	ea94 0f0c 	teqne	r4, ip
   8639c:	ea95 0f0c 	teqne	r5, ip
   863a0:	f000 f8de 	bleq	86560 <__aeabi_dmul+0x1dc>
   863a4:	442c      	add	r4, r5
   863a6:	ea81 0603 	eor.w	r6, r1, r3
   863aa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   863ae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   863b2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   863b6:	bf18      	it	ne
   863b8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   863bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   863c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   863c4:	d038      	beq.n	86438 <__aeabi_dmul+0xb4>
   863c6:	fba0 ce02 	umull	ip, lr, r0, r2
   863ca:	f04f 0500 	mov.w	r5, #0
   863ce:	fbe1 e502 	umlal	lr, r5, r1, r2
   863d2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   863d6:	fbe0 e503 	umlal	lr, r5, r0, r3
   863da:	f04f 0600 	mov.w	r6, #0
   863de:	fbe1 5603 	umlal	r5, r6, r1, r3
   863e2:	f09c 0f00 	teq	ip, #0
   863e6:	bf18      	it	ne
   863e8:	f04e 0e01 	orrne.w	lr, lr, #1
   863ec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   863f0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   863f4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   863f8:	d204      	bcs.n	86404 <__aeabi_dmul+0x80>
   863fa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   863fe:	416d      	adcs	r5, r5
   86400:	eb46 0606 	adc.w	r6, r6, r6
   86404:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   86408:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   8640c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   86410:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   86414:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   86418:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8641c:	bf88      	it	hi
   8641e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   86422:	d81e      	bhi.n	86462 <__aeabi_dmul+0xde>
   86424:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   86428:	bf08      	it	eq
   8642a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8642e:	f150 0000 	adcs.w	r0, r0, #0
   86432:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   86436:	bd70      	pop	{r4, r5, r6, pc}
   86438:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8643c:	ea46 0101 	orr.w	r1, r6, r1
   86440:	ea40 0002 	orr.w	r0, r0, r2
   86444:	ea81 0103 	eor.w	r1, r1, r3
   86448:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8644c:	bfc2      	ittt	gt
   8644e:	ebd4 050c 	rsbsgt	r5, r4, ip
   86452:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   86456:	bd70      	popgt	{r4, r5, r6, pc}
   86458:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8645c:	f04f 0e00 	mov.w	lr, #0
   86460:	3c01      	subs	r4, #1
   86462:	f300 80ab 	bgt.w	865bc <__aeabi_dmul+0x238>
   86466:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8646a:	bfde      	ittt	le
   8646c:	2000      	movle	r0, #0
   8646e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   86472:	bd70      	pople	{r4, r5, r6, pc}
   86474:	f1c4 0400 	rsb	r4, r4, #0
   86478:	3c20      	subs	r4, #32
   8647a:	da35      	bge.n	864e8 <__aeabi_dmul+0x164>
   8647c:	340c      	adds	r4, #12
   8647e:	dc1b      	bgt.n	864b8 <__aeabi_dmul+0x134>
   86480:	f104 0414 	add.w	r4, r4, #20
   86484:	f1c4 0520 	rsb	r5, r4, #32
   86488:	fa00 f305 	lsl.w	r3, r0, r5
   8648c:	fa20 f004 	lsr.w	r0, r0, r4
   86490:	fa01 f205 	lsl.w	r2, r1, r5
   86494:	ea40 0002 	orr.w	r0, r0, r2
   86498:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8649c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   864a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   864a4:	fa21 f604 	lsr.w	r6, r1, r4
   864a8:	eb42 0106 	adc.w	r1, r2, r6
   864ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   864b0:	bf08      	it	eq
   864b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   864b6:	bd70      	pop	{r4, r5, r6, pc}
   864b8:	f1c4 040c 	rsb	r4, r4, #12
   864bc:	f1c4 0520 	rsb	r5, r4, #32
   864c0:	fa00 f304 	lsl.w	r3, r0, r4
   864c4:	fa20 f005 	lsr.w	r0, r0, r5
   864c8:	fa01 f204 	lsl.w	r2, r1, r4
   864cc:	ea40 0002 	orr.w	r0, r0, r2
   864d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   864d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   864d8:	f141 0100 	adc.w	r1, r1, #0
   864dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   864e0:	bf08      	it	eq
   864e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   864e6:	bd70      	pop	{r4, r5, r6, pc}
   864e8:	f1c4 0520 	rsb	r5, r4, #32
   864ec:	fa00 f205 	lsl.w	r2, r0, r5
   864f0:	ea4e 0e02 	orr.w	lr, lr, r2
   864f4:	fa20 f304 	lsr.w	r3, r0, r4
   864f8:	fa01 f205 	lsl.w	r2, r1, r5
   864fc:	ea43 0302 	orr.w	r3, r3, r2
   86500:	fa21 f004 	lsr.w	r0, r1, r4
   86504:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86508:	fa21 f204 	lsr.w	r2, r1, r4
   8650c:	ea20 0002 	bic.w	r0, r0, r2
   86510:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   86514:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86518:	bf08      	it	eq
   8651a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8651e:	bd70      	pop	{r4, r5, r6, pc}
   86520:	f094 0f00 	teq	r4, #0
   86524:	d10f      	bne.n	86546 <__aeabi_dmul+0x1c2>
   86526:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8652a:	0040      	lsls	r0, r0, #1
   8652c:	eb41 0101 	adc.w	r1, r1, r1
   86530:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86534:	bf08      	it	eq
   86536:	3c01      	subeq	r4, #1
   86538:	d0f7      	beq.n	8652a <__aeabi_dmul+0x1a6>
   8653a:	ea41 0106 	orr.w	r1, r1, r6
   8653e:	f095 0f00 	teq	r5, #0
   86542:	bf18      	it	ne
   86544:	4770      	bxne	lr
   86546:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8654a:	0052      	lsls	r2, r2, #1
   8654c:	eb43 0303 	adc.w	r3, r3, r3
   86550:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   86554:	bf08      	it	eq
   86556:	3d01      	subeq	r5, #1
   86558:	d0f7      	beq.n	8654a <__aeabi_dmul+0x1c6>
   8655a:	ea43 0306 	orr.w	r3, r3, r6
   8655e:	4770      	bx	lr
   86560:	ea94 0f0c 	teq	r4, ip
   86564:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   86568:	bf18      	it	ne
   8656a:	ea95 0f0c 	teqne	r5, ip
   8656e:	d00c      	beq.n	8658a <__aeabi_dmul+0x206>
   86570:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86574:	bf18      	it	ne
   86576:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8657a:	d1d1      	bne.n	86520 <__aeabi_dmul+0x19c>
   8657c:	ea81 0103 	eor.w	r1, r1, r3
   86580:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86584:	f04f 0000 	mov.w	r0, #0
   86588:	bd70      	pop	{r4, r5, r6, pc}
   8658a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8658e:	bf06      	itte	eq
   86590:	4610      	moveq	r0, r2
   86592:	4619      	moveq	r1, r3
   86594:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86598:	d019      	beq.n	865ce <__aeabi_dmul+0x24a>
   8659a:	ea94 0f0c 	teq	r4, ip
   8659e:	d102      	bne.n	865a6 <__aeabi_dmul+0x222>
   865a0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   865a4:	d113      	bne.n	865ce <__aeabi_dmul+0x24a>
   865a6:	ea95 0f0c 	teq	r5, ip
   865aa:	d105      	bne.n	865b8 <__aeabi_dmul+0x234>
   865ac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   865b0:	bf1c      	itt	ne
   865b2:	4610      	movne	r0, r2
   865b4:	4619      	movne	r1, r3
   865b6:	d10a      	bne.n	865ce <__aeabi_dmul+0x24a>
   865b8:	ea81 0103 	eor.w	r1, r1, r3
   865bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   865c0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   865c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   865c8:	f04f 0000 	mov.w	r0, #0
   865cc:	bd70      	pop	{r4, r5, r6, pc}
   865ce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   865d2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   865d6:	bd70      	pop	{r4, r5, r6, pc}

000865d8 <__aeabi_ddiv>:
   865d8:	b570      	push	{r4, r5, r6, lr}
   865da:	f04f 0cff 	mov.w	ip, #255	; 0xff
   865de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   865e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   865e6:	bf1d      	ittte	ne
   865e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   865ec:	ea94 0f0c 	teqne	r4, ip
   865f0:	ea95 0f0c 	teqne	r5, ip
   865f4:	f000 f8a7 	bleq	86746 <__aeabi_ddiv+0x16e>
   865f8:	eba4 0405 	sub.w	r4, r4, r5
   865fc:	ea81 0e03 	eor.w	lr, r1, r3
   86600:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   86604:	ea4f 3101 	mov.w	r1, r1, lsl #12
   86608:	f000 8088 	beq.w	8671c <__aeabi_ddiv+0x144>
   8660c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   86610:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   86614:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   86618:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8661c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   86620:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   86624:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   86628:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8662c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   86630:	429d      	cmp	r5, r3
   86632:	bf08      	it	eq
   86634:	4296      	cmpeq	r6, r2
   86636:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8663a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8663e:	d202      	bcs.n	86646 <__aeabi_ddiv+0x6e>
   86640:	085b      	lsrs	r3, r3, #1
   86642:	ea4f 0232 	mov.w	r2, r2, rrx
   86646:	1ab6      	subs	r6, r6, r2
   86648:	eb65 0503 	sbc.w	r5, r5, r3
   8664c:	085b      	lsrs	r3, r3, #1
   8664e:	ea4f 0232 	mov.w	r2, r2, rrx
   86652:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   86656:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8665a:	ebb6 0e02 	subs.w	lr, r6, r2
   8665e:	eb75 0e03 	sbcs.w	lr, r5, r3
   86662:	bf22      	ittt	cs
   86664:	1ab6      	subcs	r6, r6, r2
   86666:	4675      	movcs	r5, lr
   86668:	ea40 000c 	orrcs.w	r0, r0, ip
   8666c:	085b      	lsrs	r3, r3, #1
   8666e:	ea4f 0232 	mov.w	r2, r2, rrx
   86672:	ebb6 0e02 	subs.w	lr, r6, r2
   86676:	eb75 0e03 	sbcs.w	lr, r5, r3
   8667a:	bf22      	ittt	cs
   8667c:	1ab6      	subcs	r6, r6, r2
   8667e:	4675      	movcs	r5, lr
   86680:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86684:	085b      	lsrs	r3, r3, #1
   86686:	ea4f 0232 	mov.w	r2, r2, rrx
   8668a:	ebb6 0e02 	subs.w	lr, r6, r2
   8668e:	eb75 0e03 	sbcs.w	lr, r5, r3
   86692:	bf22      	ittt	cs
   86694:	1ab6      	subcs	r6, r6, r2
   86696:	4675      	movcs	r5, lr
   86698:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8669c:	085b      	lsrs	r3, r3, #1
   8669e:	ea4f 0232 	mov.w	r2, r2, rrx
   866a2:	ebb6 0e02 	subs.w	lr, r6, r2
   866a6:	eb75 0e03 	sbcs.w	lr, r5, r3
   866aa:	bf22      	ittt	cs
   866ac:	1ab6      	subcs	r6, r6, r2
   866ae:	4675      	movcs	r5, lr
   866b0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   866b4:	ea55 0e06 	orrs.w	lr, r5, r6
   866b8:	d018      	beq.n	866ec <__aeabi_ddiv+0x114>
   866ba:	ea4f 1505 	mov.w	r5, r5, lsl #4
   866be:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   866c2:	ea4f 1606 	mov.w	r6, r6, lsl #4
   866c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   866ca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   866ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   866d2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   866d6:	d1c0      	bne.n	8665a <__aeabi_ddiv+0x82>
   866d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   866dc:	d10b      	bne.n	866f6 <__aeabi_ddiv+0x11e>
   866de:	ea41 0100 	orr.w	r1, r1, r0
   866e2:	f04f 0000 	mov.w	r0, #0
   866e6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   866ea:	e7b6      	b.n	8665a <__aeabi_ddiv+0x82>
   866ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   866f0:	bf04      	itt	eq
   866f2:	4301      	orreq	r1, r0
   866f4:	2000      	moveq	r0, #0
   866f6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   866fa:	bf88      	it	hi
   866fc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   86700:	f63f aeaf 	bhi.w	86462 <__aeabi_dmul+0xde>
   86704:	ebb5 0c03 	subs.w	ip, r5, r3
   86708:	bf04      	itt	eq
   8670a:	ebb6 0c02 	subseq.w	ip, r6, r2
   8670e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   86712:	f150 0000 	adcs.w	r0, r0, #0
   86716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8671a:	bd70      	pop	{r4, r5, r6, pc}
   8671c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   86720:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   86724:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   86728:	bfc2      	ittt	gt
   8672a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8672e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   86732:	bd70      	popgt	{r4, r5, r6, pc}
   86734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86738:	f04f 0e00 	mov.w	lr, #0
   8673c:	3c01      	subs	r4, #1
   8673e:	e690      	b.n	86462 <__aeabi_dmul+0xde>
   86740:	ea45 0e06 	orr.w	lr, r5, r6
   86744:	e68d      	b.n	86462 <__aeabi_dmul+0xde>
   86746:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8674a:	ea94 0f0c 	teq	r4, ip
   8674e:	bf08      	it	eq
   86750:	ea95 0f0c 	teqeq	r5, ip
   86754:	f43f af3b 	beq.w	865ce <__aeabi_dmul+0x24a>
   86758:	ea94 0f0c 	teq	r4, ip
   8675c:	d10a      	bne.n	86774 <__aeabi_ddiv+0x19c>
   8675e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86762:	f47f af34 	bne.w	865ce <__aeabi_dmul+0x24a>
   86766:	ea95 0f0c 	teq	r5, ip
   8676a:	f47f af25 	bne.w	865b8 <__aeabi_dmul+0x234>
   8676e:	4610      	mov	r0, r2
   86770:	4619      	mov	r1, r3
   86772:	e72c      	b.n	865ce <__aeabi_dmul+0x24a>
   86774:	ea95 0f0c 	teq	r5, ip
   86778:	d106      	bne.n	86788 <__aeabi_ddiv+0x1b0>
   8677a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8677e:	f43f aefd 	beq.w	8657c <__aeabi_dmul+0x1f8>
   86782:	4610      	mov	r0, r2
   86784:	4619      	mov	r1, r3
   86786:	e722      	b.n	865ce <__aeabi_dmul+0x24a>
   86788:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8678c:	bf18      	it	ne
   8678e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86792:	f47f aec5 	bne.w	86520 <__aeabi_dmul+0x19c>
   86796:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8679a:	f47f af0d 	bne.w	865b8 <__aeabi_dmul+0x234>
   8679e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   867a2:	f47f aeeb 	bne.w	8657c <__aeabi_dmul+0x1f8>
   867a6:	e712      	b.n	865ce <__aeabi_dmul+0x24a>

000867a8 <__gedf2>:
   867a8:	f04f 3cff 	mov.w	ip, #4294967295
   867ac:	e006      	b.n	867bc <__cmpdf2+0x4>
   867ae:	bf00      	nop

000867b0 <__ledf2>:
   867b0:	f04f 0c01 	mov.w	ip, #1
   867b4:	e002      	b.n	867bc <__cmpdf2+0x4>
   867b6:	bf00      	nop

000867b8 <__cmpdf2>:
   867b8:	f04f 0c01 	mov.w	ip, #1
   867bc:	f84d cd04 	str.w	ip, [sp, #-4]!
   867c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   867c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   867c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   867cc:	bf18      	it	ne
   867ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   867d2:	d01b      	beq.n	8680c <__cmpdf2+0x54>
   867d4:	b001      	add	sp, #4
   867d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   867da:	bf0c      	ite	eq
   867dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   867e0:	ea91 0f03 	teqne	r1, r3
   867e4:	bf02      	ittt	eq
   867e6:	ea90 0f02 	teqeq	r0, r2
   867ea:	2000      	moveq	r0, #0
   867ec:	4770      	bxeq	lr
   867ee:	f110 0f00 	cmn.w	r0, #0
   867f2:	ea91 0f03 	teq	r1, r3
   867f6:	bf58      	it	pl
   867f8:	4299      	cmppl	r1, r3
   867fa:	bf08      	it	eq
   867fc:	4290      	cmpeq	r0, r2
   867fe:	bf2c      	ite	cs
   86800:	17d8      	asrcs	r0, r3, #31
   86802:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   86806:	f040 0001 	orr.w	r0, r0, #1
   8680a:	4770      	bx	lr
   8680c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   86810:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   86814:	d102      	bne.n	8681c <__cmpdf2+0x64>
   86816:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8681a:	d107      	bne.n	8682c <__cmpdf2+0x74>
   8681c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   86820:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   86824:	d1d6      	bne.n	867d4 <__cmpdf2+0x1c>
   86826:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8682a:	d0d3      	beq.n	867d4 <__cmpdf2+0x1c>
   8682c:	f85d 0b04 	ldr.w	r0, [sp], #4
   86830:	4770      	bx	lr
   86832:	bf00      	nop

00086834 <__aeabi_cdrcmple>:
   86834:	4684      	mov	ip, r0
   86836:	4610      	mov	r0, r2
   86838:	4662      	mov	r2, ip
   8683a:	468c      	mov	ip, r1
   8683c:	4619      	mov	r1, r3
   8683e:	4663      	mov	r3, ip
   86840:	e000      	b.n	86844 <__aeabi_cdcmpeq>
   86842:	bf00      	nop

00086844 <__aeabi_cdcmpeq>:
   86844:	b501      	push	{r0, lr}
   86846:	f7ff ffb7 	bl	867b8 <__cmpdf2>
   8684a:	2800      	cmp	r0, #0
   8684c:	bf48      	it	mi
   8684e:	f110 0f00 	cmnmi.w	r0, #0
   86852:	bd01      	pop	{r0, pc}

00086854 <__aeabi_dcmpeq>:
   86854:	f84d ed08 	str.w	lr, [sp, #-8]!
   86858:	f7ff fff4 	bl	86844 <__aeabi_cdcmpeq>
   8685c:	bf0c      	ite	eq
   8685e:	2001      	moveq	r0, #1
   86860:	2000      	movne	r0, #0
   86862:	f85d fb08 	ldr.w	pc, [sp], #8
   86866:	bf00      	nop

00086868 <__aeabi_dcmplt>:
   86868:	f84d ed08 	str.w	lr, [sp, #-8]!
   8686c:	f7ff ffea 	bl	86844 <__aeabi_cdcmpeq>
   86870:	bf34      	ite	cc
   86872:	2001      	movcc	r0, #1
   86874:	2000      	movcs	r0, #0
   86876:	f85d fb08 	ldr.w	pc, [sp], #8
   8687a:	bf00      	nop

0008687c <__aeabi_dcmple>:
   8687c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86880:	f7ff ffe0 	bl	86844 <__aeabi_cdcmpeq>
   86884:	bf94      	ite	ls
   86886:	2001      	movls	r0, #1
   86888:	2000      	movhi	r0, #0
   8688a:	f85d fb08 	ldr.w	pc, [sp], #8
   8688e:	bf00      	nop

00086890 <__aeabi_dcmpge>:
   86890:	f84d ed08 	str.w	lr, [sp, #-8]!
   86894:	f7ff ffce 	bl	86834 <__aeabi_cdrcmple>
   86898:	bf94      	ite	ls
   8689a:	2001      	movls	r0, #1
   8689c:	2000      	movhi	r0, #0
   8689e:	f85d fb08 	ldr.w	pc, [sp], #8
   868a2:	bf00      	nop

000868a4 <__aeabi_dcmpgt>:
   868a4:	f84d ed08 	str.w	lr, [sp, #-8]!
   868a8:	f7ff ffc4 	bl	86834 <__aeabi_cdrcmple>
   868ac:	bf34      	ite	cc
   868ae:	2001      	movcc	r0, #1
   868b0:	2000      	movcs	r0, #0
   868b2:	f85d fb08 	ldr.w	pc, [sp], #8
   868b6:	bf00      	nop

000868b8 <__aeabi_d2iz>:
   868b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
   868bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   868c0:	d215      	bcs.n	868ee <__aeabi_d2iz+0x36>
   868c2:	d511      	bpl.n	868e8 <__aeabi_d2iz+0x30>
   868c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   868c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   868cc:	d912      	bls.n	868f4 <__aeabi_d2iz+0x3c>
   868ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   868d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   868d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   868da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   868de:	fa23 f002 	lsr.w	r0, r3, r2
   868e2:	bf18      	it	ne
   868e4:	4240      	negne	r0, r0
   868e6:	4770      	bx	lr
   868e8:	f04f 0000 	mov.w	r0, #0
   868ec:	4770      	bx	lr
   868ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   868f2:	d105      	bne.n	86900 <__aeabi_d2iz+0x48>
   868f4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   868f8:	bf08      	it	eq
   868fa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   868fe:	4770      	bx	lr
   86900:	f04f 0000 	mov.w	r0, #0
   86904:	4770      	bx	lr
   86906:	bf00      	nop

00086908 <__aeabi_frsub>:
   86908:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   8690c:	e002      	b.n	86914 <__addsf3>
   8690e:	bf00      	nop

00086910 <__aeabi_fsub>:
   86910:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00086914 <__addsf3>:
   86914:	0042      	lsls	r2, r0, #1
   86916:	bf1f      	itttt	ne
   86918:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   8691c:	ea92 0f03 	teqne	r2, r3
   86920:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   86924:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   86928:	d06a      	beq.n	86a00 <__addsf3+0xec>
   8692a:	ea4f 6212 	mov.w	r2, r2, lsr #24
   8692e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   86932:	bfc1      	itttt	gt
   86934:	18d2      	addgt	r2, r2, r3
   86936:	4041      	eorgt	r1, r0
   86938:	4048      	eorgt	r0, r1
   8693a:	4041      	eorgt	r1, r0
   8693c:	bfb8      	it	lt
   8693e:	425b      	neglt	r3, r3
   86940:	2b19      	cmp	r3, #25
   86942:	bf88      	it	hi
   86944:	4770      	bxhi	lr
   86946:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8694a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8694e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   86952:	bf18      	it	ne
   86954:	4240      	negne	r0, r0
   86956:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8695a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8695e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   86962:	bf18      	it	ne
   86964:	4249      	negne	r1, r1
   86966:	ea92 0f03 	teq	r2, r3
   8696a:	d03f      	beq.n	869ec <__addsf3+0xd8>
   8696c:	f1a2 0201 	sub.w	r2, r2, #1
   86970:	fa41 fc03 	asr.w	ip, r1, r3
   86974:	eb10 000c 	adds.w	r0, r0, ip
   86978:	f1c3 0320 	rsb	r3, r3, #32
   8697c:	fa01 f103 	lsl.w	r1, r1, r3
   86980:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   86984:	d502      	bpl.n	8698c <__addsf3+0x78>
   86986:	4249      	negs	r1, r1
   86988:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   8698c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   86990:	d313      	bcc.n	869ba <__addsf3+0xa6>
   86992:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   86996:	d306      	bcc.n	869a6 <__addsf3+0x92>
   86998:	0840      	lsrs	r0, r0, #1
   8699a:	ea4f 0131 	mov.w	r1, r1, rrx
   8699e:	f102 0201 	add.w	r2, r2, #1
   869a2:	2afe      	cmp	r2, #254	; 0xfe
   869a4:	d251      	bcs.n	86a4a <__addsf3+0x136>
   869a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   869aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   869ae:	bf08      	it	eq
   869b0:	f020 0001 	biceq.w	r0, r0, #1
   869b4:	ea40 0003 	orr.w	r0, r0, r3
   869b8:	4770      	bx	lr
   869ba:	0049      	lsls	r1, r1, #1
   869bc:	eb40 0000 	adc.w	r0, r0, r0
   869c0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   869c4:	f1a2 0201 	sub.w	r2, r2, #1
   869c8:	d1ed      	bne.n	869a6 <__addsf3+0x92>
   869ca:	fab0 fc80 	clz	ip, r0
   869ce:	f1ac 0c08 	sub.w	ip, ip, #8
   869d2:	ebb2 020c 	subs.w	r2, r2, ip
   869d6:	fa00 f00c 	lsl.w	r0, r0, ip
   869da:	bfaa      	itet	ge
   869dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   869e0:	4252      	neglt	r2, r2
   869e2:	4318      	orrge	r0, r3
   869e4:	bfbc      	itt	lt
   869e6:	40d0      	lsrlt	r0, r2
   869e8:	4318      	orrlt	r0, r3
   869ea:	4770      	bx	lr
   869ec:	f092 0f00 	teq	r2, #0
   869f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   869f4:	bf06      	itte	eq
   869f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   869fa:	3201      	addeq	r2, #1
   869fc:	3b01      	subne	r3, #1
   869fe:	e7b5      	b.n	8696c <__addsf3+0x58>
   86a00:	ea4f 0341 	mov.w	r3, r1, lsl #1
   86a04:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86a08:	bf18      	it	ne
   86a0a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   86a0e:	d021      	beq.n	86a54 <__addsf3+0x140>
   86a10:	ea92 0f03 	teq	r2, r3
   86a14:	d004      	beq.n	86a20 <__addsf3+0x10c>
   86a16:	f092 0f00 	teq	r2, #0
   86a1a:	bf08      	it	eq
   86a1c:	4608      	moveq	r0, r1
   86a1e:	4770      	bx	lr
   86a20:	ea90 0f01 	teq	r0, r1
   86a24:	bf1c      	itt	ne
   86a26:	2000      	movne	r0, #0
   86a28:	4770      	bxne	lr
   86a2a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   86a2e:	d104      	bne.n	86a3a <__addsf3+0x126>
   86a30:	0040      	lsls	r0, r0, #1
   86a32:	bf28      	it	cs
   86a34:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   86a38:	4770      	bx	lr
   86a3a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   86a3e:	bf3c      	itt	cc
   86a40:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   86a44:	4770      	bxcc	lr
   86a46:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   86a4a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   86a4e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86a52:	4770      	bx	lr
   86a54:	ea7f 6222 	mvns.w	r2, r2, asr #24
   86a58:	bf16      	itet	ne
   86a5a:	4608      	movne	r0, r1
   86a5c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   86a60:	4601      	movne	r1, r0
   86a62:	0242      	lsls	r2, r0, #9
   86a64:	bf06      	itte	eq
   86a66:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   86a6a:	ea90 0f01 	teqeq	r0, r1
   86a6e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   86a72:	4770      	bx	lr

00086a74 <__aeabi_ui2f>:
   86a74:	f04f 0300 	mov.w	r3, #0
   86a78:	e004      	b.n	86a84 <__aeabi_i2f+0x8>
   86a7a:	bf00      	nop

00086a7c <__aeabi_i2f>:
   86a7c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   86a80:	bf48      	it	mi
   86a82:	4240      	negmi	r0, r0
   86a84:	ea5f 0c00 	movs.w	ip, r0
   86a88:	bf08      	it	eq
   86a8a:	4770      	bxeq	lr
   86a8c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   86a90:	4601      	mov	r1, r0
   86a92:	f04f 0000 	mov.w	r0, #0
   86a96:	e01c      	b.n	86ad2 <__aeabi_l2f+0x2a>

00086a98 <__aeabi_ul2f>:
   86a98:	ea50 0201 	orrs.w	r2, r0, r1
   86a9c:	bf08      	it	eq
   86a9e:	4770      	bxeq	lr
   86aa0:	f04f 0300 	mov.w	r3, #0
   86aa4:	e00a      	b.n	86abc <__aeabi_l2f+0x14>
   86aa6:	bf00      	nop

00086aa8 <__aeabi_l2f>:
   86aa8:	ea50 0201 	orrs.w	r2, r0, r1
   86aac:	bf08      	it	eq
   86aae:	4770      	bxeq	lr
   86ab0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   86ab4:	d502      	bpl.n	86abc <__aeabi_l2f+0x14>
   86ab6:	4240      	negs	r0, r0
   86ab8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86abc:	ea5f 0c01 	movs.w	ip, r1
   86ac0:	bf02      	ittt	eq
   86ac2:	4684      	moveq	ip, r0
   86ac4:	4601      	moveq	r1, r0
   86ac6:	2000      	moveq	r0, #0
   86ac8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   86acc:	bf08      	it	eq
   86ace:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   86ad2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   86ad6:	fabc f28c 	clz	r2, ip
   86ada:	3a08      	subs	r2, #8
   86adc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   86ae0:	db10      	blt.n	86b04 <__aeabi_l2f+0x5c>
   86ae2:	fa01 fc02 	lsl.w	ip, r1, r2
   86ae6:	4463      	add	r3, ip
   86ae8:	fa00 fc02 	lsl.w	ip, r0, r2
   86aec:	f1c2 0220 	rsb	r2, r2, #32
   86af0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   86af4:	fa20 f202 	lsr.w	r2, r0, r2
   86af8:	eb43 0002 	adc.w	r0, r3, r2
   86afc:	bf08      	it	eq
   86afe:	f020 0001 	biceq.w	r0, r0, #1
   86b02:	4770      	bx	lr
   86b04:	f102 0220 	add.w	r2, r2, #32
   86b08:	fa01 fc02 	lsl.w	ip, r1, r2
   86b0c:	f1c2 0220 	rsb	r2, r2, #32
   86b10:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   86b14:	fa21 f202 	lsr.w	r2, r1, r2
   86b18:	eb43 0002 	adc.w	r0, r3, r2
   86b1c:	bf08      	it	eq
   86b1e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   86b22:	4770      	bx	lr

00086b24 <__aeabi_fmul>:
   86b24:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86b28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   86b2c:	bf1e      	ittt	ne
   86b2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   86b32:	ea92 0f0c 	teqne	r2, ip
   86b36:	ea93 0f0c 	teqne	r3, ip
   86b3a:	d06f      	beq.n	86c1c <__aeabi_fmul+0xf8>
   86b3c:	441a      	add	r2, r3
   86b3e:	ea80 0c01 	eor.w	ip, r0, r1
   86b42:	0240      	lsls	r0, r0, #9
   86b44:	bf18      	it	ne
   86b46:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   86b4a:	d01e      	beq.n	86b8a <__aeabi_fmul+0x66>
   86b4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   86b50:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   86b54:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   86b58:	fba0 3101 	umull	r3, r1, r0, r1
   86b5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   86b60:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   86b64:	bf3e      	ittt	cc
   86b66:	0049      	lslcc	r1, r1, #1
   86b68:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   86b6c:	005b      	lslcc	r3, r3, #1
   86b6e:	ea40 0001 	orr.w	r0, r0, r1
   86b72:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   86b76:	2afd      	cmp	r2, #253	; 0xfd
   86b78:	d81d      	bhi.n	86bb6 <__aeabi_fmul+0x92>
   86b7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   86b7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   86b82:	bf08      	it	eq
   86b84:	f020 0001 	biceq.w	r0, r0, #1
   86b88:	4770      	bx	lr
   86b8a:	f090 0f00 	teq	r0, #0
   86b8e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   86b92:	bf08      	it	eq
   86b94:	0249      	lsleq	r1, r1, #9
   86b96:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   86b9a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   86b9e:	3a7f      	subs	r2, #127	; 0x7f
   86ba0:	bfc2      	ittt	gt
   86ba2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   86ba6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   86baa:	4770      	bxgt	lr
   86bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86bb0:	f04f 0300 	mov.w	r3, #0
   86bb4:	3a01      	subs	r2, #1
   86bb6:	dc5d      	bgt.n	86c74 <__aeabi_fmul+0x150>
   86bb8:	f112 0f19 	cmn.w	r2, #25
   86bbc:	bfdc      	itt	le
   86bbe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   86bc2:	4770      	bxle	lr
   86bc4:	f1c2 0200 	rsb	r2, r2, #0
   86bc8:	0041      	lsls	r1, r0, #1
   86bca:	fa21 f102 	lsr.w	r1, r1, r2
   86bce:	f1c2 0220 	rsb	r2, r2, #32
   86bd2:	fa00 fc02 	lsl.w	ip, r0, r2
   86bd6:	ea5f 0031 	movs.w	r0, r1, rrx
   86bda:	f140 0000 	adc.w	r0, r0, #0
   86bde:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   86be2:	bf08      	it	eq
   86be4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   86be8:	4770      	bx	lr
   86bea:	f092 0f00 	teq	r2, #0
   86bee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   86bf2:	bf02      	ittt	eq
   86bf4:	0040      	lsleq	r0, r0, #1
   86bf6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   86bfa:	3a01      	subeq	r2, #1
   86bfc:	d0f9      	beq.n	86bf2 <__aeabi_fmul+0xce>
   86bfe:	ea40 000c 	orr.w	r0, r0, ip
   86c02:	f093 0f00 	teq	r3, #0
   86c06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   86c0a:	bf02      	ittt	eq
   86c0c:	0049      	lsleq	r1, r1, #1
   86c0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   86c12:	3b01      	subeq	r3, #1
   86c14:	d0f9      	beq.n	86c0a <__aeabi_fmul+0xe6>
   86c16:	ea41 010c 	orr.w	r1, r1, ip
   86c1a:	e78f      	b.n	86b3c <__aeabi_fmul+0x18>
   86c1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   86c20:	ea92 0f0c 	teq	r2, ip
   86c24:	bf18      	it	ne
   86c26:	ea93 0f0c 	teqne	r3, ip
   86c2a:	d00a      	beq.n	86c42 <__aeabi_fmul+0x11e>
   86c2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   86c30:	bf18      	it	ne
   86c32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   86c36:	d1d8      	bne.n	86bea <__aeabi_fmul+0xc6>
   86c38:	ea80 0001 	eor.w	r0, r0, r1
   86c3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   86c40:	4770      	bx	lr
   86c42:	f090 0f00 	teq	r0, #0
   86c46:	bf17      	itett	ne
   86c48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   86c4c:	4608      	moveq	r0, r1
   86c4e:	f091 0f00 	teqne	r1, #0
   86c52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   86c56:	d014      	beq.n	86c82 <__aeabi_fmul+0x15e>
   86c58:	ea92 0f0c 	teq	r2, ip
   86c5c:	d101      	bne.n	86c62 <__aeabi_fmul+0x13e>
   86c5e:	0242      	lsls	r2, r0, #9
   86c60:	d10f      	bne.n	86c82 <__aeabi_fmul+0x15e>
   86c62:	ea93 0f0c 	teq	r3, ip
   86c66:	d103      	bne.n	86c70 <__aeabi_fmul+0x14c>
   86c68:	024b      	lsls	r3, r1, #9
   86c6a:	bf18      	it	ne
   86c6c:	4608      	movne	r0, r1
   86c6e:	d108      	bne.n	86c82 <__aeabi_fmul+0x15e>
   86c70:	ea80 0001 	eor.w	r0, r0, r1
   86c74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   86c78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   86c7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86c80:	4770      	bx	lr
   86c82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   86c86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   86c8a:	4770      	bx	lr

00086c8c <__aeabi_fdiv>:
   86c8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86c90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   86c94:	bf1e      	ittt	ne
   86c96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   86c9a:	ea92 0f0c 	teqne	r2, ip
   86c9e:	ea93 0f0c 	teqne	r3, ip
   86ca2:	d069      	beq.n	86d78 <__aeabi_fdiv+0xec>
   86ca4:	eba2 0203 	sub.w	r2, r2, r3
   86ca8:	ea80 0c01 	eor.w	ip, r0, r1
   86cac:	0249      	lsls	r1, r1, #9
   86cae:	ea4f 2040 	mov.w	r0, r0, lsl #9
   86cb2:	d037      	beq.n	86d24 <__aeabi_fdiv+0x98>
   86cb4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   86cb8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   86cbc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   86cc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   86cc4:	428b      	cmp	r3, r1
   86cc6:	bf38      	it	cc
   86cc8:	005b      	lslcc	r3, r3, #1
   86cca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   86cce:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   86cd2:	428b      	cmp	r3, r1
   86cd4:	bf24      	itt	cs
   86cd6:	1a5b      	subcs	r3, r3, r1
   86cd8:	ea40 000c 	orrcs.w	r0, r0, ip
   86cdc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   86ce0:	bf24      	itt	cs
   86ce2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   86ce6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86cea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   86cee:	bf24      	itt	cs
   86cf0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   86cf4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   86cf8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   86cfc:	bf24      	itt	cs
   86cfe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   86d02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   86d06:	011b      	lsls	r3, r3, #4
   86d08:	bf18      	it	ne
   86d0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   86d0e:	d1e0      	bne.n	86cd2 <__aeabi_fdiv+0x46>
   86d10:	2afd      	cmp	r2, #253	; 0xfd
   86d12:	f63f af50 	bhi.w	86bb6 <__aeabi_fmul+0x92>
   86d16:	428b      	cmp	r3, r1
   86d18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   86d1c:	bf08      	it	eq
   86d1e:	f020 0001 	biceq.w	r0, r0, #1
   86d22:	4770      	bx	lr
   86d24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   86d28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   86d2c:	327f      	adds	r2, #127	; 0x7f
   86d2e:	bfc2      	ittt	gt
   86d30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   86d34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   86d38:	4770      	bxgt	lr
   86d3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86d3e:	f04f 0300 	mov.w	r3, #0
   86d42:	3a01      	subs	r2, #1
   86d44:	e737      	b.n	86bb6 <__aeabi_fmul+0x92>
   86d46:	f092 0f00 	teq	r2, #0
   86d4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   86d4e:	bf02      	ittt	eq
   86d50:	0040      	lsleq	r0, r0, #1
   86d52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   86d56:	3a01      	subeq	r2, #1
   86d58:	d0f9      	beq.n	86d4e <__aeabi_fdiv+0xc2>
   86d5a:	ea40 000c 	orr.w	r0, r0, ip
   86d5e:	f093 0f00 	teq	r3, #0
   86d62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   86d66:	bf02      	ittt	eq
   86d68:	0049      	lsleq	r1, r1, #1
   86d6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   86d6e:	3b01      	subeq	r3, #1
   86d70:	d0f9      	beq.n	86d66 <__aeabi_fdiv+0xda>
   86d72:	ea41 010c 	orr.w	r1, r1, ip
   86d76:	e795      	b.n	86ca4 <__aeabi_fdiv+0x18>
   86d78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   86d7c:	ea92 0f0c 	teq	r2, ip
   86d80:	d108      	bne.n	86d94 <__aeabi_fdiv+0x108>
   86d82:	0242      	lsls	r2, r0, #9
   86d84:	f47f af7d 	bne.w	86c82 <__aeabi_fmul+0x15e>
   86d88:	ea93 0f0c 	teq	r3, ip
   86d8c:	f47f af70 	bne.w	86c70 <__aeabi_fmul+0x14c>
   86d90:	4608      	mov	r0, r1
   86d92:	e776      	b.n	86c82 <__aeabi_fmul+0x15e>
   86d94:	ea93 0f0c 	teq	r3, ip
   86d98:	d104      	bne.n	86da4 <__aeabi_fdiv+0x118>
   86d9a:	024b      	lsls	r3, r1, #9
   86d9c:	f43f af4c 	beq.w	86c38 <__aeabi_fmul+0x114>
   86da0:	4608      	mov	r0, r1
   86da2:	e76e      	b.n	86c82 <__aeabi_fmul+0x15e>
   86da4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   86da8:	bf18      	it	ne
   86daa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   86dae:	d1ca      	bne.n	86d46 <__aeabi_fdiv+0xba>
   86db0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   86db4:	f47f af5c 	bne.w	86c70 <__aeabi_fmul+0x14c>
   86db8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   86dbc:	f47f af3c 	bne.w	86c38 <__aeabi_fmul+0x114>
   86dc0:	e75f      	b.n	86c82 <__aeabi_fmul+0x15e>
   86dc2:	bf00      	nop

00086dc4 <__gesf2>:
   86dc4:	f04f 3cff 	mov.w	ip, #4294967295
   86dc8:	e006      	b.n	86dd8 <__cmpsf2+0x4>
   86dca:	bf00      	nop

00086dcc <__lesf2>:
   86dcc:	f04f 0c01 	mov.w	ip, #1
   86dd0:	e002      	b.n	86dd8 <__cmpsf2+0x4>
   86dd2:	bf00      	nop

00086dd4 <__cmpsf2>:
   86dd4:	f04f 0c01 	mov.w	ip, #1
   86dd8:	f84d cd04 	str.w	ip, [sp, #-4]!
   86ddc:	ea4f 0240 	mov.w	r2, r0, lsl #1
   86de0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   86de4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86de8:	bf18      	it	ne
   86dea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   86dee:	d011      	beq.n	86e14 <__cmpsf2+0x40>
   86df0:	b001      	add	sp, #4
   86df2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   86df6:	bf18      	it	ne
   86df8:	ea90 0f01 	teqne	r0, r1
   86dfc:	bf58      	it	pl
   86dfe:	ebb2 0003 	subspl.w	r0, r2, r3
   86e02:	bf88      	it	hi
   86e04:	17c8      	asrhi	r0, r1, #31
   86e06:	bf38      	it	cc
   86e08:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   86e0c:	bf18      	it	ne
   86e0e:	f040 0001 	orrne.w	r0, r0, #1
   86e12:	4770      	bx	lr
   86e14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86e18:	d102      	bne.n	86e20 <__cmpsf2+0x4c>
   86e1a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   86e1e:	d105      	bne.n	86e2c <__cmpsf2+0x58>
   86e20:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   86e24:	d1e4      	bne.n	86df0 <__cmpsf2+0x1c>
   86e26:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   86e2a:	d0e1      	beq.n	86df0 <__cmpsf2+0x1c>
   86e2c:	f85d 0b04 	ldr.w	r0, [sp], #4
   86e30:	4770      	bx	lr
   86e32:	bf00      	nop

00086e34 <__aeabi_cfrcmple>:
   86e34:	4684      	mov	ip, r0
   86e36:	4608      	mov	r0, r1
   86e38:	4661      	mov	r1, ip
   86e3a:	e7ff      	b.n	86e3c <__aeabi_cfcmpeq>

00086e3c <__aeabi_cfcmpeq>:
   86e3c:	b50f      	push	{r0, r1, r2, r3, lr}
   86e3e:	f7ff ffc9 	bl	86dd4 <__cmpsf2>
   86e42:	2800      	cmp	r0, #0
   86e44:	bf48      	it	mi
   86e46:	f110 0f00 	cmnmi.w	r0, #0
   86e4a:	bd0f      	pop	{r0, r1, r2, r3, pc}

00086e4c <__aeabi_fcmpeq>:
   86e4c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86e50:	f7ff fff4 	bl	86e3c <__aeabi_cfcmpeq>
   86e54:	bf0c      	ite	eq
   86e56:	2001      	moveq	r0, #1
   86e58:	2000      	movne	r0, #0
   86e5a:	f85d fb08 	ldr.w	pc, [sp], #8
   86e5e:	bf00      	nop

00086e60 <__aeabi_fcmplt>:
   86e60:	f84d ed08 	str.w	lr, [sp, #-8]!
   86e64:	f7ff ffea 	bl	86e3c <__aeabi_cfcmpeq>
   86e68:	bf34      	ite	cc
   86e6a:	2001      	movcc	r0, #1
   86e6c:	2000      	movcs	r0, #0
   86e6e:	f85d fb08 	ldr.w	pc, [sp], #8
   86e72:	bf00      	nop

00086e74 <__aeabi_fcmple>:
   86e74:	f84d ed08 	str.w	lr, [sp, #-8]!
   86e78:	f7ff ffe0 	bl	86e3c <__aeabi_cfcmpeq>
   86e7c:	bf94      	ite	ls
   86e7e:	2001      	movls	r0, #1
   86e80:	2000      	movhi	r0, #0
   86e82:	f85d fb08 	ldr.w	pc, [sp], #8
   86e86:	bf00      	nop

00086e88 <__aeabi_fcmpge>:
   86e88:	f84d ed08 	str.w	lr, [sp, #-8]!
   86e8c:	f7ff ffd2 	bl	86e34 <__aeabi_cfrcmple>
   86e90:	bf94      	ite	ls
   86e92:	2001      	movls	r0, #1
   86e94:	2000      	movhi	r0, #0
   86e96:	f85d fb08 	ldr.w	pc, [sp], #8
   86e9a:	bf00      	nop

00086e9c <__aeabi_fcmpgt>:
   86e9c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86ea0:	f7ff ffc8 	bl	86e34 <__aeabi_cfrcmple>
   86ea4:	bf34      	ite	cc
   86ea6:	2001      	movcc	r0, #1
   86ea8:	2000      	movcs	r0, #0
   86eaa:	f85d fb08 	ldr.w	pc, [sp], #8
   86eae:	bf00      	nop

00086eb0 <__aeabi_f2iz>:
   86eb0:	ea4f 0240 	mov.w	r2, r0, lsl #1
   86eb4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   86eb8:	d30f      	bcc.n	86eda <__aeabi_f2iz+0x2a>
   86eba:	f04f 039e 	mov.w	r3, #158	; 0x9e
   86ebe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   86ec2:	d90d      	bls.n	86ee0 <__aeabi_f2iz+0x30>
   86ec4:	ea4f 2300 	mov.w	r3, r0, lsl #8
   86ec8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   86ecc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   86ed0:	fa23 f002 	lsr.w	r0, r3, r2
   86ed4:	bf18      	it	ne
   86ed6:	4240      	negne	r0, r0
   86ed8:	4770      	bx	lr
   86eda:	f04f 0000 	mov.w	r0, #0
   86ede:	4770      	bx	lr
   86ee0:	f112 0f61 	cmn.w	r2, #97	; 0x61
   86ee4:	d101      	bne.n	86eea <__aeabi_f2iz+0x3a>
   86ee6:	0242      	lsls	r2, r0, #9
   86ee8:	d105      	bne.n	86ef6 <__aeabi_f2iz+0x46>
   86eea:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   86eee:	bf08      	it	eq
   86ef0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   86ef4:	4770      	bx	lr
   86ef6:	f04f 0000 	mov.w	r0, #0
   86efa:	4770      	bx	lr

00086efc <__aeabi_f2uiz>:
   86efc:	0042      	lsls	r2, r0, #1
   86efe:	d20e      	bcs.n	86f1e <__aeabi_f2uiz+0x22>
   86f00:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   86f04:	d30b      	bcc.n	86f1e <__aeabi_f2uiz+0x22>
   86f06:	f04f 039e 	mov.w	r3, #158	; 0x9e
   86f0a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   86f0e:	d409      	bmi.n	86f24 <__aeabi_f2uiz+0x28>
   86f10:	ea4f 2300 	mov.w	r3, r0, lsl #8
   86f14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   86f18:	fa23 f002 	lsr.w	r0, r3, r2
   86f1c:	4770      	bx	lr
   86f1e:	f04f 0000 	mov.w	r0, #0
   86f22:	4770      	bx	lr
   86f24:	f112 0f61 	cmn.w	r2, #97	; 0x61
   86f28:	d101      	bne.n	86f2e <__aeabi_f2uiz+0x32>
   86f2a:	0242      	lsls	r2, r0, #9
   86f2c:	d102      	bne.n	86f34 <__aeabi_f2uiz+0x38>
   86f2e:	f04f 30ff 	mov.w	r0, #4294967295
   86f32:	4770      	bx	lr
   86f34:	f04f 0000 	mov.w	r0, #0
   86f38:	4770      	bx	lr
   86f3a:	bf00      	nop
   86f3c:	000a6425 	.word	0x000a6425
   86f40:	00000001 	.word	0x00000001
   86f44:	00000002 	.word	0x00000002
   86f48:	00000004 	.word	0x00000004
   86f4c:	00000008 	.word	0x00000008
   86f50:	00000010 	.word	0x00000010
   86f54:	00000020 	.word	0x00000020
   86f58:	00000040 	.word	0x00000040
   86f5c:	00000080 	.word	0x00000080
   86f60:	00000100 	.word	0x00000100
   86f64:	00000200 	.word	0x00000200
   86f68:	00000400 	.word	0x00000400
   86f6c:	09097325 	.word	0x09097325
   86f70:	25096325 	.word	0x25096325
   86f74:	75250975 	.word	0x75250975
   86f78:	0d752509 	.word	0x0d752509
   86f7c:	0000000a 	.word	0x0000000a
   86f80:	454c4449 	.word	0x454c4449
   86f84:	00000000 	.word	0x00000000
   86f88:	00000a0d 	.word	0x00000a0d
   86f8c:	20726d54 	.word	0x20726d54
   86f90:	00637653 	.word	0x00637653
   86f94:	6b736154 	.word	0x6b736154
   86f98:	76697244 	.word	0x76697244
   86f9c:	66654c65 	.word	0x66654c65
   86fa0:	67695274 	.word	0x67695274
   86fa4:	00007468 	.word	0x00007468
   86fa8:	6c696146 	.word	0x6c696146
   86fac:	74206465 	.word	0x74206465
   86fb0:	7263206f 	.word	0x7263206f
   86fb4:	65746165 	.word	0x65746165
   86fb8:	73615420 	.word	0x73615420
   86fbc:	6972446b 	.word	0x6972446b
   86fc0:	654c6576 	.word	0x654c6576
   86fc4:	69527466 	.word	0x69527466
   86fc8:	0a746867 	.word	0x0a746867
   86fcc:	00000000 	.word	0x00000000
   86fd0:	6b736154 	.word	0x6b736154
   86fd4:	76697244 	.word	0x76697244
   86fd8:	726f4665 	.word	0x726f4665
   86fdc:	64726177 	.word	0x64726177
   86fe0:	00000000 	.word	0x00000000
   86fe4:	6c696146 	.word	0x6c696146
   86fe8:	74206465 	.word	0x74206465
   86fec:	7263206f 	.word	0x7263206f
   86ff0:	65746165 	.word	0x65746165
   86ff4:	73615420 	.word	0x73615420
   86ff8:	6972446b 	.word	0x6972446b
   86ffc:	6f466576 	.word	0x6f466576
   87000:	72617772 	.word	0x72617772
   87004:	00000a64 	.word	0x00000a64
   87008:	6b736154 	.word	0x6b736154
   8700c:	006c6143 	.word	0x006c6143
   87010:	6c696146 	.word	0x6c696146
   87014:	74206465 	.word	0x74206465
   87018:	7263206f 	.word	0x7263206f
   8701c:	65746165 	.word	0x65746165
   87020:	73615420 	.word	0x73615420
   87024:	6c61436b 	.word	0x6c61436b
   87028:	616c7563 	.word	0x616c7563
   8702c:	654c6574 	.word	0x654c6574
   87030:	68577466 	.word	0x68577466
   87034:	0a6c6565 	.word	0x0a6c6565
   87038:	00000000 	.word	0x00000000
   8703c:	6b736154 	.word	0x6b736154
   87040:	72746c55 	.word	0x72746c55
   87044:	756a4c61 	.word	0x756a4c61
   87048:	00000064 	.word	0x00000064
   8704c:	00000043 	.word	0x00000043

00087050 <_global_impure_ptr>:
   87050:	20070150 2b302d23 6c680020 6665004c     P.. #-0+ .hlL.ef
   87060:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
   87070:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
   87080:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
   87090:	62613938 66656463 666e4900 74696e69     89abcdef.Infinit
   870a0:	614e0079 0000004e                       y.NaN...

000870a8 <__sf_fake_stdin>:
	...

000870c8 <__sf_fake_stdout>:
	...

000870e8 <__sf_fake_stderr>:
	...
   87108:	49534f50 002e0058                       POSIX...

00087110 <__mprec_tens>:
   87110:	00000000 3ff00000 00000000 40240000     .......?......$@
   87120:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   87130:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   87140:	00000000 412e8480 00000000 416312d0     .......A......cA
   87150:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   87160:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   87170:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   87180:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   87190:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   871a0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   871b0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   871c0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   871d0:	79d99db4 44ea7843                       ...yCx.D

000871d8 <__mprec_bigtens>:
   871d8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   871e8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   871f8:	7f73bf3c 75154fdd                       <.s..O.u

00087200 <p05.5281>:
   87200:	00000005 00000019 0000007d              ........}...

0008720c <_init>:
   8720c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8720e:	bf00      	nop
   87210:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87212:	bc08      	pop	{r3}
   87214:	469e      	mov	lr, r3
   87216:	4770      	bx	lr

00087218 <__init_array_start>:
   87218:	00080119 	.word	0x00080119

0008721c <_fini>:
   8721c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8721e:	bf00      	nop
   87220:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87222:	bc08      	pop	{r3}
   87224:	469e      	mov	lr, r3
   87226:	4770      	bx	lr

00087228 <__fini_array_start>:
   87228:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070140 	.word	0x20070140

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <omkretsHjul>:
2007012c:	3ee66666                                ff.>

20070130 <hzforcpu>:
20070130:	00280de8                                ..(.

20070134 <omkretsHjulRight>:
20070134:	3ee66666                                ff.>

20070138 <hzforcpuRight>:
20070138:	00280de8                                ..(.

2007013c <g_interrupt_enabled>:
2007013c:	00000001                                ....

20070140 <SystemCoreClock>:
20070140:	003d0900                                ..=.

20070144 <uxCriticalNesting>:
20070144:	aaaaaaaa                                ....

20070148 <xFreeBytesRemaining>:
20070148:	00008000                                ....

2007014c <xNextTaskUnblockTime>:
2007014c:	ffffffff                                ....

20070150 <impure_data>:
20070150:	00000000 000870a8 000870c8 000870e8     .....p...p...p..
	...
20070170:	0008704c 00000000 00000000 00000000     Lp..............
	...

200701b0 <_impure_ptr>:
200701b0:	20070150                                P.. 

200701b4 <lconv>:
200701b4:	0008710e 00087059 00087059 00087059     .q..Yp..Yp..Yp..
200701c4:	00087059 00087059 00087059 00087059     Yp..Yp..Yp..Yp..
200701d4:	00087059 00087059 ffffffff ffffffff     Yp..Yp..........
200701e4:	ffffffff 0000ffff                       ........
