{
  "module_name": "intel_combo_phy_regs.h",
  "hash_id": "dd13185d6bd7d23ee0033e0d2ef019044c68073ebf843d50607b01ff45ddc138",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_combo_phy_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_COMBO_PHY_REGS__\n#define __INTEL_COMBO_PHY_REGS__\n\n#include \"i915_reg_defs.h\"\n\n#define _ICL_COMBOPHY_A\t\t\t\t0x162000\n#define _ICL_COMBOPHY_B\t\t\t\t0x6C000\n#define _EHL_COMBOPHY_C\t\t\t\t0x160000\n#define _RKL_COMBOPHY_D\t\t\t\t0x161000\n#define _ADL_COMBOPHY_E\t\t\t\t0x16B000\n\n#define _ICL_COMBOPHY(phy)\t\t\t_PICK(phy, _ICL_COMBOPHY_A, \\\n\t\t\t\t\t\t      _ICL_COMBOPHY_B, \\\n\t\t\t\t\t\t      _EHL_COMBOPHY_C, \\\n\t\t\t\t\t\t      _RKL_COMBOPHY_D, \\\n\t\t\t\t\t\t      _ADL_COMBOPHY_E)\n\n \n#define _ICL_PORT_CL_DW(dw, phy)\t\t(_ICL_COMBOPHY(phy) + \\\n\t\t\t\t\t\t 4 * (dw))\n\n#define ICL_PORT_CL_DW5(phy)\t\t\t_MMIO(_ICL_PORT_CL_DW(5, phy))\n#define   CL_POWER_DOWN_ENABLE\t\t\t(1 << 4)\n#define   SUS_CLOCK_CONFIG\t\t\t(3 << 0)\n\n#define ICL_PORT_CL_DW10(phy)\t\t\t_MMIO(_ICL_PORT_CL_DW(10, phy))\n#define  PG_SEQ_DELAY_OVERRIDE_MASK\t\t(3 << 25)\n#define  PG_SEQ_DELAY_OVERRIDE_SHIFT\t\t25\n#define  PG_SEQ_DELAY_OVERRIDE_ENABLE\t\t(1 << 24)\n#define  PWR_UP_ALL_LANES\t\t\t(0x0 << 4)\n#define  PWR_DOWN_LN_3_2_1\t\t\t(0xe << 4)\n#define  PWR_DOWN_LN_3_2\t\t\t(0xc << 4)\n#define  PWR_DOWN_LN_3\t\t\t\t(0x8 << 4)\n#define  PWR_DOWN_LN_2_1_0\t\t\t(0x7 << 4)\n#define  PWR_DOWN_LN_1_0\t\t\t(0x3 << 4)\n#define  PWR_DOWN_LN_3_1\t\t\t(0xa << 4)\n#define  PWR_DOWN_LN_3_1_0\t\t\t(0xb << 4)\n#define  PWR_DOWN_LN_MASK\t\t\t(0xf << 4)\n#define  PWR_DOWN_LN_SHIFT\t\t\t4\n#define  EDP4K2K_MODE_OVRD_EN\t\t\t(1 << 3)\n#define  EDP4K2K_MODE_OVRD_OPTIMIZED\t\t(1 << 2)\n\n#define ICL_PORT_CL_DW12(phy)\t\t\t_MMIO(_ICL_PORT_CL_DW(12, phy))\n#define   ICL_LANE_ENABLE_AUX\t\t\t(1 << 0)\n\n \n#define _ICL_PORT_COMP\t\t\t\t0x100\n#define _ICL_PORT_COMP_DW(dw, phy)\t\t(_ICL_COMBOPHY(phy) + \\\n\t\t\t\t\t\t _ICL_PORT_COMP + 4 * (dw))\n\n#define ICL_PORT_COMP_DW0(phy)\t\t\t_MMIO(_ICL_PORT_COMP_DW(0, phy))\n#define   COMP_INIT\t\t\t\t(1 << 31)\n\n#define ICL_PORT_COMP_DW1(phy)\t\t\t_MMIO(_ICL_PORT_COMP_DW(1, phy))\n\n#define ICL_PORT_COMP_DW3(phy)\t\t\t_MMIO(_ICL_PORT_COMP_DW(3, phy))\n#define   PROCESS_INFO_DOT_0\t\t\t(0 << 26)\n#define   PROCESS_INFO_DOT_1\t\t\t(1 << 26)\n#define   PROCESS_INFO_DOT_4\t\t\t(2 << 26)\n#define   PROCESS_INFO_MASK\t\t\t(7 << 26)\n#define   PROCESS_INFO_SHIFT\t\t\t26\n#define   VOLTAGE_INFO_0_85V\t\t\t(0 << 24)\n#define   VOLTAGE_INFO_0_95V\t\t\t(1 << 24)\n#define   VOLTAGE_INFO_1_05V\t\t\t(2 << 24)\n#define   VOLTAGE_INFO_MASK\t\t\t(3 << 24)\n#define   VOLTAGE_INFO_SHIFT\t\t\t24\n\n#define ICL_PORT_COMP_DW8(phy)\t\t\t_MMIO(_ICL_PORT_COMP_DW(8, phy))\n#define   IREFGEN\t\t\t\t(1 << 24)\n\n#define ICL_PORT_COMP_DW9(phy)\t\t\t_MMIO(_ICL_PORT_COMP_DW(9, phy))\n\n#define ICL_PORT_COMP_DW10(phy)\t\t\t_MMIO(_ICL_PORT_COMP_DW(10, phy))\n\n \n#define _ICL_PORT_PCS_AUX\t\t\t0x300\n#define _ICL_PORT_PCS_GRP\t\t\t0x600\n#define _ICL_PORT_PCS_LN(ln)\t\t\t(0x800 + (ln) * 0x100)\n#define _ICL_PORT_PCS_DW_AUX(dw, phy)\t\t(_ICL_COMBOPHY(phy) + \\\n\t\t\t\t\t\t _ICL_PORT_PCS_AUX + 4 * (dw))\n#define _ICL_PORT_PCS_DW_GRP(dw, phy)\t\t(_ICL_COMBOPHY(phy) + \\\n\t\t\t\t\t\t _ICL_PORT_PCS_GRP + 4 * (dw))\n#define _ICL_PORT_PCS_DW_LN(dw, ln, phy)\t (_ICL_COMBOPHY(phy) + \\\n\t\t\t\t\t\t  _ICL_PORT_PCS_LN(ln) + 4 * (dw))\n#define ICL_PORT_PCS_DW1_AUX(phy)\t\t_MMIO(_ICL_PORT_PCS_DW_AUX(1, phy))\n#define ICL_PORT_PCS_DW1_GRP(phy)\t\t_MMIO(_ICL_PORT_PCS_DW_GRP(1, phy))\n#define ICL_PORT_PCS_DW1_LN(ln, phy)\t\t_MMIO(_ICL_PORT_PCS_DW_LN(1, ln, phy))\n#define   DCC_MODE_SELECT_MASK\t\t\tREG_GENMASK(21, 20)\n#define   RUN_DCC_ONCE\t\t\t\tREG_FIELD_PREP(DCC_MODE_SELECT_MASK, 0)\n#define   COMMON_KEEPER_EN\t\t\t(1 << 26)\n#define   LATENCY_OPTIM_MASK\t\t\t(0x3 << 2)\n#define   LATENCY_OPTIM_VAL(x)\t\t\t((x) << 2)\n\n \n#define _ICL_PORT_TX_AUX\t\t\t0x380\n#define _ICL_PORT_TX_GRP\t\t\t0x680\n#define _ICL_PORT_TX_LN(ln)\t\t\t(0x880 + (ln) * 0x100)\n\n#define _ICL_PORT_TX_DW_AUX(dw, phy)\t\t(_ICL_COMBOPHY(phy) + \\\n\t\t\t\t\t\t _ICL_PORT_TX_AUX + 4 * (dw))\n#define _ICL_PORT_TX_DW_GRP(dw, phy)\t\t(_ICL_COMBOPHY(phy) + \\\n\t\t\t\t\t\t _ICL_PORT_TX_GRP + 4 * (dw))\n#define _ICL_PORT_TX_DW_LN(dw, ln, phy) \t(_ICL_COMBOPHY(phy) + \\\n\t\t\t\t\t\t  _ICL_PORT_TX_LN(ln) + 4 * (dw))\n\n#define ICL_PORT_TX_DW2_AUX(phy)\t\t_MMIO(_ICL_PORT_TX_DW_AUX(2, phy))\n#define ICL_PORT_TX_DW2_GRP(phy)\t\t_MMIO(_ICL_PORT_TX_DW_GRP(2, phy))\n#define ICL_PORT_TX_DW2_LN(ln, phy)\t\t_MMIO(_ICL_PORT_TX_DW_LN(2, ln, phy))\n#define   SWING_SEL_UPPER(x)\t\t\t(((x) >> 3) << 15)\n#define   SWING_SEL_UPPER_MASK\t\t\t(1 << 15)\n#define   SWING_SEL_LOWER(x)\t\t\t(((x) & 0x7) << 11)\n#define   SWING_SEL_LOWER_MASK\t\t\t(0x7 << 11)\n#define   FRC_LATENCY_OPTIM_MASK\t\t(0x7 << 8)\n#define   FRC_LATENCY_OPTIM_VAL(x)\t\t((x) << 8)\n#define   RCOMP_SCALAR(x)\t\t\t((x) << 0)\n#define   RCOMP_SCALAR_MASK\t\t\t(0xFF << 0)\n\n#define ICL_PORT_TX_DW4_AUX(phy)\t\t_MMIO(_ICL_PORT_TX_DW_AUX(4, phy))\n#define ICL_PORT_TX_DW4_GRP(phy)\t\t_MMIO(_ICL_PORT_TX_DW_GRP(4, phy))\n#define ICL_PORT_TX_DW4_LN(ln, phy)\t\t_MMIO(_ICL_PORT_TX_DW_LN(4, ln, phy))\n#define   LOADGEN_SELECT\t\t\t(1 << 31)\n#define   POST_CURSOR_1(x)\t\t\t((x) << 12)\n#define   POST_CURSOR_1_MASK\t\t\t(0x3F << 12)\n#define   POST_CURSOR_2(x)\t\t\t((x) << 6)\n#define   POST_CURSOR_2_MASK\t\t\t(0x3F << 6)\n#define   CURSOR_COEFF(x)\t\t\t((x) << 0)\n#define   CURSOR_COEFF_MASK\t\t\t(0x3F << 0)\n\n#define ICL_PORT_TX_DW5_AUX(phy)\t\t_MMIO(_ICL_PORT_TX_DW_AUX(5, phy))\n#define ICL_PORT_TX_DW5_GRP(phy)\t\t_MMIO(_ICL_PORT_TX_DW_GRP(5, phy))\n#define ICL_PORT_TX_DW5_LN(ln, phy)\t\t_MMIO(_ICL_PORT_TX_DW_LN(5, ln, phy))\n#define   TX_TRAINING_EN\t\t\t(1 << 31)\n#define   TAP2_DISABLE\t\t\t\t(1 << 30)\n#define   TAP3_DISABLE\t\t\t\t(1 << 29)\n#define   SCALING_MODE_SEL(x)\t\t\t((x) << 18)\n#define   SCALING_MODE_SEL_MASK\t\t\t(0x7 << 18)\n#define   RTERM_SELECT(x)\t\t\t((x) << 3)\n#define   RTERM_SELECT_MASK\t\t\t(0x7 << 3)\n\n#define ICL_PORT_TX_DW7_AUX(phy)\t\t_MMIO(_ICL_PORT_TX_DW_AUX(7, phy))\n#define ICL_PORT_TX_DW7_GRP(phy)\t\t_MMIO(_ICL_PORT_TX_DW_GRP(7, phy))\n#define ICL_PORT_TX_DW7_LN(ln, phy)\t\t_MMIO(_ICL_PORT_TX_DW_LN(7, ln, phy))\n#define   N_SCALAR(x)\t\t\t\t((x) << 24)\n#define   N_SCALAR_MASK\t\t\t\t(0x7F << 24)\n\n#define ICL_PORT_TX_DW8_AUX(phy)\t\t_MMIO(_ICL_PORT_TX_DW_AUX(8, phy))\n#define ICL_PORT_TX_DW8_GRP(phy)\t\t_MMIO(_ICL_PORT_TX_DW_GRP(8, phy))\n#define ICL_PORT_TX_DW8_LN(ln, phy)\t\t_MMIO(_ICL_PORT_TX_DW_LN(8, ln, phy))\n#define   ICL_PORT_TX_DW8_ODCC_CLK_SEL\t\tREG_BIT(31)\n#define   ICL_PORT_TX_DW8_ODCC_CLK_DIV_SEL_MASK\tREG_GENMASK(30, 29)\n#define   ICL_PORT_TX_DW8_ODCC_CLK_DIV_SEL_DIV2\tREG_FIELD_PREP(ICL_PORT_TX_DW8_ODCC_CLK_DIV_SEL_MASK, 0x1)\n\n#define _ICL_DPHY_CHKN_REG\t\t\t0x194\n#define ICL_DPHY_CHKN(port)\t\t\t_MMIO(_ICL_COMBOPHY(port) + _ICL_DPHY_CHKN_REG)\n#define   ICL_DPHY_CHKN_AFE_OVER_PPI_STRAP\tREG_BIT(7)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}