

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Thu Nov 29 14:33:23 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        start_prj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|     33|      0|   565|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   133|
|Register         |        -|      -|    971|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|     33|    971|   698|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     82|      6|     8|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_212_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_2_fu_248_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_3_fu_254_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_4_fu_260_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_5_fu_309_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_6_fu_315_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_7_fu_321_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_8_fu_353_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_9_fu_358_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp_6_fu_206_p2    |     *    |      3|  0|  21|          32|          32|
    |tmp_6_s_fu_364_p2  |     *    |      3|  0|  21|          32|          32|
    |tmp1_fu_266_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_274_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_270_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_387_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_383_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_370_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp7_fu_378_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_374_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_392_p2      |     +    |      0|  0|  32|          32|          32|
    |y                  |     +    |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |     33|  0| 565|         672|         672|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  53|         12|    1|         12|
    |c_address0  |  38|          7|    4|         28|
    |c_address1  |  33|          6|    4|         24|
    |reg_179     |   9|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       | 133|         27|   41|        128|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  11|   0|   11|          0|
    |c_load_8_reg_477  |  32|   0|   32|          0|
    |reg_179           |  32|   0|   32|          0|
    |reg_184           |  32|   0|   32|          0|
    |reg_188           |  32|   0|   32|          0|
    |shift_reg_0       |  32|   0|   32|          0|
    |shift_reg_1       |  32|   0|   32|          0|
    |shift_reg_2       |  32|   0|   32|          0|
    |shift_reg_3       |  32|   0|   32|          0|
    |shift_reg_4       |  32|   0|   32|          0|
    |shift_reg_5       |  32|   0|   32|          0|
    |shift_reg_6       |  32|   0|   32|          0|
    |shift_reg_7       |  32|   0|   32|          0|
    |shift_reg_8       |  32|   0|   32|          0|
    |shift_reg_9       |  32|   0|   32|          0|
    |tmp1_reg_472      |  32|   0|   32|          0|
    |tmp2_reg_492      |  32|   0|   32|          0|
    |tmp4_reg_537      |  32|   0|   32|          0|
    |tmp6_reg_527      |  32|   0|   32|          0|
    |tmp7_reg_532      |  32|   0|   32|          0|
    |tmp_6_1_reg_432   |  32|   0|   32|          0|
    |tmp_6_2_reg_447   |  32|   0|   32|          0|
    |tmp_6_3_reg_452   |  32|   0|   32|          0|
    |tmp_6_4_reg_457   |  32|   0|   32|          0|
    |tmp_6_5_reg_497   |  32|   0|   32|          0|
    |tmp_6_6_reg_502   |  32|   0|   32|          0|
    |tmp_6_7_reg_507   |  32|   0|   32|          0|
    |tmp_6_8_reg_512   |  32|   0|   32|          0|
    |tmp_6_9_reg_517   |  32|   0|   32|          0|
    |tmp_6_reg_427     |  32|   0|   32|          0|
    |tmp_6_s_reg_522   |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 971|   0|  971|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|c_address1  | out |    4|  ap_memory |       c      |     array    |
|c_ce1       | out |    1|  ap_memory |       c      |     array    |
|c_q1        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [11 x i32]* %c, i64 0, i64 10" [fir.c:81]   --->   Operation 12 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:81]   --->   Operation 13 'load' 'c_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 14 [1/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:81]   --->   Operation 14 'load' 'c_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [11 x i32]* %c, i64 0, i64 9" [fir.c:81]   --->   Operation 15 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.15ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [fir.c:81]   --->   Operation 16 'load' 'c_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [11 x i32]* %c, i64 0, i64 8" [fir.c:81]   --->   Operation 17 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.15ns)   --->   "%c_load_2 = load i32* %c_addr_2, align 4" [fir.c:81]   --->   Operation 18 'load' 'c_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 19 [1/2] (2.15ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [fir.c:81]   --->   Operation 19 'load' 'c_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 20 [1/2] (2.15ns)   --->   "%c_load_2 = load i32* %c_addr_2, align 4" [fir.c:81]   --->   Operation 20 'load' 'c_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr [11 x i32]* %c, i64 0, i64 7" [fir.c:81]   --->   Operation 21 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (2.15ns)   --->   "%c_load_3 = load i32* %c_addr_3, align 4" [fir.c:81]   --->   Operation 22 'load' 'c_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr [11 x i32]* %c, i64 0, i64 6" [fir.c:81]   --->   Operation 23 'getelementptr' 'c_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.15ns)   --->   "%c_load_4 = load i32* %c_addr_4, align 4" [fir.c:81]   --->   Operation 24 'load' 'c_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32* @shift_reg_9, align 4" [fir.c:72]   --->   Operation 25 'load' 'shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32* @shift_reg_8, align 16" [fir.c:72]   --->   Operation 26 'load' 'shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %shift_reg_8_load, i32* @shift_reg_9, align 4" [fir.c:72]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (8.47ns)   --->   "%tmp_6 = mul nsw i32 %shift_reg_9_load, %c_load" [fir.c:81]   --->   Operation 28 'mul' 'tmp_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (8.47ns)   --->   "%tmp_6_1 = mul nsw i32 %shift_reg_8_load, %c_load_1" [fir.c:81]   --->   Operation 29 'mul' 'tmp_6_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/2] (2.15ns)   --->   "%c_load_3 = load i32* %c_addr_3, align 4" [fir.c:81]   --->   Operation 30 'load' 'c_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 31 [1/2] (2.15ns)   --->   "%c_load_4 = load i32* %c_addr_4, align 4" [fir.c:81]   --->   Operation 31 'load' 'c_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr [11 x i32]* %c, i64 0, i64 5" [fir.c:81]   --->   Operation 32 'getelementptr' 'c_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (2.15ns)   --->   "%c_load_5 = load i32* %c_addr_5, align 4" [fir.c:81]   --->   Operation 33 'load' 'c_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr [11 x i32]* %c, i64 0, i64 4" [fir.c:81]   --->   Operation 34 'getelementptr' 'c_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.15ns)   --->   "%c_load_6 = load i32* %c_addr_6, align 4" [fir.c:81]   --->   Operation 35 'load' 'c_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32* @shift_reg_7, align 4" [fir.c:72]   --->   Operation 36 'load' 'shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "store i32 %shift_reg_7_load, i32* @shift_reg_8, align 16" [fir.c:72]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32* @shift_reg_6, align 8" [fir.c:72]   --->   Operation 38 'load' 'shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %shift_reg_6_load, i32* @shift_reg_7, align 4" [fir.c:72]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32* @shift_reg_5, align 4" [fir.c:72]   --->   Operation 40 'load' 'shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %shift_reg_5_load, i32* @shift_reg_6, align 8" [fir.c:72]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (8.47ns)   --->   "%tmp_6_2 = mul nsw i32 %shift_reg_7_load, %c_load_2" [fir.c:81]   --->   Operation 42 'mul' 'tmp_6_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (8.47ns)   --->   "%tmp_6_3 = mul nsw i32 %shift_reg_6_load, %c_load_3" [fir.c:81]   --->   Operation 43 'mul' 'tmp_6_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (8.47ns)   --->   "%tmp_6_4 = mul nsw i32 %shift_reg_5_load, %c_load_4" [fir.c:81]   --->   Operation 44 'mul' 'tmp_6_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/2] (2.15ns)   --->   "%c_load_5 = load i32* %c_addr_5, align 4" [fir.c:81]   --->   Operation 45 'load' 'c_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 46 [1/2] (2.15ns)   --->   "%c_load_6 = load i32* %c_addr_6, align 4" [fir.c:81]   --->   Operation 46 'load' 'c_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr [11 x i32]* %c, i64 0, i64 3" [fir.c:81]   --->   Operation 47 'getelementptr' 'c_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (2.15ns)   --->   "%c_load_7 = load i32* %c_addr_7, align 4" [fir.c:81]   --->   Operation 48 'load' 'c_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr [11 x i32]* %c, i64 0, i64 2" [fir.c:81]   --->   Operation 49 'getelementptr' 'c_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.15ns)   --->   "%c_load_8 = load i32* %c_addr_8, align 4" [fir.c:81]   --->   Operation 50 'load' 'c_load_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 51 [1/1] (2.70ns)   --->   "%tmp1 = add i32 %tmp_6, %tmp_6_1" [fir.c:81]   --->   Operation 51 'add' 'tmp1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 52 [1/2] (2.15ns)   --->   "%c_load_7 = load i32* %c_addr_7, align 4" [fir.c:81]   --->   Operation 52 'load' 'c_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 53 [1/2] (2.15ns)   --->   "%c_load_8 = load i32* %c_addr_8, align 4" [fir.c:81]   --->   Operation 53 'load' 'c_load_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr [11 x i32]* %c, i64 0, i64 1" [fir.c:81]   --->   Operation 54 'getelementptr' 'c_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (2.15ns)   --->   "%c_load_9 = load i32* %c_addr_9, align 4" [fir.c:81]   --->   Operation 55 'load' 'c_load_9' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr [11 x i32]* %c, i64 0, i64 0" [fir.c:81]   --->   Operation 56 'getelementptr' 'c_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.15ns)   --->   "%c_load_10 = load i32* %c_addr_10, align 4" [fir.c:81]   --->   Operation 57 'load' 'c_load_10' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_6_3, %tmp_6_4" [fir.c:81]   --->   Operation 58 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %tmp_6_2" [fir.c:81]   --->   Operation 59 'add' 'tmp2' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.47>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32* @shift_reg_4, align 16" [fir.c:72]   --->   Operation 60 'load' 'shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %shift_reg_4_load, i32* @shift_reg_5, align 4" [fir.c:72]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32* @shift_reg_3, align 4" [fir.c:72]   --->   Operation 62 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %shift_reg_3_load, i32* @shift_reg_4, align 16" [fir.c:72]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32* @shift_reg_2, align 8" [fir.c:72]   --->   Operation 64 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %shift_reg_2_load, i32* @shift_reg_3, align 4" [fir.c:72]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (8.47ns)   --->   "%tmp_6_5 = mul nsw i32 %shift_reg_4_load, %c_load_5" [fir.c:81]   --->   Operation 66 'mul' 'tmp_6_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (8.47ns)   --->   "%tmp_6_6 = mul nsw i32 %shift_reg_3_load, %c_load_6" [fir.c:81]   --->   Operation 67 'mul' 'tmp_6_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (8.47ns)   --->   "%tmp_6_7 = mul nsw i32 %shift_reg_2_load, %c_load_7" [fir.c:81]   --->   Operation 68 'mul' 'tmp_6_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/2] (2.15ns)   --->   "%c_load_9 = load i32* %c_addr_9, align 4" [fir.c:81]   --->   Operation 69 'load' 'c_load_9' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 70 [1/2] (2.15ns)   --->   "%c_load_10 = load i32* %c_addr_10, align 4" [fir.c:81]   --->   Operation 70 'load' 'c_load_10' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 8 <SV = 7> <Delay = 8.47>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind"   --->   Operation 71 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32* @shift_reg_1, align 4" [fir.c:72]   --->   Operation 72 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_load, i32* @shift_reg_2, align 8" [fir.c:72]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32* @shift_reg_0, align 16" [fir.c:72]   --->   Operation 74 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %shift_reg_0_load, i32* @shift_reg_1, align 4" [fir.c:72]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %x_read, i32* @shift_reg_0, align 16" [fir.c:74]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (8.47ns)   --->   "%tmp_6_8 = mul nsw i32 %shift_reg_1_load, %c_load_8" [fir.c:81]   --->   Operation 77 'mul' 'tmp_6_8' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (8.47ns)   --->   "%tmp_6_9 = mul nsw i32 %shift_reg_0_load, %c_load_9" [fir.c:81]   --->   Operation 78 'mul' 'tmp_6_9' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (8.47ns)   --->   "%tmp_6_s = mul nsw i32 %c_load_10, %x_read" [fir.c:81]   --->   Operation 79 'mul' 'tmp_6_s' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (2.70ns)   --->   "%tmp6 = add i32 %tmp_6_6, %tmp_6_7" [fir.c:81]   --->   Operation 80 'add' 'tmp6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp_6_9, %tmp_6_s" [fir.c:81]   --->   Operation 81 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 82 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %tmp8, %tmp_6_8" [fir.c:81]   --->   Operation 82 'add' 'tmp7' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp_6_5" [fir.c:81]   --->   Operation 83 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 84 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp7, %tmp5" [fir.c:81]   --->   Operation 84 'add' 'tmp4' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 88 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [fir.c:81]   --->   Operation 89 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 90 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%acc_1_s = add nsw i32 %tmp4, %tmp" [fir.c:81]   --->   Operation 90 'add' 'acc_1_s' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_1_s) nounwind" [fir.c:83]   --->   Operation 91 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [fir.c:84]   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_addr           (getelementptr) [ 001000000000]
c_load           (load         ) [ 000110000000]
c_addr_1         (getelementptr) [ 000100000000]
c_addr_2         (getelementptr) [ 000100000000]
c_load_1         (load         ) [ 000010000000]
c_load_2         (load         ) [ 000011000000]
c_addr_3         (getelementptr) [ 000010000000]
c_addr_4         (getelementptr) [ 000010000000]
shift_reg_9_load (load         ) [ 000000000000]
shift_reg_8_load (load         ) [ 000000000000]
StgValue_27      (store        ) [ 000000000000]
tmp_6            (mul          ) [ 000001000000]
tmp_6_1          (mul          ) [ 000001000000]
c_load_3         (load         ) [ 000001000000]
c_load_4         (load         ) [ 000001000000]
c_addr_5         (getelementptr) [ 000001000000]
c_addr_6         (getelementptr) [ 000001000000]
shift_reg_7_load (load         ) [ 000000000000]
StgValue_37      (store        ) [ 000000000000]
shift_reg_6_load (load         ) [ 000000000000]
StgValue_39      (store        ) [ 000000000000]
shift_reg_5_load (load         ) [ 000000000000]
StgValue_41      (store        ) [ 000000000000]
tmp_6_2          (mul          ) [ 000000100000]
tmp_6_3          (mul          ) [ 000000100000]
tmp_6_4          (mul          ) [ 000000100000]
c_load_5         (load         ) [ 000000110000]
c_load_6         (load         ) [ 000000110000]
c_addr_7         (getelementptr) [ 000000100000]
c_addr_8         (getelementptr) [ 000000100000]
tmp1             (add          ) [ 000000111111]
c_load_7         (load         ) [ 000000010000]
c_load_8         (load         ) [ 000000011000]
c_addr_9         (getelementptr) [ 000000010000]
c_addr_10        (getelementptr) [ 000000010000]
tmp3             (add          ) [ 000000000000]
tmp2             (add          ) [ 000000011111]
shift_reg_4_load (load         ) [ 000000000000]
StgValue_61      (store        ) [ 000000000000]
shift_reg_3_load (load         ) [ 000000000000]
StgValue_63      (store        ) [ 000000000000]
shift_reg_2_load (load         ) [ 000000000000]
StgValue_65      (store        ) [ 000000000000]
tmp_6_5          (mul          ) [ 000000001110]
tmp_6_6          (mul          ) [ 000000001000]
tmp_6_7          (mul          ) [ 000000001000]
c_load_9         (load         ) [ 000000001000]
c_load_10        (load         ) [ 000000001000]
x_read           (read         ) [ 000000000000]
shift_reg_1_load (load         ) [ 000000000000]
StgValue_73      (store        ) [ 000000000000]
shift_reg_0_load (load         ) [ 000000000000]
StgValue_75      (store        ) [ 000000000000]
StgValue_76      (store        ) [ 000000000000]
tmp_6_8          (mul          ) [ 000000000100]
tmp_6_9          (mul          ) [ 000000000100]
tmp_6_s          (mul          ) [ 000000000100]
tmp6             (add          ) [ 000000000110]
tmp8             (add          ) [ 000000000000]
tmp7             (add          ) [ 000000000010]
tmp5             (add          ) [ 000000000000]
tmp4             (add          ) [ 000000000001]
StgValue_85      (specbitsmap  ) [ 000000000000]
StgValue_86      (specbitsmap  ) [ 000000000000]
StgValue_87      (specbitsmap  ) [ 000000000000]
StgValue_88      (spectopmodule) [ 000000000000]
tmp              (add          ) [ 000000000000]
acc_1_s          (add          ) [ 000000000000]
StgValue_91      (write        ) [ 000000000000]
StgValue_92      (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="x_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/8 "/>
</bind>
</comp>

<comp id="64" class="1004" name="StgValue_91_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_91/11 "/>
</bind>
</comp>

<comp id="71" class="1004" name="c_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="1"/>
<pin id="105" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 c_load_1/2 c_load_2/2 c_load_3/3 c_load_4/3 c_load_5/4 c_load_6/4 c_load_7/5 c_load_8/5 c_load_9/6 c_load_10/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="c_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="c_addr_2_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="c_addr_3_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_addr_4_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_4/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="c_addr_5_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_5/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="c_addr_6_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_6/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="c_addr_7_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_7/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="c_addr_8_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_8/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_addr_9_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_9/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="c_addr_10_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_10/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load c_load_3 c_load_5 c_load_9 "/>
</bind>
</comp>

<comp id="184" class="1005" name="reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load_1 c_load_4 c_load_6 c_load_10 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load_2 c_load_7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shift_reg_9_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_9_load/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shift_reg_8_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_8_load/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_27_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_6_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_1/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shift_reg_7_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_7_load/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="StgValue_37_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="shift_reg_6_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_6_load/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="StgValue_39_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shift_reg_5_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_5_load/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="StgValue_41_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_6_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_2/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_6_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_3/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_6_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_4/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shift_reg_4_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_4_load/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="StgValue_61_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="shift_reg_3_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_3_load/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="StgValue_63_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shift_reg_2_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_2_load/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="StgValue_65_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_6_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="2"/>
<pin id="312" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_5/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_6_6_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2"/>
<pin id="318" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_6/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_6_7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_7/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shift_reg_1_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_1_load/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="StgValue_73_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shift_reg_0_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_0_load/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="StgValue_75_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="StgValue_76_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_6_8_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="2"/>
<pin id="356" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_8/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_6_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_9/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_6_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_s/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp8_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp7_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="0" index="1" bw="32" slack="3"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="5"/>
<pin id="394" dir="0" index="1" bw="32" slack="6"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="acc_1_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_s/11 "/>
</bind>
</comp>

<comp id="402" class="1005" name="c_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="1"/>
<pin id="404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="c_addr_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="c_addr_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="c_addr_3_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="422" class="1005" name="c_addr_4_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_4 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_6_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_6_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="c_addr_5_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_5 "/>
</bind>
</comp>

<comp id="442" class="1005" name="c_addr_6_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_6 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_6_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_6_3_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_3 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_6_4_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_4 "/>
</bind>
</comp>

<comp id="462" class="1005" name="c_addr_7_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_7 "/>
</bind>
</comp>

<comp id="467" class="1005" name="c_addr_8_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_8 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="6"/>
<pin id="474" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="c_load_8_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2"/>
<pin id="479" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c_load_8 "/>
</bind>
</comp>

<comp id="482" class="1005" name="c_addr_9_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_9 "/>
</bind>
</comp>

<comp id="487" class="1005" name="c_addr_10_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_10 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="5"/>
<pin id="494" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_6_5_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="3"/>
<pin id="499" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6_5 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_6_6_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_6 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_6_7_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_7 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_6_8_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_8 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_6_9_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_9 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_6_s_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_s "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp6_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="2"/>
<pin id="529" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp7_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp4_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="48" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="56" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="93"><net_src comp="85" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="115"><net_src comp="107" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="124"><net_src comp="116" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="182"><net_src comp="79" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="79" pin="7"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="79" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="79" pin="7"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="192" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="179" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="196" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="184" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="218" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="188" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="228" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="179" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="238" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="184" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="278"><net_src comp="270" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="279" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="179" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="289" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="184" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="299" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="188" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="20" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="24" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="58" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="327" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="337" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="179" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="184" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="58" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="401"><net_src comp="396" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="405"><net_src comp="71" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="410"><net_src comp="85" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="415"><net_src comp="94" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="420"><net_src comp="107" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="425"><net_src comp="116" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="430"><net_src comp="206" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="435"><net_src comp="212" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="440"><net_src comp="125" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="445"><net_src comp="134" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="450"><net_src comp="248" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="455"><net_src comp="254" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="460"><net_src comp="260" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="465"><net_src comp="143" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="470"><net_src comp="152" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="475"><net_src comp="266" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="480"><net_src comp="79" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="485"><net_src comp="161" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="490"><net_src comp="170" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="495"><net_src comp="274" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="500"><net_src comp="309" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="505"><net_src comp="315" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="510"><net_src comp="321" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="515"><net_src comp="353" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="520"><net_src comp="358" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="525"><net_src comp="364" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="530"><net_src comp="370" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="535"><net_src comp="378" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="540"><net_src comp="387" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="396" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {11 }
	Port: shift_reg_9 | {4 }
	Port: shift_reg_8 | {5 }
	Port: shift_reg_7 | {5 }
	Port: shift_reg_6 | {5 }
	Port: shift_reg_5 | {7 }
	Port: shift_reg_4 | {7 }
	Port: shift_reg_3 | {7 }
	Port: shift_reg_2 | {8 }
	Port: shift_reg_1 | {8 }
	Port: shift_reg_0 | {8 }
 - Input state : 
	Port: fir : c | {1 2 3 4 5 6 7 }
	Port: fir : x | {8 }
	Port: fir : shift_reg_9 | {4 }
	Port: fir : shift_reg_8 | {4 }
	Port: fir : shift_reg_7 | {5 }
	Port: fir : shift_reg_6 | {5 }
	Port: fir : shift_reg_5 | {5 }
	Port: fir : shift_reg_4 | {7 }
	Port: fir : shift_reg_3 | {7 }
	Port: fir : shift_reg_2 | {7 }
	Port: fir : shift_reg_1 | {8 }
	Port: fir : shift_reg_0 | {8 }
  - Chain level:
	State 1
		c_load : 1
	State 2
		c_load_1 : 1
		c_load_2 : 1
	State 3
		c_load_3 : 1
		c_load_4 : 1
	State 4
		StgValue_27 : 1
		tmp_6 : 1
		tmp_6_1 : 1
		c_load_5 : 1
		c_load_6 : 1
	State 5
		StgValue_37 : 1
		StgValue_39 : 1
		StgValue_41 : 1
		tmp_6_2 : 1
		tmp_6_3 : 1
		tmp_6_4 : 1
		c_load_7 : 1
		c_load_8 : 1
	State 6
		c_load_9 : 1
		c_load_10 : 1
		tmp2 : 1
	State 7
		StgValue_61 : 1
		StgValue_63 : 1
		StgValue_65 : 1
		tmp_6_5 : 1
		tmp_6_6 : 1
		tmp_6_7 : 1
	State 8
		StgValue_73 : 1
		StgValue_75 : 1
		tmp_6_8 : 1
		tmp_6_9 : 1
	State 9
		tmp7 : 1
	State 10
		tmp4 : 1
	State 11
		acc_1_s : 1
		StgValue_91 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp1_fu_266       |    0    |    0    |    39   |
|          |       tmp3_fu_270       |    0    |    0    |    32   |
|          |       tmp2_fu_274       |    0    |    0    |    32   |
|          |       tmp6_fu_370       |    0    |    0    |    39   |
|    add   |       tmp8_fu_374       |    0    |    0    |    32   |
|          |       tmp7_fu_378       |    0    |    0    |    32   |
|          |       tmp5_fu_383       |    0    |    0    |    32   |
|          |       tmp4_fu_387       |    0    |    0    |    32   |
|          |        tmp_fu_392       |    0    |    0    |    32   |
|          |      acc_1_s_fu_396     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_6_fu_206      |    3    |    0    |    21   |
|          |      tmp_6_1_fu_212     |    3    |    0    |    21   |
|          |      tmp_6_2_fu_248     |    3    |    0    |    21   |
|          |      tmp_6_3_fu_254     |    3    |    0    |    21   |
|          |      tmp_6_4_fu_260     |    3    |    0    |    21   |
|    mul   |      tmp_6_5_fu_309     |    3    |    0    |    21   |
|          |      tmp_6_6_fu_315     |    3    |    0    |    21   |
|          |      tmp_6_7_fu_321     |    3    |    0    |    21   |
|          |      tmp_6_8_fu_353     |    3    |    0    |    21   |
|          |      tmp_6_9_fu_358     |    3    |    0    |    21   |
|          |      tmp_6_s_fu_364     |    3    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_58    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_91_write_fu_64 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    33   |    0    |   565   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|c_addr_10_reg_487|    4   |
| c_addr_1_reg_407|    4   |
| c_addr_2_reg_412|    4   |
| c_addr_3_reg_417|    4   |
| c_addr_4_reg_422|    4   |
| c_addr_5_reg_437|    4   |
| c_addr_6_reg_442|    4   |
| c_addr_7_reg_462|    4   |
| c_addr_8_reg_467|    4   |
| c_addr_9_reg_482|    4   |
|  c_addr_reg_402 |    4   |
| c_load_8_reg_477|   32   |
|     reg_179     |   32   |
|     reg_184     |   32   |
|     reg_188     |   32   |
|   tmp1_reg_472  |   32   |
|   tmp2_reg_492  |   32   |
|   tmp4_reg_537  |   32   |
|   tmp6_reg_527  |   32   |
|   tmp7_reg_532  |   32   |
| tmp_6_1_reg_432 |   32   |
| tmp_6_2_reg_447 |   32   |
| tmp_6_3_reg_452 |   32   |
| tmp_6_4_reg_457 |   32   |
| tmp_6_5_reg_497 |   32   |
| tmp_6_6_reg_502 |   32   |
| tmp_6_7_reg_507 |   32   |
| tmp_6_8_reg_512 |   32   |
| tmp_6_9_reg_517 |   32   |
|  tmp_6_reg_427  |   32   |
| tmp_6_s_reg_522 |   32   |
+-----------------+--------+
|      Total      |   684  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |  12  |   4  |   48   ||    53   |
| grp_access_fu_79 |  p2  |  10  |   0  |    0   ||    47   |
|      reg_179     |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   112  ||  5.605  ||   109   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   109  |
|  Register |    -   |    -   |   684  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    5   |   684  |   674  |
+-----------+--------+--------+--------+--------+
