// Seed: 157894369
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  type_5(
      1, id_2, id_1, id_1
  );
  always @(posedge id_1) begin
    id_1 <= id_3;
    id_1 <= 1;
  end
  reg   id_3;
  logic id_4;
endmodule
