<h1 id="hardwaredescriptionlanguage">Hardware description language</h1>
<ul>
<li>HDL is a functional/declarative language</li>
<li>the order of HDL statements is insignificant</li>
<li>before using a chip part, you must know its interface</li>
<li>Not (in= , out= ), And(a= , b= , out= )</li>
<li>connections like partName(a=a, out=out) are common</li>
</ul>
<h3 id="commonhdls">Common HDLs</h3>
<ul>
<li>VHDL</li>
<li>Verilog</li>
</ul>
<h2 id="exampleofahdlcodewithapartdiagram">Example of a HDL code with a part diagram</h2>
<p><a href="./hdl_code_w_diagram.png">HDL part desc with a diagram</a></p>
<p>When constructing a HDL part:</p>
<ul>
<li>name all internal connections</li>
<li>write all gates from left-to-right</li>
<li>this is only a convention for more readable code</li>
</ul>
<p>HDL documentation:
www.nand2tetris.org/hdl-survival-guide</p>