Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 21 15:57:50 2024
| Host         : LAPTOP-RL1G882R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevelModule_timing_summary_routed.rpt -pb TopLevelModule_timing_summary_routed.pb -rpx TopLevelModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (82)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: P1/db_clk/r3_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: w_back_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: w_down_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: w_start_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: w_up_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (82)
-------------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.772        0.000                      0                  219        0.140        0.000                      0                  219        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.772        0.000                      0                  140        0.140        0.000                      0                  140        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.816        0.000                      0                   79        0.411        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 2.572ns (37.437%)  route 4.298ns (62.563%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.587    11.217    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.117    11.334 r  vga/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           0.692    12.025    rgb_next[8]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.285    14.798    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.572ns (37.648%)  route 4.260ns (62.352%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.587    11.217    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.117    11.334 r  vga/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           0.653    11.987    rgb_next[8]
    SLICE_X0Y41          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    clk_100MHz_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.305    14.779    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 2.572ns (37.636%)  route 4.262ns (62.364%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.587    11.217    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.117    11.334 r  vga/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           0.655    11.989    rgb_next[8]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[8]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[8]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.282    14.801    rgb_reg_reg[8]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 2.579ns (36.713%)  route 4.446ns (63.287%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.512    11.142    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.266 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.914    12.180    rgb_next[11]
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516    14.857    clk_100MHz_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.061    15.021    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 2.579ns (37.065%)  route 4.379ns (62.935%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.512    11.142    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.266 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.847    12.113    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    15.002    rgb_reg_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 2.579ns (37.729%)  route 4.257ns (62.270%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.512    11.142    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.266 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.725    11.991    rgb_next[11]
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516    14.857    clk_100MHz_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.081    15.001    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 2.579ns (37.697%)  route 4.262ns (62.303%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.512    11.142    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.266 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.730    11.997    rgb_next[11]
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516    14.857    clk_100MHz_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.067    15.015    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 2.579ns (37.856%)  route 4.234ns (62.144%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.587    11.217    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.124    11.341 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.627    11.968    rgb_next[10]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.081    15.002    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 2.579ns (37.808%)  route 4.242ns (62.192%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.587    11.217    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.124    11.341 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.636    11.977    rgb_next[10]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 pg/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.579ns (37.840%)  route 4.237ns (62.160%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.155    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  pg/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  pg/x_ball_reg_reg[2]/Q
                         net (fo=12, routed)          0.995     6.606    pg/x_ball_reg_reg[9]_1[2]
    SLICE_X1Y44          LUT3 (Prop_lut3_I0_O)        0.152     6.758 r  pg/sq_ball_on2_carry_i_11/O
                         net (fo=4, routed)           0.668     7.426    pg/sq_ball_on2_carry_i_11_n_0
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.352     7.778 r  pg/sq_ball_on2_carry_i_10/O
                         net (fo=2, routed)           0.661     8.439    pg/sq_ball_on2_carry_i_10_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.326     8.765 r  pg/sq_ball_on2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.765    pg/sq_ball_on2_carry_i_5_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.166 r  pg/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.166    pg/sq_ball_on2_carry_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.437 r  pg/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.292     9.729    pg/sq_ball_on2
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.373    10.102 f  pg/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.404    10.506    vga/rgb_reg_reg[11]_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    10.630 r  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.587    11.217    vga/rgb_reg[11]_i_5_n_0
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.124    11.341 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.630    11.971    rgb_next[10]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                  3.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pg/y_pad_next_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.449    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y45         FDPE                                         r  pg/y_pad_next_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.590 r  pg/y_pad_next_reg[5]_P/Q
                         net (fo=1, routed)           0.087     1.677    pg/y_pad_next_reg[5]_P_n_0
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.722 r  pg/y_pad_reg[5]_i_1/O
                         net (fo=3, routed)           0.000     1.722    pg/y_pad_reg[5]_i_1_n_0
    SLICE_X12Y45         FDCE                                         r  pg/y_pad_next_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.836     1.963    pg/clk_100MHz_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  pg/y_pad_next_reg[5]_C/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.120     1.582    pg/y_pad_next_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pg/y_pad_next_reg[9]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.449    pg/clk_100MHz_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  pg/y_pad_next_reg[9]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  pg/y_pad_next_reg[9]_C/Q
                         net (fo=1, routed)           0.087     1.677    pg/y_pad_next_reg[9]_C_n_0
    SLICE_X14Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.722 r  pg/y_pad_reg[9]_i_2/O
                         net (fo=3, routed)           0.000     1.722    pg/y_pad_reg[9]_i_2_n_0
    SLICE_X14Y46         FDPE                                         r  pg/y_pad_next_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.836     1.963    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y46         FDPE                                         r  pg/y_pad_next_reg[9]_P/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y46         FDPE (Hold_fdpe_C_D)         0.120     1.582    pg/y_pad_next_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 P1/db_clk/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/db_clk/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    P1/db_clk/clk_100MHz_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  P1/db_clk/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  P1/db_clk/r1_reg/Q
                         net (fo=1, routed)           0.104     1.692    P1/db_clk/r1
    SLICE_X11Y39         FDRE                                         r  P1/db_clk/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.961    P1/db_clk/clk_100MHz_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  P1/db_clk/r2_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.047     1.494    P1/db_clk/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pg/y_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.279ns (46.353%)  route 0.323ns (53.647%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    pg/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  pg/y_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  pg/y_delta_reg_reg[9]/Q
                         net (fo=18, routed)          0.323     1.963    pg/y_delta_reg_reg_n_0_[9]
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.045     2.008 r  pg/y_ball_reg[9]_i_4/O
                         net (fo=1, routed)           0.000     2.008    pg/y_ball_reg[9]_i_4_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.078 r  pg/y_ball_reg_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.078    pg/y_ball_reg_reg[9]_i_1_n_7
    SLICE_X5Y50          FDCE                                         r  pg/y_ball_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.863     1.990    pg/clk_100MHz_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  pg/y_ball_reg_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.851    pg/y_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 P1/db_data/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/db_data/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    P1/db_data/clk_100MHz_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  P1/db_data/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  P1/db_data/r2_reg/Q
                         net (fo=1, routed)           0.119     1.695    P1/db_data/r2_reg_n_0
    SLICE_X11Y39         FDRE                                         r  P1/db_data/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.961    P1/db_data/clk_100MHz_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  P1/db_data/r3_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.017     1.464    P1/db_data/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 P1/db_data/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/db_data/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.479%)  route 0.176ns (55.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    P1/db_data/clk_100MHz_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  P1/db_data/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  P1/db_data/r1_reg/Q
                         net (fo=1, routed)           0.176     1.764    P1/db_data/r1_reg_n_0
    SLICE_X11Y39         FDRE                                         r  P1/db_data/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.961    P1/db_data/clk_100MHz_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  P1/db_data/r2_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.075     1.522    P1/db_data/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 P1/db_clk/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/db_clk/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    P1/db_clk/clk_100MHz_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  P1/db_clk/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  P1/db_clk/r2_reg/Q
                         net (fo=1, routed)           0.176     1.765    P1/db_clk/r2
    SLICE_X11Y39         FDRE                                         r  P1/db_clk/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.961    P1/db_clk/clk_100MHz_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  P1/db_clk/r3_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.070     1.517    P1/db_clk/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pg/y_pad_next_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.449    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y44         FDPE                                         r  pg/y_pad_next_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.590 r  pg/y_pad_next_reg[6]_P/Q
                         net (fo=1, routed)           0.156     1.746    pg/y_pad_next_reg[6]_P_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.791 r  pg/y_pad_reg[6]_i_1/O
                         net (fo=3, routed)           0.000     1.791    pg/y_pad_reg[6]_i_1_n_0
    SLICE_X13Y44         FDPE                                         r  pg/y_pad_next_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.836     1.963    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y44         FDPE                                         r  pg/y_pad_next_reg[6]_P/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y44         FDPE (Hold_fdpe_C_D)         0.091     1.540    pg/y_pad_next_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pg/y_pad_next_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y41         FDPE                                         r  pg/y_pad_next_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.589 r  pg/y_pad_next_reg[1]_P/Q
                         net (fo=1, routed)           0.156     1.745    pg/y_pad_next_reg[1]_P_n_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  pg/y_pad_reg[1]_i_1/O
                         net (fo=3, routed)           0.000     1.790    pg/y_pad_reg[1]_i_1_n_0
    SLICE_X11Y41         FDPE                                         r  pg/y_pad_next_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.962    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y41         FDPE                                         r  pg/y_pad_next_reg[1]_P/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y41         FDPE (Hold_fdpe_C_D)         0.091     1.539    pg/y_pad_next_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pg/y_pad_next_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    pg/clk_100MHz_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  pg/y_pad_next_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pg/y_pad_next_reg[2]_C/Q
                         net (fo=1, routed)           0.156     1.745    pg/y_pad_next_reg[2]_C_n_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.790 r  pg/y_pad_reg[2]_i_1/O
                         net (fo=3, routed)           0.000     1.790    pg/y_pad_reg[2]_i_1_n_0
    SLICE_X15Y42         FDCE                                         r  pg/y_pad_next_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.962    pg/clk_100MHz_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  pg/y_pad_next_reg[2]_C/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y42         FDCE (Hold_fdce_C_D)         0.091     1.539    pg/y_pad_next_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y40    P1/oflag_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   P1/pflag_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42    pg/x_ball_reg_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    pg/x_ball_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    pg/x_ball_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    pg/x_ball_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    pg/x_ball_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44    pg/x_ball_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44    pg/x_ball_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y40    P1/oflag_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   P1/pflag_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    pg/x_ball_reg_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    pg/x_ball_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    pg/x_ball_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    pg/x_ball_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    pg/x_ball_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    pg/x_ball_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    pg/x_ball_reg_reg[9]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    pg/x_delta_reg_reg[0]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y50    pg/y_ball_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y50    pg/y_ball_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43   pg/y_pad_next_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43   pg/y_pad_next_reg[0]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   pg/y_pad_next_reg[1]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   pg/y_pad_next_reg[1]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y42   pg/y_pad_next_reg[2]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44   pg/y_pad_next_reg[6]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y44   pg/y_pad_next_reg[6]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y45   pg/y_pad_next_reg[7]_C/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.306ns (22.660%)  route 4.457ns (77.340%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  pg/y_pad_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  pg/y_pad_reg_reg[2]/Q
                         net (fo=25, routed)          1.074     6.621    pg/Q[2]
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  pg/y_pad_next_reg[9]_LDC_i_7/O
                         net (fo=4, routed)           0.811     7.556    pg/y_pad_next_reg[9]_LDC_i_7_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.680 f  pg/y_pad_next_reg[2]_LDC_i_4/O
                         net (fo=1, routed)           0.402     8.082    pg/y_pad_next_reg[2]_LDC_i_4_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     8.206 f  pg/y_pad_next_reg[2]_LDC_i_3/O
                         net (fo=8, routed)           1.152     9.358    pg/y_pad_next_reg[2]_LDC_i_3_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.152     9.510 r  pg/y_pad_next_reg[3]_LDC_i_3/O
                         net (fo=2, routed)           0.338     9.849    pg/y_pad_next_reg[3]_LDC_i_3_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I2_O)        0.326    10.175 f  pg/y_pad_next_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.679    10.854    pg/y_pad_next_reg[3]_LDC_i_1_n_0
    SLICE_X13Y41         FDPE                                         f  pg/y_pad_next_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.449    14.790    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y41         FDPE                                         r  pg/y_pad_next_reg[3]_P/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    14.670    pg/y_pad_next_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[8]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.989ns (36.930%)  route 3.397ns (63.070%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=14, routed)          1.208     6.754    pg/Q[5]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.878 r  pg/x_delta_next2_carry_i_9/O
                         net (fo=5, routed)           0.287     7.165    pg/x_delta_next2_carry_i_9_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.289 r  pg/y_pad_next0__0_carry_i_6/O
                         net (fo=4, routed)           0.716     8.005    pg/y_pad_next0__0_carry_i_6_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.129 r  pg/y_pad_next0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pg/y_pad_next0__0_carry_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.679 r  pg/y_pad_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.679    pg/y_pad_next0__0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.992 r  pg/y_pad_next0__0_carry__0/O[3]
                         net (fo=2, routed)           0.419     9.410    pg/y_pad_next[8]
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.298     9.708 f  pg/y_pad_next_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.768    10.476    pg/y_pad_next_reg[8]_LDC_i_2_n_0
    SLICE_X11Y46         FDCE                                         f  pg/y_pad_next_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.451    14.792    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  pg/y_pad_next_reg[8]_C/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y46         FDCE (Recov_fdce_C_CLR)     -0.609    14.421    pg/y_pad_next_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 1.076ns (19.249%)  route 4.514ns (80.751%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  pg/y_pad_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  pg/y_pad_reg_reg[2]/Q
                         net (fo=25, routed)          1.074     6.621    pg/Q[2]
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.745 f  pg/y_pad_next_reg[9]_LDC_i_7/O
                         net (fo=4, routed)           0.811     7.556    pg/y_pad_next_reg[9]_LDC_i_7_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.680 r  pg/y_pad_next_reg[2]_LDC_i_4/O
                         net (fo=1, routed)           0.402     8.082    pg/y_pad_next_reg[2]_LDC_i_4_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  pg/y_pad_next_reg[2]_LDC_i_3/O
                         net (fo=8, routed)           1.152     9.358    pg/y_pad_next_reg[2]_LDC_i_3_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I2_O)        0.124     9.482 r  pg/y_pad_next_reg[4]_LDC_i_3/O
                         net (fo=2, routed)           0.434     9.916    pg/y_pad_next_reg[4]_LDC_i_3_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.040 f  pg/y_pad_next_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.640    10.680    pg/y_pad_next_reg[4]_LDC_i_1_n_0
    SLICE_X9Y42          FDPE                                         f  pg/y_pad_next_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.449    14.790    pg/clk_100MHz_IBUF_BUFG
    SLICE_X9Y42          FDPE                                         r  pg/y_pad_next_reg[4]_P/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    14.656    pg/y_pad_next_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.919ns (34.323%)  route 3.672ns (65.677%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=14, routed)          1.208     6.754    pg/Q[5]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.878 r  pg/x_delta_next2_carry_i_9/O
                         net (fo=5, routed)           0.287     7.165    pg/x_delta_next2_carry_i_9_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.289 r  pg/y_pad_next0__0_carry_i_6/O
                         net (fo=4, routed)           0.716     8.005    pg/y_pad_next0__0_carry_i_6_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.129 r  pg/y_pad_next0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pg/y_pad_next0__0_carry_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.679 r  pg/y_pad_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.679    pg/y_pad_next0__0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.918 f  pg/y_pad_next0__0_carry__0/O[2]
                         net (fo=2, routed)           0.678     9.596    pg/y_pad_next[7]
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.302     9.898 f  pg/y_pad_next_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.784    10.681    pg/y_pad_next_reg[7]_LDC_i_1_n_0
    SLICE_X9Y45          FDPE                                         f  pg/y_pad_next_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.450    14.791    pg/clk_100MHz_IBUF_BUFG
    SLICE_X9Y45          FDPE                                         r  pg/y_pad_next_reg[7]_P/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y45          FDPE (Recov_fdpe_C_PRE)     -0.359    14.657    pg/y_pad_next_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 2.015ns (35.911%)  route 3.596ns (64.089%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=14, routed)          1.208     6.754    pg/Q[5]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.878 r  pg/x_delta_next2_carry_i_9/O
                         net (fo=5, routed)           0.287     7.165    pg/x_delta_next2_carry_i_9_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.289 r  pg/y_pad_next0__0_carry_i_6/O
                         net (fo=4, routed)           0.716     8.005    pg/y_pad_next0__0_carry_i_6_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.129 r  pg/y_pad_next0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pg/y_pad_next0__0_carry_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.679 r  pg/y_pad_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.679    pg/y_pad_next0__0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.013 r  pg/y_pad_next0__0_carry__0/O[1]
                         net (fo=2, routed)           0.458     9.470    pg/y_pad_next[6]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.303     9.773 f  pg/y_pad_next_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.928    10.701    pg/y_pad_next_reg[6]_LDC_i_2_n_0
    SLICE_X14Y44         FDCE                                         f  pg/y_pad_next_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.450    14.791    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  pg/y_pad_next_reg[6]_C/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.697    pg/y_pad_next_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[9]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 2.013ns (36.481%)  route 3.505ns (63.519%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=14, routed)          1.208     6.754    pg/Q[5]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.878 r  pg/x_delta_next2_carry_i_9/O
                         net (fo=5, routed)           0.287     7.165    pg/x_delta_next2_carry_i_9_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.289 r  pg/y_pad_next0__0_carry_i_6/O
                         net (fo=4, routed)           0.716     8.005    pg/y_pad_next0__0_carry_i_6_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.129 r  pg/y_pad_next0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pg/y_pad_next0__0_carry_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.679 r  pg/y_pad_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.679    pg/y_pad_next0__0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  pg/y_pad_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.793    pg/y_pad_next0__0_carry__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.015 f  pg/y_pad_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.466     9.481    pg/y_pad_next[9]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.299     9.780 f  pg/y_pad_next_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.829    10.608    pg/y_pad_next_reg[9]_LDC_i_1_n_0
    SLICE_X14Y46         FDPE                                         f  pg/y_pad_next_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.450    14.791    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y46         FDPE                                         r  pg/y_pad_next_reg[9]_P/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y46         FDPE (Recov_fdpe_C_PRE)     -0.361    14.655    pg/y_pad_next_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.306ns (24.000%)  route 4.136ns (76.000%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  pg/y_pad_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  pg/y_pad_reg_reg[2]/Q
                         net (fo=25, routed)          1.074     6.621    pg/Q[2]
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  pg/y_pad_next_reg[9]_LDC_i_7/O
                         net (fo=4, routed)           0.811     7.556    pg/y_pad_next_reg[9]_LDC_i_7_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.680 f  pg/y_pad_next_reg[2]_LDC_i_4/O
                         net (fo=1, routed)           0.402     8.082    pg/y_pad_next_reg[2]_LDC_i_4_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     8.206 f  pg/y_pad_next_reg[2]_LDC_i_3/O
                         net (fo=8, routed)           1.152     9.358    pg/y_pad_next_reg[2]_LDC_i_3_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.152     9.510 r  pg/y_pad_next_reg[3]_LDC_i_3/O
                         net (fo=2, routed)           0.335     9.846    pg/y_pad_next_reg[3]_LDC_i_3_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I2_O)        0.326    10.172 f  pg/y_pad_next_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.360    10.532    pg/y_pad_next_reg[3]_LDC_i_2_n_0
    SLICE_X13Y42         FDCE                                         f  pg/y_pad_next_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.449    14.790    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  pg/y_pad_next_reg[3]_C/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.624    pg/y_pad_next_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.899ns (34.899%)  route 3.542ns (65.101%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=14, routed)          1.208     6.754    pg/Q[5]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.878 r  pg/x_delta_next2_carry_i_9/O
                         net (fo=5, routed)           0.287     7.165    pg/x_delta_next2_carry_i_9_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.289 r  pg/y_pad_next0__0_carry_i_6/O
                         net (fo=4, routed)           0.716     8.005    pg/y_pad_next0__0_carry_i_6_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.129 r  pg/y_pad_next0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pg/y_pad_next0__0_carry_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.679 r  pg/y_pad_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.679    pg/y_pad_next0__0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.901 f  pg/y_pad_next0__0_carry__0/O[0]
                         net (fo=2, routed)           0.771     9.671    pg/y_pad_next[5]
    SLICE_X12Y44         LUT6 (Prop_lut6_I1_O)        0.299     9.970 f  pg/y_pad_next_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.561    10.532    pg/y_pad_next_reg[5]_LDC_i_1_n_0
    SLICE_X13Y45         FDPE                                         f  pg/y_pad_next_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.450    14.791    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y45         FDPE                                         r  pg/y_pad_next_reg[5]_P/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y45         FDPE (Recov_fdpe_C_PRE)     -0.359    14.657    pg/y_pad_next_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.899ns (35.090%)  route 3.513ns (64.910%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=14, routed)          1.208     6.754    pg/Q[5]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.878 r  pg/x_delta_next2_carry_i_9/O
                         net (fo=5, routed)           0.287     7.165    pg/x_delta_next2_carry_i_9_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.289 r  pg/y_pad_next0__0_carry_i_6/O
                         net (fo=4, routed)           0.716     8.005    pg/y_pad_next0__0_carry_i_6_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.129 r  pg/y_pad_next0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pg/y_pad_next0__0_carry_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.679 r  pg/y_pad_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.679    pg/y_pad_next0__0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.901 r  pg/y_pad_next0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     9.668    pg/y_pad_next[5]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.299     9.967 f  pg/y_pad_next_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.535    10.502    pg/y_pad_next_reg[5]_LDC_i_2_n_0
    SLICE_X12Y45         FDCE                                         f  pg/y_pad_next_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.450    14.791    pg/clk_100MHz_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  pg/y_pad_next_reg[5]_C/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.697    pg/y_pad_next_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.076ns (20.102%)  route 4.277ns (79.898%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.569     5.090    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  pg/y_pad_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  pg/y_pad_reg_reg[2]/Q
                         net (fo=25, routed)          1.074     6.621    pg/Q[2]
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.745 f  pg/y_pad_next_reg[9]_LDC_i_7/O
                         net (fo=4, routed)           0.811     7.556    pg/y_pad_next_reg[9]_LDC_i_7_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.680 r  pg/y_pad_next_reg[2]_LDC_i_4/O
                         net (fo=1, routed)           0.402     8.082    pg/y_pad_next_reg[2]_LDC_i_4_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  pg/y_pad_next_reg[2]_LDC_i_3/O
                         net (fo=8, routed)           1.152     9.358    pg/y_pad_next_reg[2]_LDC_i_3_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I2_O)        0.124     9.482 f  pg/y_pad_next_reg[4]_LDC_i_3/O
                         net (fo=2, routed)           0.438     9.920    pg/y_pad_next_reg[4]_LDC_i_3_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.044 f  pg/y_pad_next_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    10.443    pg/y_pad_next_reg[4]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  pg/y_pad_next_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.449    14.790    pg/clk_100MHz_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  pg/y_pad_next_reg[4]_C/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.319    14.696    pg/y_pad_next_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  4.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.775%)  route 0.194ns (54.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    clk_100MHz_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  w_reset_reg/Q
                         net (fo=45, routed)          0.194     1.833    vga/AR[0]
    SLICE_X0Y40          FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.865     1.992    vga/clk_100MHz_IBUF_BUFG
    SLICE_X0Y40          FDCE                                         r  vga/r_25MHz_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.422    vga/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 w_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.775%)  route 0.194ns (54.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    clk_100MHz_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  w_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  w_reset_reg/Q
                         net (fo=45, routed)          0.194     1.833    vga/AR[0]
    SLICE_X0Y40          FDCE                                         f  vga/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.865     1.992    vga/clk_100MHz_IBUF_BUFG
    SLICE_X0Y40          FDCE                                         r  vga/r_25MHz_reg[1]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.422    vga/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 pg/y_pad_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.906%)  route 0.305ns (62.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.449    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  pg/y_pad_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  pg/y_pad_reg_reg[2]/Q
                         net (fo=25, routed)          0.176     1.766    pg/Q[2]
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.811 f  pg/y_pad_next_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.128     1.940    pg/y_pad_next_reg[3]_LDC_i_2_n_0
    SLICE_X13Y42         FDCE                                         f  pg/y_pad_next_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.962    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  pg/y_pad_next_reg[3]_C/C
                         clock pessimism             -0.498     1.464    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.372    pg/y_pad_next_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.111%)  route 0.361ns (71.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    clk_100MHz_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  w_back_reg/Q
                         net (fo=49, routed)          0.361     1.950    pg/x_delta_reg_reg[0]_C_0
    SLICE_X9Y43          FDCE                                         f  pg/y_pad_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.836     1.963    pg/clk_100MHz_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  pg/y_pad_reg_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092     1.373    pg/y_pad_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.706%)  route 0.408ns (74.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    clk_100MHz_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  w_back_reg/Q
                         net (fo=49, routed)          0.408     1.997    pg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y43         FDCE                                         f  pg/y_pad_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.836     1.963    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y43         FDCE                                         r  pg/y_pad_reg_reg[0]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.393    pg/y_pad_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.706%)  route 0.408ns (74.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    clk_100MHz_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  w_back_reg/Q
                         net (fo=49, routed)          0.408     1.997    pg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y43         FDCE                                         f  pg/y_pad_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.836     1.963    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y43         FDCE                                         r  pg/y_pad_reg_reg[1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.393    pg/y_pad_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.564%)  route 0.385ns (67.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    clk_100MHz_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  w_back_reg/Q
                         net (fo=49, routed)          0.254     1.843    pg/x_delta_reg_reg[0]_C_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.888 f  pg/y_pad_next_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.019    pg/y_pad_next_reg[4]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  pg/y_pad_next_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.962    pg/clk_100MHz_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  pg/y_pad_next_reg[4]_C/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.397    pg/y_pad_next_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_delta_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.196%)  route 0.494ns (77.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    clk_100MHz_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  w_back_reg/Q
                         net (fo=49, routed)          0.494     2.083    pg/x_delta_reg_reg[0]_C_0
    SLICE_X6Y44          FDCE                                         f  pg/y_delta_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    pg/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  pg/y_delta_reg_reg[9]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X6Y44          FDCE (Remov_fdce_C_CLR)     -0.067     1.446    pg/y_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_delta_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.867%)  route 0.504ns (78.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    clk_100MHz_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  w_back_reg/Q
                         net (fo=49, routed)          0.504     2.093    pg/x_delta_reg_reg[0]_C_0
    SLICE_X6Y43          FDCE                                         f  pg/x_delta_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    pg/clk_100MHz_IBUF_BUFG
    SLICE_X6Y43          FDCE                                         r  pg/x_delta_reg_reg[0]_C/C
                         clock pessimism             -0.478     1.513    
    SLICE_X6Y43          FDCE (Remov_fdce_C_CLR)     -0.067     1.446    pg/x_delta_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_delta_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.867%)  route 0.504ns (78.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    clk_100MHz_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  w_back_reg/Q
                         net (fo=49, routed)          0.504     2.093    pg/x_delta_reg_reg[0]_C_0
    SLICE_X6Y43          FDPE                                         f  pg/y_delta_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    pg/clk_100MHz_IBUF_BUFG
    SLICE_X6Y43          FDPE                                         r  pg/y_delta_reg_reg[0]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X6Y43          FDPE (Remov_fdpe_C_PRE)     -0.071     1.442    pg/y_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.651    





