#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d1f2a562c0 .scope module, "tb_divider_six" "tb_divider_six" 2 6;
 .timescale -9 -9;
P_000001d1f2a44420 .param/l "PERIOD" 0 2 16, +C4<00000000000000000000000000001010>;
L_000001d1f2a9d858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_000001d1f2a58fd8 .resolv tri, v000001d1f2b7c500_0, L_000001d1f2a9d858;
v000001d1f2a565e0_0 .net8 "clk_flag", 0 0, RS_000001d1f2a58fd8;  2 drivers
v000001d1f2a56680_0 .var "sys_clk", 0 0;
v000001d1f2a52a90_0 .var "sys_rst_n", 0 0;
S_000001d1f2a56450 .scope module, "divider_six_inst" "divider_six" 2 32, 3 59 0, S_000001d1f2a562c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst_n";
    .port_info 2 /OUTPUT 1 "clk_flag";
v000001d1f2b7c500_0 .var "clk_flag", 0 0;
v000001d1f2b71930_0 .var "cnt", 2 0;
v000001d1f2b7da30_0 .net "sys_clk", 0 0, v000001d1f2a56680_0;  1 drivers
v000001d1f2b7dad0_0 .net "sys_rst_n", 0 0, v000001d1f2a52a90_0;  1 drivers
E_000001d1f2a44aa0/0 .event negedge, v000001d1f2b7dad0_0;
E_000001d1f2a44aa0/1 .event posedge, v000001d1f2b7da30_0;
E_000001d1f2a44aa0 .event/or E_000001d1f2a44aa0/0, E_000001d1f2a44aa0/1;
    .scope S_000001d1f2a56450;
T_0 ;
    %wait E_000001d1f2a44aa0;
    %load/vec4 v000001d1f2b7dad0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d1f2b71930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d1f2b71930_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d1f2b71930_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d1f2b71930_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d1f2b71930_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d1f2a56450;
T_1 ;
    %wait E_000001d1f2a44aa0;
    %load/vec4 v000001d1f2b7dad0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1f2b7c500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d1f2b71930_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1f2b7c500_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1f2b7c500_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d1f2a562c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1f2a56680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1f2a52a90_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001d1f2a562c0;
T_3 ;
    %delay 100, 0;
    %load/vec4 v000001d1f2a56680_0;
    %inv;
    %store/vec4 v000001d1f2a56680_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d1f2a562c0;
T_4 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1f2a52a90_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001d1f2a562c0;
T_5 ;
T_5.0 ;
    %delay 1000, 0;
    %vpi_func 2 28 "$time" 64 {0 0 0};
    %cmpi/u 200000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.1, 5;
    %vpi_call 2 28 "$finish" {0 0 0};
T_5.1 ;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001d1f2a562c0;
T_6 ;
    %vpi_call 2 41 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d1f2a562c0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_divider_six.v";
    "./divider_six.v";
