Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 27 14:31:37 2019
| Host         : LAPTOP-3O8N7UCC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z007s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|      6 |            2 |
|      7 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           10 |
| Yes          | No                    | No                     |              36 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------+---------------------------------------+------------------+----------------+
|                     Clock Signal                    |                       Enable Signal                       |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------------------------------+---------------------------------------+------------------+----------------+
|  main1/request                                      |                                                           |                                       |                1 |              3 |
|  narrator1/chatter_inst/fsm_inst/out_reg[3]_i_2_n_0 |                                                           |                                       |                1 |              4 |
|  clk_IBUF_BUFG                                      | main1/timer2                                              | main1/rst                             |                2 |              5 |
|  clk_IBUF_BUFG                                      | narrator1/data_0                                          |                                       |                4 |              6 |
|  clk_IBUF_BUFG                                      | narrator1/chatter_inst/write                              |                                       |                4 |              6 |
|  clk_IBUF_BUFG                                      | narrator1/chatter_inst/fsm_inst/E[0]                      | narrator1/chatter_inst/fsm_inst/SR[0] |                3 |              7 |
|  clk_IBUF_BUFG                                      | narrator1/chatter_inst/fsm_inst/Q[1]                      |                                       |                5 |              8 |
|  clk_IBUF_BUFG                                      |                                                           | narrator1/chatter_inst/fsm_inst/clear |                4 |             14 |
|  clk_IBUF_BUFG                                      | narrator1/chatter_inst/fsm_inst/FSM_onehot_state_reg[6]_0 |                                       |                4 |             16 |
|  clk_IBUF_BUFG                                      |                                                           | main1/rst                             |                6 |             27 |
|  clk_IBUF_BUFG                                      |                                                           |                                       |               36 |            102 |
+-----------------------------------------------------+-----------------------------------------------------------+---------------------------------------+------------------+----------------+


