LISTING FOR LOGIC DESCRIPTION FILE: GLUE3.pld                        Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Thu Dec 14 17:22:58 2017

  1:Name     Glue3 ;
  2:PartNo   01 ;
  3:Date     10/31/2017 ;
  4:Revision 01 ;
  5:Designer KM ;
  6:Company  Analogue Technologies ;
  7:Assembly SBC2 ;
  8:Location  ;
  9:Device   g22v10 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 1    = CLK                       ; /*                                 */ 
 13:PIN 2    = A15                       ; /*                                 */ 
 14:PIN 3    = A14                       ; /*                                 */ 
 15:PIN 4    = A13                       ; /*                                 */ 
 16:PIN 5    = A12                       ; /*                                 */ 
 17:PIN 6    = A11                       ; /*                                 */ 
 18:PIN 7    = A10                       ; /*                                 */ 
 19:PIN 8    = A9                        ; /*                                 */ 
 20:PIN 9    = A8                        ; /*                                 */ 
 21:PIN 10   = A7                        ; /*                                 */ 
 22:PIN 11   = A6                        ; /*                                 */ 
 23:PIN 13   = A5                        ; /*                                 */ 
 24:PIN 23   = RW                        ; /*                                 */ 
 25:
 26:/* *************** OUTPUT PINS *********************/
 27:PIN 14   = !IO1                      ; /*                                 */ 
 28:PIN 15   = !IO2                      ; /*                                 */ 
 29:PIN 16   = !IO3                      ; /*                                 */ 
 30:PIN 17   = !IO4                      ; /*                                 */ 
 31:PIN 18   = !IO5                      ; /*                                 */ 
 32:PIN 19   = !ROM                      ; /*                                 */ 
 33:PIN 20   = !RAM                      ; /*                                 */ 
 34:PIN 21   = !MWR                      ; /*                                 */ 
 35:PIN 22   = !MRD                      ; /*                                 */ 
 36:
 37:/** Declarations and Intermediate Variable Definitions  **/
 38:FIELD ADDRESS = [A15..0];
 39:
 40:RAM = ADDRESS:['h'0000..7FFF];
 41:IO1 = ADDRESS:['h'FE00..FE1F];
 42:IO2 = ADDRESS:['h'FE20..FE3F];
 43:IO3 = ADDRESS:['h'FE40..FE5F];
 44:IO4 = ADDRESS:['h'FE60..FE7F];
 45:IO5 = ADDRESS:['h'FE80..FE9F];
 46:ROM = ADDRESS:['h'8000..FDFF]
 47:        # ADDRESS:['h'FEA0..FFFF];
 48:/** Logic Equations **/
 49:MWR = (CLK & !RW);
 50:MRD = (CLK & RW);
 51:
 52:



Jedec Fuse Checksum       (6c04)
Jedec Transmit Checksum   (80fd)
