Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Jan 19 21:59:58 2020
| Host         : eric-VivoBook-ASUSLaptop-X412FL-X412FL running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file lcd_hex_timing_summary_routed.rpt -pb lcd_hex_timing_summary_routed.pb -rpx lcd_hex_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_hex
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rst_i (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: num_s_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: num_s_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: num_s_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: num_s_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.021        0.000                      0                  159        0.262        0.000                      0                  159        9.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
sys_clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_i          13.021        0.000                      0                  145        0.262        0.000                      0                  145        9.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_i          sys_clk_i               15.619        0.000                      0                   14        0.757        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       13.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.651ns (24.890%)  route 4.982ns (75.110%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 24.825 - 20.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.624     5.187    sys_clk_i_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  lcd_cnt_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456     5.643 f  lcd_cnt_s_reg[7]/Q
                         net (fo=11, routed)          1.054     6.698    lcd_cnt_s_reg[7]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.152     6.850 r  num_s[3]_i_23/O
                         net (fo=10, routed)          1.256     8.105    num_s[3]_i_23_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.356     8.461 f  num_s[3]_i_24/O
                         net (fo=9, routed)           0.715     9.177    num_s[3]_i_24_n_0
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.355     9.532 r  num_s[3]_i_7/O
                         net (fo=3, routed)           1.078    10.609    num_s[3]_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.332    10.941 r  num_s[3]_i_1/O
                         net (fo=4, routed)           0.879    11.821    num_s
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    24.825    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
                         clock pessimism              0.258    25.082    
                         clock uncertainty           -0.035    25.047    
    SLICE_X55Y58         FDCE (Setup_fdce_C_CE)      -0.205    24.842    num_s_reg[0]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                 13.021    

Slack (MET) :             13.029ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.651ns (24.923%)  route 4.973ns (75.077%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 24.824 - 20.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.624     5.187    sys_clk_i_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  lcd_cnt_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456     5.643 f  lcd_cnt_s_reg[7]/Q
                         net (fo=11, routed)          1.054     6.698    lcd_cnt_s_reg[7]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.152     6.850 r  num_s[3]_i_23/O
                         net (fo=10, routed)          1.256     8.105    num_s[3]_i_23_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.356     8.461 f  num_s[3]_i_24/O
                         net (fo=9, routed)           0.715     9.177    num_s[3]_i_24_n_0
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.355     9.532 r  num_s[3]_i_7/O
                         net (fo=3, routed)           1.078    10.609    num_s[3]_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.332    10.941 r  num_s[3]_i_1/O
                         net (fo=4, routed)           0.870    11.812    num_s
    SLICE_X57Y61         FDCE                                         r  num_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.440    24.824    sys_clk_i_IBUF_BUFG
    SLICE_X57Y61         FDCE                                         r  num_s_reg[3]/C
                         clock pessimism              0.258    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X57Y61         FDCE (Setup_fdce_C_CE)      -0.205    24.841    num_s_reg[3]
  -------------------------------------------------------------------
                         required time                         24.841    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                 13.029    

Slack (MET) :             13.178ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 1.651ns (25.493%)  route 4.825ns (74.507%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 24.825 - 20.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.624     5.187    sys_clk_i_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  lcd_cnt_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456     5.643 f  lcd_cnt_s_reg[7]/Q
                         net (fo=11, routed)          1.054     6.698    lcd_cnt_s_reg[7]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.152     6.850 r  num_s[3]_i_23/O
                         net (fo=10, routed)          1.256     8.105    num_s[3]_i_23_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.356     8.461 f  num_s[3]_i_24/O
                         net (fo=9, routed)           0.715     9.177    num_s[3]_i_24_n_0
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.355     9.532 r  num_s[3]_i_7/O
                         net (fo=3, routed)           1.078    10.609    num_s[3]_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.332    10.941 r  num_s[3]_i_1/O
                         net (fo=4, routed)           0.722    11.664    num_s
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    24.825    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
                         clock pessimism              0.258    25.082    
                         clock uncertainty           -0.035    25.047    
    SLICE_X57Y59         FDCE (Setup_fdce_C_CE)      -0.205    24.842    num_s_reg[1]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                 13.178    

Slack (MET) :             13.187ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.651ns (25.527%)  route 4.817ns (74.473%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 24.825 - 20.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.624     5.187    sys_clk_i_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  lcd_cnt_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.456     5.643 f  lcd_cnt_s_reg[7]/Q
                         net (fo=11, routed)          1.054     6.698    lcd_cnt_s_reg[7]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.152     6.850 r  num_s[3]_i_23/O
                         net (fo=10, routed)          1.256     8.105    num_s[3]_i_23_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.356     8.461 f  num_s[3]_i_24/O
                         net (fo=9, routed)           0.715     9.177    num_s[3]_i_24_n_0
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.355     9.532 r  num_s[3]_i_7/O
                         net (fo=3, routed)           1.078    10.609    num_s[3]_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.332    10.941 r  num_s[3]_i_1/O
                         net (fo=4, routed)           0.714    11.655    num_s
    SLICE_X57Y60         FDCE                                         r  num_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    24.825    sys_clk_i_IBUF_BUFG
    SLICE_X57Y60         FDCE                                         r  num_s_reg[2]/C
                         clock pessimism              0.258    25.082    
                         clock uncertainty           -0.035    25.047    
    SLICE_X57Y60         FDCE (Setup_fdce_C_CE)      -0.205    24.842    num_s_reg[2]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                 13.187    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 1.836ns (27.340%)  route 4.880ns (72.660%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.184    sys_clk_i_IBUF_BUFG
    SLICE_X59Y62         FDCE                                         r  lcd_cnt_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.456     5.640 r  lcd_cnt_s_reg[21]/Q
                         net (fo=2, routed)           0.961     6.602    lcd_cnt_s_reg[21]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  sel_o[5]_i_10/O
                         net (fo=3, routed)           0.830     7.555    sel_o[5]_i_10_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.124     7.679 r  sel_o[5]_i_5/O
                         net (fo=26, routed)          0.952     8.631    sel_o[5]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  sel_o[5]_i_1/O
                         net (fo=41, routed)          2.137    10.892    sel_o0
    SLICE_X59Y63         LUT2 (Prop_lut2_I1_O)        0.124    11.016 r  lcd_cnt_s[24]_i_4/O
                         net (fo=1, routed)           0.000    11.016    lcd_cnt_s[24]_i_4_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.566 r  lcd_cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    lcd_cnt_s_reg[24]_i_1_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.900 r  lcd_cnt_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.900    lcd_cnt_s_reg[28]_i_1_n_6
    SLICE_X59Y64         FDCE                                         r  lcd_cnt_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    24.887    sys_clk_i_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  lcd_cnt_s_reg[29]/C
                         clock pessimism              0.272    25.158    
                         clock uncertainty           -0.035    25.123    
    SLICE_X59Y64         FDCE (Setup_fdce_C_D)        0.062    25.185    lcd_cnt_s_reg[29]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.380ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 1.741ns (26.297%)  route 4.880ns (73.703%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.184    sys_clk_i_IBUF_BUFG
    SLICE_X59Y62         FDCE                                         r  lcd_cnt_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.456     5.640 r  lcd_cnt_s_reg[21]/Q
                         net (fo=2, routed)           0.961     6.602    lcd_cnt_s_reg[21]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  sel_o[5]_i_10/O
                         net (fo=3, routed)           0.830     7.555    sel_o[5]_i_10_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.124     7.679 r  sel_o[5]_i_5/O
                         net (fo=26, routed)          0.952     8.631    sel_o[5]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  sel_o[5]_i_1/O
                         net (fo=41, routed)          2.137    10.892    sel_o0
    SLICE_X59Y63         LUT2 (Prop_lut2_I1_O)        0.124    11.016 r  lcd_cnt_s[24]_i_4/O
                         net (fo=1, routed)           0.000    11.016    lcd_cnt_s[24]_i_4_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.566 r  lcd_cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    lcd_cnt_s_reg[24]_i_1_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.805 r  lcd_cnt_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.805    lcd_cnt_s_reg[28]_i_1_n_5
    SLICE_X59Y64         FDCE                                         r  lcd_cnt_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    24.887    sys_clk_i_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  lcd_cnt_s_reg[30]/C
                         clock pessimism              0.272    25.158    
                         clock uncertainty           -0.035    25.123    
    SLICE_X59Y64         FDCE (Setup_fdce_C_D)        0.062    25.185    lcd_cnt_s_reg[30]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                 13.380    

Slack (MET) :             13.396ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 1.725ns (26.118%)  route 4.880ns (73.882%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.184    sys_clk_i_IBUF_BUFG
    SLICE_X59Y62         FDCE                                         r  lcd_cnt_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.456     5.640 r  lcd_cnt_s_reg[21]/Q
                         net (fo=2, routed)           0.961     6.602    lcd_cnt_s_reg[21]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  sel_o[5]_i_10/O
                         net (fo=3, routed)           0.830     7.555    sel_o[5]_i_10_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.124     7.679 r  sel_o[5]_i_5/O
                         net (fo=26, routed)          0.952     8.631    sel_o[5]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  sel_o[5]_i_1/O
                         net (fo=41, routed)          2.137    10.892    sel_o0
    SLICE_X59Y63         LUT2 (Prop_lut2_I1_O)        0.124    11.016 r  lcd_cnt_s[24]_i_4/O
                         net (fo=1, routed)           0.000    11.016    lcd_cnt_s[24]_i_4_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.566 r  lcd_cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    lcd_cnt_s_reg[24]_i_1_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.789 r  lcd_cnt_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.789    lcd_cnt_s_reg[28]_i_1_n_7
    SLICE_X59Y64         FDCE                                         r  lcd_cnt_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    24.887    sys_clk_i_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  lcd_cnt_s_reg[28]/C
                         clock pessimism              0.272    25.158    
                         clock uncertainty           -0.035    25.123    
    SLICE_X59Y64         FDCE (Setup_fdce_C_D)        0.062    25.185    lcd_cnt_s_reg[28]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                 13.396    

Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 1.836ns (28.084%)  route 4.702ns (71.916%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.184    sys_clk_i_IBUF_BUFG
    SLICE_X59Y62         FDCE                                         r  lcd_cnt_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.456     5.640 r  lcd_cnt_s_reg[21]/Q
                         net (fo=2, routed)           0.961     6.602    lcd_cnt_s_reg[21]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  sel_o[5]_i_10/O
                         net (fo=3, routed)           0.830     7.555    sel_o[5]_i_10_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.124     7.679 r  sel_o[5]_i_5/O
                         net (fo=26, routed)          0.952     8.631    sel_o[5]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  sel_o[5]_i_1/O
                         net (fo=41, routed)          1.959    10.714    sel_o0
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.838 r  lcd_cnt_s[20]_i_4/O
                         net (fo=1, routed)           0.000    10.838    lcd_cnt_s[20]_i_4_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.388 r  lcd_cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    lcd_cnt_s_reg[20]_i_1_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.722 r  lcd_cnt_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.722    lcd_cnt_s_reg[24]_i_1_n_6
    SLICE_X59Y63         FDCE                                         r  lcd_cnt_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    24.887    sys_clk_i_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  lcd_cnt_s_reg[25]/C
                         clock pessimism              0.272    25.158    
                         clock uncertainty           -0.035    25.123    
    SLICE_X59Y63         FDCE (Setup_fdce_C_D)        0.062    25.185    lcd_cnt_s_reg[25]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             13.484ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.815ns (27.852%)  route 4.702ns (72.148%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.184    sys_clk_i_IBUF_BUFG
    SLICE_X59Y62         FDCE                                         r  lcd_cnt_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.456     5.640 r  lcd_cnt_s_reg[21]/Q
                         net (fo=2, routed)           0.961     6.602    lcd_cnt_s_reg[21]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  sel_o[5]_i_10/O
                         net (fo=3, routed)           0.830     7.555    sel_o[5]_i_10_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.124     7.679 r  sel_o[5]_i_5/O
                         net (fo=26, routed)          0.952     8.631    sel_o[5]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  sel_o[5]_i_1/O
                         net (fo=41, routed)          1.959    10.714    sel_o0
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.838 r  lcd_cnt_s[20]_i_4/O
                         net (fo=1, routed)           0.000    10.838    lcd_cnt_s[20]_i_4_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.388 r  lcd_cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    lcd_cnt_s_reg[20]_i_1_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.701 r  lcd_cnt_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.701    lcd_cnt_s_reg[24]_i_1_n_4
    SLICE_X59Y63         FDCE                                         r  lcd_cnt_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    24.887    sys_clk_i_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  lcd_cnt_s_reg[27]/C
                         clock pessimism              0.272    25.158    
                         clock uncertainty           -0.035    25.123    
    SLICE_X59Y63         FDCE (Setup_fdce_C_D)        0.062    25.185    lcd_cnt_s_reg[27]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 13.484    

Slack (MET) :             13.558ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.741ns (27.024%)  route 4.702ns (72.976%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     5.184    sys_clk_i_IBUF_BUFG
    SLICE_X59Y62         FDCE                                         r  lcd_cnt_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.456     5.640 r  lcd_cnt_s_reg[21]/Q
                         net (fo=2, routed)           0.961     6.602    lcd_cnt_s_reg[21]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  sel_o[5]_i_10/O
                         net (fo=3, routed)           0.830     7.555    sel_o[5]_i_10_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.124     7.679 r  sel_o[5]_i_5/O
                         net (fo=26, routed)          0.952     8.631    sel_o[5]_i_5_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  sel_o[5]_i_1/O
                         net (fo=41, routed)          1.959    10.714    sel_o0
    SLICE_X59Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.838 r  lcd_cnt_s[20]_i_4/O
                         net (fo=1, routed)           0.000    10.838    lcd_cnt_s[20]_i_4_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.388 r  lcd_cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    lcd_cnt_s_reg[20]_i_1_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.627 r  lcd_cnt_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.627    lcd_cnt_s_reg[24]_i_1_n_5
    SLICE_X59Y63         FDCE                                         r  lcd_cnt_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    24.887    sys_clk_i_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  lcd_cnt_s_reg[26]/C
                         clock pessimism              0.272    25.158    
                         clock uncertainty           -0.035    25.123    
    SLICE_X59Y63         FDCE (Setup_fdce_C_D)        0.062    25.185    lcd_cnt_s_reg[26]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 13.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 digit_o_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.591     1.514    sys_clk_i_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  digit_o_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  digit_o_reg[1]_C/Q
                         net (fo=2, routed)           0.167     1.823    digit_o_reg[1]_C_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  digit_o[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.868    digit_o[1]_C_i_1_n_0
    SLICE_X65Y61         FDCE                                         r  digit_o_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.031    sys_clk_i_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  digit_o_reg[1]_C/C
                         clock pessimism             -0.516     1.514    
    SLICE_X65Y61         FDCE (Hold_fdce_C_D)         0.091     1.605    digit_o_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 digit_o_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.591     1.514    sys_clk_i_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  digit_o_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  digit_o_reg[2]_C/Q
                         net (fo=2, routed)           0.167     1.823    digit_o_reg[2]_C_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  digit_o[2]_C_i_1/O
                         net (fo=1, routed)           0.000     1.868    digit_o[2]_C_i_1_n_0
    SLICE_X65Y60         FDCE                                         r  digit_o_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.031    sys_clk_i_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  digit_o_reg[2]_C/C
                         clock pessimism             -0.516     1.514    
    SLICE_X65Y60         FDCE (Hold_fdce_C_D)         0.091     1.605    digit_o_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 digit_o_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.591     1.514    sys_clk_i_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  digit_o_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  digit_o_reg[0]_C/Q
                         net (fo=2, routed)           0.168     1.824    digit_o_reg[0]_C_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  digit_o[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.869    digit_o[0]_C_i_1_n_0
    SLICE_X63Y61         FDCE                                         r  digit_o_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.031    sys_clk_i_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  digit_o_reg[0]_C/C
                         clock pessimism             -0.516     1.514    
    SLICE_X63Y61         FDCE (Hold_fdce_C_D)         0.091     1.605    digit_o_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 digit_o_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.512    sys_clk_i_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  digit_o_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  digit_o_reg[5]_C/Q
                         net (fo=2, routed)           0.168     1.822    digit_o_reg[5]_C_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  digit_o[5]_C_i_1/O
                         net (fo=1, routed)           0.000     1.867    digit_o[5]_C_i_1_n_0
    SLICE_X63Y63         FDCE                                         r  digit_o_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.028    sys_clk_i_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  digit_o_reg[5]_C/C
                         clock pessimism             -0.515     1.512    
    SLICE_X63Y63         FDCE (Hold_fdce_C_D)         0.091     1.603    digit_o_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 digit_o_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.515    sys_clk_i_IBUF_BUFG
    SLICE_X64Y59         FDCE                                         r  digit_o_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  digit_o_reg[4]_C/Q
                         net (fo=2, routed)           0.175     1.855    digit_o_reg[4]_C_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  digit_o[4]_C_i_1/O
                         net (fo=1, routed)           0.000     1.900    digit_o[4]_C_i_1_n_0
    SLICE_X64Y59         FDCE                                         r  digit_o_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.862     2.032    sys_clk_i_IBUF_BUFG
    SLICE_X64Y59         FDCE                                         r  digit_o_reg[4]_C/C
                         clock pessimism             -0.516     1.515    
    SLICE_X64Y59         FDCE (Hold_fdce_C_D)         0.120     1.635    digit_o_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 digit_o_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.512    sys_clk_i_IBUF_BUFG
    SLICE_X62Y63         FDCE                                         r  digit_o_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  digit_o_reg[3]_C/Q
                         net (fo=2, routed)           0.185     1.838    digit_o_reg[3]_C_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  digit_o[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.883    digit_o[3]_C_i_1_n_0
    SLICE_X62Y63         FDCE                                         r  digit_o_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.028    sys_clk_i_IBUF_BUFG
    SLICE_X62Y63         FDCE                                         r  digit_o_reg[3]_C/C
                         clock pessimism             -0.515     1.512    
    SLICE_X62Y63         FDCE (Hold_fdce_C_D)         0.091     1.603    digit_o_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 digit_o_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.515    sys_clk_i_IBUF_BUFG
    SLICE_X62Y59         FDCE                                         r  digit_o_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  digit_o_reg[6]_C/Q
                         net (fo=2, routed)           0.185     1.841    digit_o_reg[6]_C_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  digit_o[6]_C_i_1/O
                         net (fo=1, routed)           0.000     1.886    digit_o[6]_C_i_1_n_0
    SLICE_X62Y59         FDCE                                         r  digit_o_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.862     2.032    sys_clk_i_IBUF_BUFG
    SLICE_X62Y59         FDCE                                         r  digit_o_reg[6]_C/C
                         clock pessimism             -0.516     1.515    
    SLICE_X62Y59         FDCE (Hold_fdce_C_D)         0.091     1.606    digit_o_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 lcd_cnt_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel_o_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.729%)  route 0.249ns (57.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.591     1.514    sys_clk_i_IBUF_BUFG
    SLICE_X59Y59         FDCE                                         r  lcd_cnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  lcd_cnt_s_reg[11]/Q
                         net (fo=31, routed)          0.249     1.905    lcd_cnt_s_reg[11]
    SLICE_X62Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.950 r  sel_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.950    sel_o[2]_i_1_n_0
    SLICE_X62Y60         FDPE                                         r  sel_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.031    sys_clk_i_IBUF_BUFG
    SLICE_X62Y60         FDPE                                         r  sel_o_reg[2]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X62Y60         FDPE (Hold_fdpe_C_D)         0.091     1.642    sel_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.208ns (47.133%)  route 0.233ns (52.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.485    sys_clk_i_IBUF_BUFG
    SLICE_X54Y60         FDCE                                         r  cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.164     1.649 f  cnt_s_reg[0]/Q
                         net (fo=4, routed)           0.233     1.883    cnt_s_reg_n_0_[0]
    SLICE_X54Y60         LUT1 (Prop_lut1_I0_O)        0.044     1.927 r  cnt_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.927    cnt_s[0]_i_1_n_0
    SLICE_X54Y60         FDCE                                         r  cnt_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     2.002    sys_clk_i_IBUF_BUFG
    SLICE_X54Y60         FDCE                                         r  cnt_s_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X54Y60         FDCE (Hold_fdce_C_D)         0.133     1.618    cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 lcd_cnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.591     1.514    sys_clk_i_IBUF_BUFG
    SLICE_X59Y57         FDCE                                         r  lcd_cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  lcd_cnt_s_reg[0]/Q
                         net (fo=2, routed)           0.168     1.824    lcd_cnt_s_reg[0]
    SLICE_X59Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.869 r  lcd_cnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000     1.869    lcd_cnt_s[0]_i_5_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  lcd_cnt_s_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    lcd_cnt_s_reg[0]_i_1_n_7
    SLICE_X59Y57         FDCE                                         r  lcd_cnt_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.030    sys_clk_i_IBUF_BUFG
    SLICE_X59Y57         FDCE                                         r  lcd_cnt_s_reg[0]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X59Y57         FDCE (Hold_fdce_C_D)         0.105     1.619    lcd_cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y62   cnt_s_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y62   cnt_s_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y61   cnt_s_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y59   cnt_s_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y61   cnt_s_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y60   cnt_s_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y61   cnt_s_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y61   cnt_s_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y62   cnt_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y62   cnt_s_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y62   cnt_s_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y61   cnt_s_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y61   cnt_s_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y61   cnt_s_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y61   cnt_s_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y62   cnt_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y61   cnt_s_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y62   cnt_s_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y61   cnt_s_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y56   sec_s_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y54   sec_s_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y56   sec_s_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y56   sec_s_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y54   sec_s_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y56   sec_s_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y54   sec_s_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y55   sec_s_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y56   sec_s_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y56   sec_s_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       15.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.619ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.608ns (16.157%)  route 3.155ns (83.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.558     5.121    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  num_s_reg[0]/Q
                         net (fo=28, routed)          2.183     7.761    num_s_reg_n_0_[0]
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.152     7.913 f  digit_o_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.972     8.884    digit_o_reg[3]_LDC_i_2_n_0
    SLICE_X62Y63         FDCE                                         f  digit_o_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.504    24.888    sys_clk_i_IBUF_BUFG
    SLICE_X62Y63         FDCE                                         r  digit_o_reg[3]_C/C
                         clock pessimism              0.258    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X62Y63         FDCE (Recov_fdce_C_CLR)     -0.607    24.503    digit_o_reg[3]_C
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                 15.619    

Slack (MET) :             16.225ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.574ns (18.181%)  route 2.583ns (81.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.558     5.121    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  num_s_reg[0]/Q
                         net (fo=28, routed)          1.657     7.235    num_s_reg_n_0_[0]
    SLICE_X63Y62         LUT5 (Prop_lut5_I4_O)        0.118     7.353 f  digit_o_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.926     8.278    digit_o_reg[5]_LDC_i_2_n_0
    SLICE_X63Y63         FDCE                                         f  digit_o_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.504    24.888    sys_clk_i_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  digit_o_reg[5]_C/C
                         clock pessimism              0.258    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X63Y63         FDCE (Recov_fdce_C_CLR)     -0.607    24.503    digit_o_reg[5]_C
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                 16.225    

Slack (MET) :             16.304ns  (required time - arrival time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.608ns (19.729%)  route 2.474ns (80.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557     5.120    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     5.576 r  num_s_reg[1]/Q
                         net (fo=28, routed)          1.795     7.371    num_s_reg_n_0_[1]
    SLICE_X63Y60         LUT5 (Prop_lut5_I2_O)        0.152     7.523 f  digit_o_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.679     8.202    digit_o_reg[2]_LDC_i_2_n_0
    SLICE_X65Y60         FDCE                                         f  digit_o_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.507    24.891    sys_clk_i_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  digit_o_reg[2]_C/C
                         clock pessimism              0.258    25.148    
                         clock uncertainty           -0.035    25.113    
    SLICE_X65Y60         FDCE (Recov_fdce_C_CLR)     -0.607    24.506    digit_o_reg[2]_C
  -------------------------------------------------------------------
                         required time                         24.506    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 16.304    

Slack (MET) :             16.327ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.576%)  route 2.720ns (82.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.558     5.121    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  num_s_reg[0]/Q
                         net (fo=28, routed)          2.183     7.761    num_s_reg_n_0_[0]
    SLICE_X61Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.885 f  digit_o_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.536     8.421    digit_o_reg[3]_LDC_i_1_n_0
    SLICE_X60Y63         FDPE                                         f  digit_o_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    24.887    sys_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDPE                                         r  digit_o_reg[3]_P/C
                         clock pessimism              0.258    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X60Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    24.748    digit_o_reg[3]_P
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 16.327    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.608ns (20.150%)  route 2.409ns (79.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.558     5.121    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  num_s_reg[0]/Q
                         net (fo=28, routed)          1.858     7.435    num_s_reg_n_0_[0]
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.152     7.587 f  digit_o_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.551     8.139    digit_o_reg[6]_LDC_i_2_n_0
    SLICE_X62Y59         FDCE                                         f  digit_o_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.507    24.891    sys_clk_i_IBUF_BUFG
    SLICE_X62Y59         FDCE                                         r  digit_o_reg[6]_C/C
                         clock pessimism              0.258    25.148    
                         clock uncertainty           -0.035    25.113    
    SLICE_X62Y59         FDCE (Recov_fdce_C_CLR)     -0.613    24.500    digit_o_reg[6]_C
  -------------------------------------------------------------------
                         required time                         24.500    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.580ns (18.218%)  route 2.604ns (81.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557     5.120    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     5.576 f  num_s_reg[1]/Q
                         net (fo=28, routed)          1.795     7.371    num_s_reg_n_0_[1]
    SLICE_X63Y60         LUT5 (Prop_lut5_I1_O)        0.124     7.495 f  digit_o_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.809     8.304    digit_o_reg[2]_LDC_i_1_n_0
    SLICE_X64Y60         FDPE                                         f  digit_o_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.507    24.891    sys_clk_i_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  digit_o_reg[2]_P/C
                         clock pessimism              0.258    25.148    
                         clock uncertainty           -0.035    25.113    
    SLICE_X64Y60         FDPE (Recov_fdpe_C_PRE)     -0.361    24.752    digit_o_reg[2]_P
  -------------------------------------------------------------------
                         required time                         24.752    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                 16.448    

Slack (MET) :             16.463ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.602ns (20.623%)  route 2.317ns (79.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.558     5.121    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  num_s_reg[0]/Q
                         net (fo=28, routed)          1.728     7.305    num_s_reg_n_0_[0]
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.146     7.451 f  digit_o_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.589     8.040    digit_o_reg[1]_LDC_i_2_n_0
    SLICE_X65Y61         FDCE                                         f  digit_o_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.506    24.890    sys_clk_i_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  digit_o_reg[1]_C/C
                         clock pessimism              0.258    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X65Y61         FDCE (Recov_fdce_C_CLR)     -0.609    24.503    digit_o_reg[1]_C
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                 16.463    

Slack (MET) :             16.533ns  (required time - arrival time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.608ns (21.324%)  route 2.243ns (78.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.557     5.120    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     5.576 r  num_s_reg[1]/Q
                         net (fo=28, routed)          1.654     7.230    num_s_reg_n_0_[1]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.152     7.382 f  digit_o_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.589     7.972    digit_o_reg[0]_LDC_i_2_n_0
    SLICE_X63Y61         FDCE                                         f  digit_o_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.506    24.890    sys_clk_i_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  digit_o_reg[0]_C/C
                         clock pessimism              0.258    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X63Y61         FDCE (Recov_fdce_C_CLR)     -0.607    24.505    digit_o_reg[0]_C
  -------------------------------------------------------------------
                         required time                         24.505    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                 16.533    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.580ns (19.421%)  route 2.406ns (80.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.558     5.121    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  num_s_reg[0]/Q
                         net (fo=28, routed)          1.728     7.305    num_s_reg_n_0_[0]
    SLICE_X64Y61         LUT5 (Prop_lut5_I0_O)        0.124     7.429 f  digit_o_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.678     8.108    digit_o_reg[1]_LDC_i_1_n_0
    SLICE_X64Y62         FDPE                                         f  digit_o_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.505    24.889    sys_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  digit_o_reg[1]_P/C
                         clock pessimism              0.258    25.146    
                         clock uncertainty           -0.035    25.111    
    SLICE_X64Y62         FDPE (Recov_fdpe_C_PRE)     -0.361    24.750    digit_o_reg[1]_P
  -------------------------------------------------------------------
                         required time                         24.750    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.704ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.580ns (19.824%)  route 2.346ns (80.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.558     5.121    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.456     5.577 f  num_s_reg[0]/Q
                         net (fo=28, routed)          1.657     7.235    num_s_reg_n_0_[0]
    SLICE_X63Y62         LUT5 (Prop_lut5_I3_O)        0.124     7.359 f  digit_o_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.688     8.047    digit_o_reg[5]_LDC_i_1_n_0
    SLICE_X61Y62         FDPE                                         f  digit_o_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.504    24.888    sys_clk_i_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  digit_o_reg[5]_P/C
                         clock pessimism              0.258    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X61Y62         FDPE (Recov_fdpe_C_PRE)     -0.359    24.751    digit_o_reg[5]_P
  -------------------------------------------------------------------
                         required time                         24.751    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 16.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.700%)  route 0.538ns (74.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.565     1.488    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  num_s_reg[1]/Q
                         net (fo=28, routed)          0.407     2.037    num_s_reg_n_0_[1]
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.045     2.082 f  digit_o_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.130     2.212    digit_o_reg[6]_LDC_i_1_n_0
    SLICE_X61Y59         FDPE                                         f  digit_o_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.030    sys_clk_i_IBUF_BUFG
    SLICE_X61Y59         FDPE                                         r  digit_o_reg[6]_P/C
                         clock pessimism             -0.479     1.550    
    SLICE_X61Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     1.455    digit_o_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.444%)  route 0.575ns (75.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.565     1.488    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  num_s_reg[1]/Q
                         net (fo=28, routed)          0.448     2.077    num_s_reg_n_0_[1]
    SLICE_X64Y59         LUT5 (Prop_lut5_I1_O)        0.045     2.122 f  digit_o_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.127     2.249    digit_o_reg[4]_LDC_i_1_n_0
    SLICE_X64Y58         FDPE                                         f  digit_o_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.862     2.032    sys_clk_i_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  digit_o_reg[4]_P/C
                         clock pessimism             -0.479     1.552    
    SLICE_X64Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.481    digit_o_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.565     1.488    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  num_s_reg[1]/Q
                         net (fo=28, routed)          0.416     2.046    num_s_reg_n_0_[1]
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.045     2.091 f  digit_o_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.181     2.272    digit_o_reg[3]_LDC_i_1_n_0
    SLICE_X60Y63         FDPE                                         f  digit_o_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     2.026    sys_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDPE                                         r  digit_o_reg[3]_P/C
                         clock pessimism             -0.479     1.546    
    SLICE_X60Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    digit_o_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.629%)  route 0.636ns (77.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.487    sys_clk_i_IBUF_BUFG
    SLICE_X57Y60         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  num_s_reg[2]/Q
                         net (fo=28, routed)          0.397     2.026    num_s_reg_n_0_[2]
    SLICE_X64Y61         LUT5 (Prop_lut5_I2_O)        0.045     2.071 f  digit_o_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.238     2.309    digit_o_reg[1]_LDC_i_1_n_0
    SLICE_X64Y62         FDPE                                         f  digit_o_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.859     2.029    sys_clk_i_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  digit_o_reg[1]_P/C
                         clock pessimism             -0.479     1.549    
    SLICE_X64Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     1.478    digit_o_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.323%)  route 0.647ns (77.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.486    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  num_s_reg[0]/Q
                         net (fo=28, routed)          0.406     2.033    num_s_reg_n_0_[0]
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.045     2.078 f  digit_o_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.242     2.320    digit_o_reg[0]_LDC_i_1_n_0
    SLICE_X62Y62         FDPE                                         f  digit_o_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.859     2.029    sys_clk_i_IBUF_BUFG
    SLICE_X62Y62         FDPE                                         r  digit_o_reg[0]_P/C
                         clock pessimism             -0.479     1.549    
    SLICE_X62Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.454    digit_o_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.251%)  route 0.650ns (77.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.487    sys_clk_i_IBUF_BUFG
    SLICE_X57Y60         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  num_s_reg[2]/Q
                         net (fo=28, routed)          0.407     2.035    num_s_reg_n_0_[2]
    SLICE_X63Y62         LUT5 (Prop_lut5_I2_O)        0.045     2.080 f  digit_o_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.243     2.323    digit_o_reg[5]_LDC_i_1_n_0
    SLICE_X61Y62         FDPE                                         f  digit_o_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.027    sys_clk_i_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  digit_o_reg[5]_P/C
                         clock pessimism             -0.479     1.547    
    SLICE_X61Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.452    digit_o_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.275%)  route 0.590ns (75.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.487    sys_clk_i_IBUF_BUFG
    SLICE_X57Y60         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  num_s_reg[2]/Q
                         net (fo=28, routed)          0.397     2.026    num_s_reg_n_0_[2]
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.048     2.074 f  digit_o_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.266    digit_o_reg[1]_LDC_i_2_n_0
    SLICE_X65Y61         FDCE                                         f  digit_o_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.031    sys_clk_i_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  digit_o_reg[1]_C/C
                         clock pessimism             -0.479     1.551    
    SLICE_X65Y61         FDCE (Remov_fdce_C_CLR)     -0.158     1.393    digit_o_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.189ns (24.021%)  route 0.598ns (75.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.486    sys_clk_i_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  num_s_reg[0]/Q
                         net (fo=28, routed)          0.406     2.033    num_s_reg_n_0_[0]
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.048     2.081 f  digit_o_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.273    digit_o_reg[0]_LDC_i_2_n_0
    SLICE_X63Y61         FDCE                                         f  digit_o_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.031    sys_clk_i_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  digit_o_reg[0]_C/C
                         clock pessimism             -0.479     1.551    
    SLICE_X63Y61         FDCE (Remov_fdce_C_CLR)     -0.154     1.397    digit_o_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.184ns (23.322%)  route 0.605ns (76.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.565     1.488    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  num_s_reg[1]/Q
                         net (fo=28, routed)          0.407     2.037    num_s_reg_n_0_[1]
    SLICE_X62Y59         LUT5 (Prop_lut5_I2_O)        0.043     2.080 f  digit_o_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.197     2.277    digit_o_reg[6]_LDC_i_2_n_0
    SLICE_X62Y59         FDCE                                         f  digit_o_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.862     2.032    sys_clk_i_IBUF_BUFG
    SLICE_X62Y59         FDCE                                         r  digit_o_reg[6]_C/C
                         clock pessimism             -0.479     1.552    
    SLICE_X62Y59         FDCE (Remov_fdce_C_CLR)     -0.159     1.393    digit_o_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.189ns (22.892%)  route 0.637ns (77.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.565     1.488    sys_clk_i_IBUF_BUFG
    SLICE_X57Y59         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  num_s_reg[1]/Q
                         net (fo=28, routed)          0.448     2.077    num_s_reg_n_0_[1]
    SLICE_X64Y59         LUT5 (Prop_lut5_I2_O)        0.048     2.125 f  digit_o_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.189     2.314    digit_o_reg[4]_LDC_i_2_n_0
    SLICE_X64Y59         FDCE                                         f  digit_o_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.862     2.032    sys_clk_i_IBUF_BUFG
    SLICE_X64Y59         FDCE                                         r  digit_o_reg[4]_C/C
                         clock pessimism             -0.479     1.552    
    SLICE_X64Y59         FDCE (Remov_fdce_C_CLR)     -0.140     1.412    digit_o_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.902    





