// Seed: 2132792900
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_5, id_6;
  assign id_6 = 1'b0;
  assign id_5 = 1;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_4,
      id_6,
      id_4
  );
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  assign module_0.id_5 = 0;
endmodule
