SCSA-16 Instruction Set Architecture (ISA) Reference - 16-Bit

The 24-bit (3-byte) instruction format is: **[4-bit Opcode | 4-bit Register] [16-bit Address/Operand]**.

## Instruction Flow and Execution

The CPU uses the **Fetch-Decode-Execute (F-D-E)** cycle. Every instruction, regardless of operands, consumes exactly **3 bytes** of memory.

| Mnemonic | Opcode (Hex) | Algebraic Operation | Description |
| :---: | :---: | :---: | :---: |
| HLT | 0x0 | PC $\leftarrow$ PC + 1 (Stop) | Halts the CPU clock. Used at the end of every program. |
| LDA R, ADDR | 0x2 | R $\leftarrow$ RAM[ADDR] | Load data from RAM to Accumulator (R0). Direct addressing. |
| STA R, ADDR | 0x3 | RAM[ADDR] $\leftarrow$ R | Store data from Accumulator (R0) to RAM. |
| JMP ADDR | 0x8 | PC $\leftarrow$ ADDR | Unconditional jump. Crucial for PSI/O's transfer of control. |
| MUL R, ADDR | 0xE | R $\leftarrow$ R $\times$ RAM[ADDR] | 16-bit multiplication. |

## Memory Map Deep Dive (64 KB)

| Address Range | Size | Purpose |
| :---: | :---: | :---: |
| **0x0000 - 0x00FF** | 256 B | IVT (Interrupt Vector Table) and System Reserved |
| **0x0100 - 0xEEFF** | ~60 KB | **User Space** (Program Code and Data, incl. bootloader.bin) |
| **0xF000 - 0xFFFF** | 4 KB | **PSI/O Firmware ROM** (Fixed Boot Address and Secure Boot Logic) |

