Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 21:51:44 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_synth_power.rpt
| Design           : LU8PEEng
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 723.913      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 610.418      |
| Device Static (mW)       | 113.496      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 91.7         |
| Junction Temperature (C) | 33.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+------------+----------+-----------+-----------------+
| On-Chip                  | Power (mW) | Used     | Available | Utilization (%) |
+--------------------------+------------+----------+-----------+-----------------+
| Clocks                   |    28.701  |        3 |       --- |             --- |
| Slice Logic              |   230.588  |    22186 |       --- |             --- |
|   LUT as Logic           |   221.767  |    14270 |     53200 |           26.82 |
|   CARRY4                 |     5.373  |      684 |     13300 |            5.14 |
|   Register               |     2.671  |     4376 |    106400 |            4.11 |
|   LUT as Shift Register  |     0.416  |      102 |     17400 |            0.59 |
|   LUT as Distributed RAM |     0.229  |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |     0.133  |       75 |     53200 |            0.14 |
|   Others                 |     0.000  |      156 |       --- |             --- |
| Signals                  |   224.051  |    21722 |       --- |             --- |
| Block RAM                |   112.317  |       27 |       140 |           19.29 |
| DSPs                     |    14.760  |       16 |       220 |            7.27 |
| Static Power             |   113.496  |          |           |                 |
| Total                    |   723.913  |          |           |                 |
+--------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.615 |       0.605 |      0.010 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.005 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.021 |       0.000 |      0.021 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+------------+
| Name               | Power (mW) |
+--------------------+------------+
| LU8PEEng           |   610.417  |
|   DTU              |    50.072  |
|     cmd_store      |     4.279  |
|       ram_addr     |     3.991  |
|     raddress_store |     2.268  |
|       ram_addr     |     1.969  |
|     rdata_store    |     9.391  |
|       ram_addr     |     7.573  |
|     wdata_store    |    32.127  |
|       ram_addr     |    31.142  |
|   MC               |    10.010  |
|   compBlock        |   550.335  |
|     PE0            |    35.979  |
|       ADD          |    20.293  |
|       MUL          |    11.678  |
|     PE1            |    33.676  |
|       ADD          |    20.306  |
|       MUL          |     9.363  |
|     PE2            |    35.324  |
|       ADD          |    20.291  |
|       MUL          |    10.940  |
|     PE3            |    42.358  |
|       ADD          |    20.294  |
|       MUL          |    18.191  |
|     PE4            |    42.137  |
|       ADD          |    20.253  |
|       MUL          |    18.025  |
|     PE5            |    42.323  |
|       ADD          |    20.299  |
|       MUL          |    18.156  |
|     PE6            |    40.524  |
|       ADD          |    20.212  |
|       MUL          |    16.462  |
|     PE7            |    40.666  |
|       ADD          |    20.266  |
|       MUL          |    16.538  |
|     conBlock       |     5.098  |
|     currentBlock0  |    30.592  |
|       inst1        |    30.592  |
|     currentBlock1  |    24.298  |
|       inst1        |    24.298  |
|     leftBlock0     |    68.220  |
|       inst1        |    68.220  |
|     leftBlock1     |    15.827  |
|       inst1        |    15.827  |
|     rec            |    68.691  |
|     topBlock       |     0.920  |
|       inst2        |     0.920  |
+--------------------+------------+


