
package cgra.fabric.Shared_PE.tia_parameters
/*
trait knob_parameters {
//

val TIA_WORD_WIDTH:Int = 32
val TIA_NUM_REGISTERS = 8
val TIA_SPM_DEPTH = 1024

// Memory-mapped instruction representation.
val TIA_MM_INSTRUCTION_WIDTH = 128

// Maximum number of instructions per PE.
val TIA_MAX_NUM_INSTRUCTIONS = 16

// Number of input and output channels.
val TIA_NUM_INPUT_CHANNELS = 4
val TIA_NUM_OUTPUT_CHANNELS = 4

// Instruction immediates.
val TIA_IMMEDIATE_WIDTH = 32

// How many input channels we can dequeue in a single cycle.
val TIA_MAX_NUM_INPUT_CHANNELS_TO_DEQUEUE = TIA_NUM_INPUT_CHANNELS // TODO: remove.

// Number of predicates to store state.
val TIA_NUM_PREDICATES = 8

// Tags for inter-PE/ME channels.
val TIA_NUM_TAGS = 3

// Maximum number of input channels upon which an instruction can depend.
val TIA_MAX_NUM_INPUT_CHANNELS_TO_CHECK = 2

// --- Interconnect ---

// Number of physical planes.
val TIA_NUM_PHYSICAL_PLANES = 1

// Generic channel FIFO depth.
val TIA_CHANNEL_BUFFER_FIFO_DEPTH = 2

// Link buffer FIFO depth.
val TIA_LINK_BUFFER_FIFO_DEPTH = 2

// Memory link buffer FIFO depth.
val TIA_MEMORY_LINK_BUFFER_FIFO_DEPTH = 4

// --- Memory ---

val TIA_NUM_DATA_MEMORY_WORDS = 32786

// --- Scratchpad ---
val TIA_NUM_SCRATCHPAD_WORDS_IF_ENABLED = 512

}
*/
