module jt12_mod( 
    input       s1_enters, 
    input       s2_enters, 
    input       s3_enters, 
    input       s4_enters, 
    input [2:0] alg_I, 
    output reg  xuse_prevprev1, 
    output reg  xuse_internal, 
    output reg  yuse_internal, 
    output reg  xuse_prev2, 
    output reg  yuse_prev1, 
    output reg  yuse_prev2 
);
parameter num_ch=6; 
reg [7:0] alg_hot; 
always @(*) begin 
    case( alg_I ) 
        3'd0: alg_hot = 8'h1;  
        3'd1: alg_hot = 8'h2;  
        3'd2: alg_hot = 8'h4;  
        3'd3: alg_hot = 8'h8;  
        3'd4: alg_hot = 8'h10; 
        3'd5: alg_hot = 8'h20; 
        3'd6: alg_hot = 8'h40; 
        3'd7: alg_hot = 8'h80; 
    endcase
end
generate 
    if( num_ch==6 ) begin 
        always @(*) begin 
            xuse_prevprev1 = s1_enters | (s3_enters&alg_hot[5]); 
            xuse_prev2 = (s3_enters&(|alg_hot[2:0])) | (s4_enters&alg_hot[3]); 
            xuse_internal = s4_enters & alg_hot[2]; 
            yuse_internal = s4_enters & (|{alg_hot[4:3],alg_hot[1:0]}); 
            yuse_prev1 = s1_enters | (s3_enters&alg_hot[1]) |
                (s2_enters&(|{alg_hot[6:3],alg_hot[0]}) )|
                (s4_enters&(|{alg_hot[5],alg_hot[2]})); 
            yuse_prev2 = 1'b0; 
        end
    end else begin 
        reg [2:0] xuse_s4, xuse_s3, xuse_s2, xuse_s1; 
        reg [2:0] yuse_s4, yuse_s3, yuse_s2, yuse_s1; 
        always @(*) begin 
            { xuse_s1, yuse_s1 } = { 3'b001, 3'b100 }; 
            casez( 1'b1 ) 
                alg_hot[6], alg_hot[5], alg_hot[4], alg_hot[3], alg_hot[0]:
                    { xuse_s2, yuse_s2 } = { 3'b000, 3'b100 }; 
                default:  { xuse_s2, yuse_s2 } =  6'd0; 
            endcase
            casez( 1'b1 ) 
                alg_hot[5]:
                    { xuse_s3, yuse_s3 } = { 3'b000, 3'b100 }; 
                alg_hot[2], alg_hot[0]:
                    { xuse_s3, yuse_s3 } = { 3'b000, 3'b010 }; 
                alg_hot[1]:
                    { xuse_s3, yuse_s3 } = { 3'b010, 3'b100 }; 
                default:  { xuse_s3, yuse_s3 } =  6'd0; 
            endcase
            casez( 1'b1 ) 
                alg_hot[5]:
                    { xuse_s4, yuse_s4 } = { 3'b000, 3'b100 }; 
                alg_hot[4], alg_hot[1], alg_hot[0]:
                    { xuse_s4, yuse_s4 } = { 3'b100, 3'b000 }; 
                alg_hot[3]:
                    { xuse_s4, yuse_s4 } = { 3'b100, 3'b010 }; 
                alg_hot[2]:
                    { xuse_s4, yuse_s4 } = { 3'b100, 3'b100 }; 
                default:  { xuse_s4, yuse_s4 } =  6'd0; 
            endcase
            case( {s4_enters, s3_enters, s2_enters, s1_enters}) 
                4'b1000: begin
                    {xuse_prevprev1, xuse_prev2, xuse_internal} = xuse_s4;
                    {yuse_prev1, yuse_prev2, yuse_internal    } = yuse_s4;
                end
                4'b0100: begin
                    {xuse_prevprev1, xuse_prev2, xuse_internal} = xuse_s3;
                    {yuse_prev1, yuse_prev2, yuse_internal    } = yuse_s3;
                end
                4'b0010: begin
                    {xuse_prevprev1, xuse_prev2, xuse_internal} = xuse_s2;
                    {yuse_prev1, yuse_prev2, yuse_internal    } = yuse_s2;
                end
                4'b0001: begin
                    {xuse_prevprev1, xuse_prev2, xuse_internal} = xuse_s1;
                    {yuse_prev1, yuse_prev2, yuse_internal    } = yuse_s1;
                end
                default: begin
                    {xuse_prevprev1, xuse_prev2, xuse_internal} = 3'b0;
                    {yuse_prev1, yuse_prev2, yuse_internal    } = 3'b0;
                end
            endcase
        end
    end
endgenerate
endmodule 