Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Mar 26 23:12:11 2025
| Host         : ZephyrusG14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_level_timing_summary_routed.rpt -pb basys3_top_level_timing_summary_routed.pb -rpx basys3_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   39          
TIMING-20  Warning           Non-clocked latch               34          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1542)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3652)
5. checking no_input_delay (22)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1542)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[cond_branch]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[fcs_opcode][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[fcs_opcode][2]/Q (HIGH)

 There are 1312 register/latch pins with no clock driven by root clock pin: slow_clock_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3652)
---------------------------------------------------
 There are 3652 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.113        0.000                      0                  146        0.073        0.000                      0                  146        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.113        0.000                      0                  146        0.073        0.000                      0                  146        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.180ns (25.231%)  route 3.497ns (74.769%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.554     5.075    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.010     6.540    uart/uart/uart_tx_inst/clk_cnt[5]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.664 r  uart/uart/uart_tx_inst/clk_cnt[7]_i_3/O
                         net (fo=6, routed)           0.460     7.125    uart/uart/uart_tx_inst/clk_cnt[7]_i_3_n_1
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.249 r  uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=11, routed)          0.696     7.944    uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2_n_1
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.094 r  uart/uart/uart_tx_inst/clk_cnt[7]_i_2/O
                         net (fo=7, routed)           0.952     9.047    uart/uart/uart_tx_inst/clk_cnt[7]_i_2_n_1
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.326     9.373 r  uart/uart/uart_tx_inst/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.379     9.752    uart/uart/uart_tx_inst/clk_cnt[7]_i_1_n_1
    SLICE_X31Y49         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.446    14.787    uart/uart/uart_tx_inst/CLK
    SLICE_X31Y49         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[7]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)       -0.067    14.865    uart/uart/uart_tx_inst/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.165%)  route 3.514ns (85.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.563     5.084    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y40         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=13, routed)          2.671     8.211    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.843     9.179    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_8
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.476    14.817    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.609    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/sig_r_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.178ns (27.967%)  route 3.034ns (72.033%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.554     5.075    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  uart/uart/uart_tx_inst/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.010     6.540    uart/uart/uart_tx_inst/clk_cnt[5]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.664 f  uart/uart/uart_tx_inst/clk_cnt[7]_i_3/O
                         net (fo=6, routed)           0.460     7.125    uart/uart/uart_tx_inst/clk_cnt[7]_i_3_n_1
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.249 f  uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=11, routed)          0.653     7.901    uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2_n_1
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.119     8.020 r  uart/uart/uart_tx_inst/data_r[7]_i_1/O
                         net (fo=16, routed)          0.533     8.553    uart/uart/uart_tx_inst/data_r_1
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.355     8.908 r  uart/uart/uart_tx_inst/sig_r_i_1/O
                         net (fo=1, routed)           0.379     9.287    uart/uart/uart_tx_inst/sig_r
    SLICE_X28Y48         FDSE                                         r  uart/uart/uart_tx_inst/sig_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.448    14.789    uart/uart/uart_tx_inst/CLK
    SLICE_X28Y48         FDSE                                         r  uart/uart/uart_tx_inst/sig_r_reg/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X28Y48         FDSE (Setup_fdse_C_CE)      -0.205    14.729    uart/uart/uart_tx_inst/sig_r_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.304ns (29.581%)  route 3.104ns (70.419%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.554     5.075    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.010     6.540    uart/uart/uart_tx_inst/clk_cnt[5]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.664 r  uart/uart/uart_tx_inst/clk_cnt[7]_i_3/O
                         net (fo=6, routed)           0.460     7.125    uart/uart/uart_tx_inst/clk_cnt[7]_i_3_n_1
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.249 r  uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=11, routed)          0.696     7.944    uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2_n_1
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.094 r  uart/uart/uart_tx_inst/clk_cnt[7]_i_2/O
                         net (fo=7, routed)           0.515     8.610    uart/uart/uart_tx_inst/clk_cnt[7]_i_2_n_1
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.326     8.936 f  uart/uart/uart_tx_inst/clk_cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.423     9.359    uart/uart/uart_tx_inst/clk_cnt[4]_i_2__0_n_1
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.483 r  uart/uart/uart_tx_inst/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.483    uart/uart/uart_tx_inst/clk_cnt[4]_i_1_n_1
    SLICE_X32Y51         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.436    14.777    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y51         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[4]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)        0.031    15.046    uart/uart/uart_tx_inst/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.563     5.084    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y40         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=13, routed)          2.531     8.071    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124     8.195 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.689     8.885    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y6          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.481    14.822    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.010    
                         clock uncertainty           -0.035    14.974    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.614    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/data_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.823ns (22.910%)  route 2.769ns (77.090%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.554     5.075    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  uart/uart/uart_tx_inst/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.010     6.540    uart/uart/uart_tx_inst/clk_cnt[5]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.664 f  uart/uart/uart_tx_inst/clk_cnt[7]_i_3/O
                         net (fo=6, routed)           0.460     7.125    uart/uart/uart_tx_inst/clk_cnt[7]_i_3_n_1
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.249 f  uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=11, routed)          0.653     7.901    uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2_n_1
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.119     8.020 r  uart/uart/uart_tx_inst/data_r[7]_i_1/O
                         net (fo=16, routed)          0.647     8.667    uart/uart/uart_tx_inst/data_r_1
    SLICE_X29Y48         FDRE                                         r  uart/uart/uart_tx_inst/data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.448    14.789    uart/uart/uart_tx_inst/CLK
    SLICE_X29Y48         FDRE                                         r  uart/uart/uart_tx_inst/data_r_reg[0]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_CE)      -0.436    14.498    uart/uart/uart_tx_inst/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.823ns (22.910%)  route 2.769ns (77.090%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.554     5.075    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  uart/uart/uart_tx_inst/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.010     6.540    uart/uart/uart_tx_inst/clk_cnt[5]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.664 f  uart/uart/uart_tx_inst/clk_cnt[7]_i_3/O
                         net (fo=6, routed)           0.460     7.125    uart/uart/uart_tx_inst/clk_cnt[7]_i_3_n_1
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.249 f  uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=11, routed)          0.653     7.901    uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2_n_1
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.119     8.020 r  uart/uart/uart_tx_inst/data_r[7]_i_1/O
                         net (fo=16, routed)          0.647     8.667    uart/uart/uart_tx_inst/data_r_1
    SLICE_X29Y48         FDRE                                         r  uart/uart/uart_tx_inst/data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.448    14.789    uart/uart/uart_tx_inst/CLK
    SLICE_X29Y48         FDRE                                         r  uart/uart/uart_tx_inst/data_r_reg[1]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_CE)      -0.436    14.498    uart/uart/uart_tx_inst/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/data_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.823ns (22.910%)  route 2.769ns (77.090%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.554     5.075    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  uart/uart/uart_tx_inst/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.010     6.540    uart/uart/uart_tx_inst/clk_cnt[5]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.664 f  uart/uart/uart_tx_inst/clk_cnt[7]_i_3/O
                         net (fo=6, routed)           0.460     7.125    uart/uart/uart_tx_inst/clk_cnt[7]_i_3_n_1
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.249 f  uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=11, routed)          0.653     7.901    uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2_n_1
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.119     8.020 r  uart/uart/uart_tx_inst/data_r[7]_i_1/O
                         net (fo=16, routed)          0.647     8.667    uart/uart/uart_tx_inst/data_r_1
    SLICE_X29Y48         FDRE                                         r  uart/uart/uart_tx_inst/data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.448    14.789    uart/uart/uart_tx_inst/CLK
    SLICE_X29Y48         FDRE                                         r  uart/uart/uart_tx_inst/data_r_reg[2]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_CE)      -0.436    14.498    uart/uart/uart_tx_inst/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/data_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.823ns (22.910%)  route 2.769ns (77.090%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.554     5.075    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  uart/uart/uart_tx_inst/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.010     6.540    uart/uart/uart_tx_inst/clk_cnt[5]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.664 f  uart/uart/uart_tx_inst/clk_cnt[7]_i_3/O
                         net (fo=6, routed)           0.460     7.125    uart/uart/uart_tx_inst/clk_cnt[7]_i_3_n_1
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.249 f  uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=11, routed)          0.653     7.901    uart/uart/uart_tx_inst/FSM_onehot_state[2]_i_2_n_1
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.119     8.020 r  uart/uart/uart_tx_inst/data_r[7]_i_1/O
                         net (fo=16, routed)          0.647     8.667    uart/uart/uart_tx_inst/data_r_1
    SLICE_X29Y48         FDRE                                         r  uart/uart/uart_tx_inst/data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.448    14.789    uart/uart/uart_tx_inst/CLK
    SLICE_X29Y48         FDRE                                         r  uart/uart/uart_tx_inst/data_r_reg[3]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_CE)      -0.436    14.498    uart/uart/uart_tx_inst/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 uart/uart/uart_rx_inst/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_rx_inst/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.189ns (28.734%)  route 2.949ns (71.266%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.565     5.086    uart/uart/uart_rx_inst/CLK
    SLICE_X28Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  uart/uart/uart_rx_inst/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           1.298     6.804    uart/uart/uart_rx_inst/clk_cnt_reg_n_1_[6]
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.296     7.100 f  uart/uart/uart_rx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.851     7.951    uart/uart/uart_rx_inst/FSM_sequential_state[1]_i_2_n_1
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.146     8.097 f  uart/uart/uart_rx_inst/clk_cnt[7]_i_2__0/O
                         net (fo=2, routed)           0.800     8.896    uart/uart/uart_rx_inst/clk_cnt[7]_i_2__0_n_1
    SLICE_X28Y43         LUT5 (Prop_lut5_I0_O)        0.328     9.224 r  uart/uart/uart_rx_inst/clk_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.224    uart/uart/uart_rx_inst/clk_cnt1_in[3]
    SLICE_X28Y43         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.447    14.788    uart/uart/uart_rx_inst/CLK
    SLICE_X28Y43         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.031    15.058    uart/uart/uart_rx_inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.615%)  route 0.255ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.563     1.446    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y44         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.255     1.842    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X34Y49         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.832     1.959    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y49         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.059     1.769    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.824%)  route 0.302ns (68.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.445    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y40         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=13, routed)          0.302     1.888    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X34Y49         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.832     1.959    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y49         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.052     1.762    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart/uart/uart_tx_inst/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.000%)  route 0.317ns (63.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.445    uart/uart/uart_tx_inst/CLK
    SLICE_X31Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/uart/uart_tx_inst/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.201     1.787    uart/uart/uart_tx_inst/clk_cnt[6]
    SLICE_X31Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  uart/uart/uart_tx_inst/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.116     1.948    uart/uart/uart_tx_inst/clk_cnt[7]_i_1_n_1
    SLICE_X31Y49         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.833     1.960    uart/uart/uart_tx_inst/CLK
    SLICE_X31Y49         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.070     1.786    uart/uart/uart_tx_inst/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart/uart/uart_rx_inst/data_tmp_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_rx_inst/data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.445    uart/uart/uart_rx_inst/CLK
    SLICE_X29Y41         FDRE                                         r  uart/uart/uart_rx_inst/data_tmp_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/uart/uart_rx_inst/data_tmp_r_reg[3]/Q
                         net (fo=2, routed)           0.125     1.711    uart/uart/uart_rx_inst/data_tmp_r[3]
    SLICE_X31Y41         FDRE                                         r  uart/uart/uart_rx_inst/data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.958    uart/uart/uart_rx_inst/CLK
    SLICE_X31Y41         FDRE                                         r  uart/uart/uart_rx_inst/data_r_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.066     1.546    uart/uart/uart_rx_inst/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart/uart/uart_rx_inst/data_tmp_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_rx_inst/data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.445    uart/uart/uart_rx_inst/CLK
    SLICE_X31Y40         FDRE                                         r  uart/uart/uart_rx_inst/data_tmp_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/uart/uart_rx_inst/data_tmp_r_reg[7]/Q
                         net (fo=2, routed)           0.124     1.710    uart/uart/uart_rx_inst/data_tmp_r[7]
    SLICE_X31Y41         FDRE                                         r  uart/uart/uart_rx_inst/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.958    uart/uart/uart_rx_inst/CLK
    SLICE_X31Y41         FDRE                                         r  uart/uart/uart_rx_inst/data_r_reg[7]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.072     1.533    uart/uart/uart_rx_inst/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/uart/uart_rx_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_rx_inst/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.445    uart/uart/uart_rx_inst/CLK
    SLICE_X28Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/uart/uart_rx_inst/clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.097     1.683    uart/uart/uart_rx_inst/clk_cnt_reg_n_1_[7]
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  uart/uart/uart_rx_inst/clk_cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    uart/uart/uart_rx_inst/clk_cnt1_in[9]
    SLICE_X29Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.832     1.959    uart/uart/uart_rx_inst/CLK
    SLICE_X29Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[9]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.092     1.550    uart/uart/uart_rx_inst/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart/uart/uart_rx_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_rx_inst/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.445    uart/uart/uart_rx_inst/CLK
    SLICE_X28Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/uart/uart_rx_inst/clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.098     1.684    uart/uart/uart_rx_inst/clk_cnt_reg_n_1_[7]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.729 r  uart/uart/uart_rx_inst/clk_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.729    uart/uart/uart_rx_inst/clk_cnt1_in[8]
    SLICE_X29Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.832     1.959    uart/uart/uart_rx_inst/CLK
    SLICE_X29Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[8]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.091     1.549    uart/uart/uart_rx_inst/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart/uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_rx_inst/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.445    uart/uart/uart_rx_inst/CLK
    SLICE_X31Y42         FDRE                                         r  uart/uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/uart/uart_rx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.133     1.719    uart/uart/uart_rx_inst/state__0[0]
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.764 r  uart/uart/uart_rx_inst/clk_cnt[10]_i_2__0/O
                         net (fo=1, routed)           0.000     1.764    uart/uart/uart_rx_inst/clk_cnt1_in[10]
    SLICE_X30Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.958    uart/uart/uart_rx_inst/CLK
    SLICE_X30Y42         FDRE                                         r  uart/uart/uart_rx_inst/clk_cnt_reg[10]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.120     1.578    uart/uart/uart_rx_inst/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart/uart/uart_rx_inst/sig_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_rx_inst/sig_r_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.780%)  route 0.115ns (38.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.563     1.446    uart/uart/uart_rx_inst/CLK
    SLICE_X31Y43         FDSE                                         r  uart/uart/uart_rx_inst/sig_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  uart/uart/uart_rx_inst/sig_q_reg[2]/Q
                         net (fo=2, routed)           0.115     1.702    uart/uart/uart_rx_inst/sig_q[2]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.747 r  uart/uart/uart_rx_inst/majority5/O
                         net (fo=1, routed)           0.000     1.747    uart/uart/uart_rx_inst/majority5_return
    SLICE_X31Y42         FDSE                                         r  uart/uart/uart_rx_inst/sig_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.958    uart/uart/uart_rx_inst/CLK
    SLICE_X31Y42         FDSE                                         r  uart/uart/uart_rx_inst/sig_r_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y42         FDSE (Hold_fdse_C_D)         0.092     1.553    uart/uart/uart_rx_inst/sig_r_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart/uart/uart_tx_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart/uart_tx_inst/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.925%)  route 0.357ns (63.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.564     1.447    uart/uart/uart_tx_inst/CLK
    SLICE_X30Y47         FDRE                                         r  uart/uart/uart_tx_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart/uart/uart_tx_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.357     1.968    uart/uart/uart_tx_inst/FSM_onehot_state_reg_n_1_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I2_O)        0.045     2.013 r  uart/uart/uart_tx_inst/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.013    uart/uart/uart_tx_inst/clk_cnt[5]_i_1_n_1
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.830     1.958    uart/uart/uart_tx_inst/CLK
    SLICE_X32Y50         FDRE                                         r  uart/uart/uart_tx_inst/clk_cnt_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.091     1.805    uart/uart/uart_tx_inst/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  slow_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  slow_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  slow_clock_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  slow_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y49  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y49  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y49  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y49  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  slow_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  slow_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  slow_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  slow_clock_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y49  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y49  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y49  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y49  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3652 Endpoints
Min Delay          3652 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.245ns  (logic 3.807ns (18.805%)  route 16.438ns (81.195%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.707    14.266    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X49Y34         LUT4 (Prop_lut4_I0_O)        0.326    14.592 f  cpu/ex_state/ir_data_in[0]_i_77/O
                         net (fo=2, routed)           0.976    15.567    cpu/ex_state/ir_data_in[0]_i_77_n_1
    SLICE_X49Y36         LUT5 (Prop_lut5_I0_O)        0.124    15.691 r  cpu/ex_state/ir_data_in[0]_i_65/O
                         net (fo=1, routed)           0.000    15.691    cpu/ex_state/ir_data_in[0]_i_65_n_1
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.241 r  cpu/ex_state/ir_data_in_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.241    cpu/ex_state/ir_data_in_reg[0]_i_45_n_1
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  cpu/ex_state/ir_data_in_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.355    cpu/ex_state/ir_data_in_reg[0]_i_26_n_1
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  cpu/ex_state/ir_data_in_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           1.625    18.094    cpu/ex_state/ir_data_in_reg[0]_i_10_n_1
    SLICE_X48Y34         LUT6 (Prop_lut6_I5_O)        0.124    18.218 r  cpu/ex_state/ir_data_in[0]_i_3/O
                         net (fo=1, routed)           0.785    19.004    cpu/ex_state/ir_data_in[0]_i_3_n_1
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.128 r  cpu/ex_state/ir_data_in[0]_i_2/O
                         net (fo=1, routed)           0.993    20.121    cpu/ex_state/ir_data_in[0]_i_2_n_1
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    20.245 r  cpu/ex_state/ir_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000    20.245    cpu/memory_unit/ir_data_in_reg[31]_0[0]
    SLICE_X44Y33         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.825ns  (logic 4.163ns (22.115%)  route 14.662ns (77.885%))
  Logic Levels:           17  (CARRY4=5 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.987 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.987    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.104 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.104    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.221 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.221    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.544 r  cpu/ex_state/ir_data_in_reg[27]_i_8/O[1]
                         net (fo=1, routed)           0.966    16.510    cpu/ex_state/ir_data_in_reg[27]_i_8_n_7
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.306    16.816 r  cpu/ex_state/ir_data_in[25]_i_3/O
                         net (fo=1, routed)           1.006    17.822    cpu/ex_state/ir_data_in[25]_i_3_n_1
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.946 r  cpu/ex_state/ir_data_in[25]_i_2/O
                         net (fo=1, routed)           0.729    18.675    cpu/ex_state/ir_data_in[25]_i_2_n_1
    SLICE_X43Y42         LUT4 (Prop_lut4_I3_O)        0.150    18.825 r  cpu/ex_state/ir_data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    18.825    cpu/memory_unit/ir_data_in_reg[31]_0[25]
    SLICE_X43Y42         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.722ns  (logic 4.139ns (22.108%)  route 14.583ns (77.892%))
  Logic Levels:           18  (CARRY4=6 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.987 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.987    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.104 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.104    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.221 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.221    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.338 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.338    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.557 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[0]
                         net (fo=1, routed)           0.800    16.357    cpu/ex_state/ir_data_in_reg[31]_i_10_n_8
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.295    16.652 r  cpu/ex_state/ir_data_in[28]_i_3/O
                         net (fo=1, routed)           0.806    17.458    cpu/ex_state/ir_data_in[28]_i_3_n_1
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.582 r  cpu/ex_state/ir_data_in[28]_i_2/O
                         net (fo=1, routed)           1.016    18.598    cpu/ex_state/ir_data_in[28]_i_2_n_1
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.124    18.722 r  cpu/ex_state/ir_data_in[28]_i_1/O
                         net (fo=1, routed)           0.000    18.722    cpu/memory_unit/ir_data_in_reg[31]_0[28]
    SLICE_X43Y43         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.632ns  (logic 4.165ns (22.353%)  route 14.467ns (77.647%))
  Logic Levels:           18  (CARRY4=6 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.987 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.987    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.104 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.104    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.221 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.221    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.338 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.338    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.577 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[2]
                         net (fo=1, routed)           0.732    16.309    cpu/ex_state/ir_data_in_reg[31]_i_10_n_6
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.301    16.610 r  cpu/ex_state/ir_data_in[30]_i_3/O
                         net (fo=1, routed)           0.810    17.420    cpu/ex_state/ir_data_in[30]_i_3_n_1
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  cpu/ex_state/ir_data_in[30]_i_2/O
                         net (fo=1, routed)           0.964    18.508    cpu/ex_state/ir_data_in[30]_i_2_n_1
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.124    18.632 r  cpu/ex_state/ir_data_in[30]_i_1/O
                         net (fo=1, routed)           0.000    18.632    cpu/memory_unit/ir_data_in_reg[31]_0[30]
    SLICE_X43Y43         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.478ns  (logic 4.276ns (23.141%)  route 14.202ns (76.859%))
  Logic Levels:           18  (CARRY4=6 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.987 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.987    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.104 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.104    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.221 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.221    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.338 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.338    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.653 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[3]
                         net (fo=1, routed)           1.000    16.653    cpu/ex_state/ir_data_in_reg[31]_i_10_n_5
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.307    16.960 r  cpu/ex_state/ir_data_in[31]_i_5/O
                         net (fo=1, routed)           0.645    17.605    cpu/ex_state/ir_data_in[31]_i_5_n_1
    SLICE_X45Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.729 r  cpu/ex_state/ir_data_in[31]_i_2/O
                         net (fo=1, routed)           0.596    18.325    cpu/ex_state/ir_data_in[31]_i_2_n_1
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.153    18.478 r  cpu/ex_state/ir_data_in[31]_i_1/O
                         net (fo=1, routed)           0.000    18.478    cpu/memory_unit/ir_data_in_reg[31]_0[31]
    SLICE_X43Y43         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.194ns  (logic 3.812ns (20.953%)  route 14.382ns (79.047%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.193 r  cpu/ex_state/ir_data_in_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.971    16.164    cpu/ex_state/ir_data_in_reg[15]_i_8_n_7
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.306    16.470 r  cpu/ex_state/ir_data_in[13]_i_3/O
                         net (fo=1, routed)           0.862    17.332    cpu/ex_state/ir_data_in[13]_i_3_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.456 r  cpu/ex_state/ir_data_in[13]_i_2/O
                         net (fo=1, routed)           0.588    18.044    cpu/ex_state/ir_data_in[13]_i_2_n_1
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.150    18.194 r  cpu/ex_state/ir_data_in[13]_i_1/O
                         net (fo=1, routed)           0.000    18.194    cpu/memory_unit/ir_data_in_reg[31]_0[13]
    SLICE_X37Y38         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.178ns  (logic 3.807ns (20.943%)  route 14.371ns (79.057%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.185 r  cpu/ex_state/ir_data_in_reg[15]_i_8/O[3]
                         net (fo=1, routed)           0.649    15.834    cpu/ex_state/ir_data_in_reg[15]_i_8_n_5
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.307    16.141 r  cpu/ex_state/ir_data_in[15]_i_3/O
                         net (fo=1, routed)           0.729    16.870    cpu/ex_state/ir_data_in[15]_i_3_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.994 r  cpu/ex_state/ir_data_in[15]_i_2/O
                         net (fo=1, routed)           1.032    18.026    cpu/ex_state/ir_data_in[15]_i_2_n_1
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.152    18.178 r  cpu/ex_state/ir_data_in[15]_i_1/O
                         net (fo=1, routed)           0.000    18.178    cpu/memory_unit/ir_data_in_reg[31]_0[15]
    SLICE_X37Y39         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.111ns  (logic 3.931ns (21.705%)  route 14.180ns (78.295%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.987 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.987    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.104 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.104    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.343 r  cpu/ex_state/ir_data_in_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.597    15.940    cpu/ex_state/ir_data_in_reg[23]_i_8_n_6
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.301    16.241 r  cpu/ex_state/ir_data_in[22]_i_3/O
                         net (fo=1, routed)           0.817    17.058    cpu/ex_state/ir_data_in[22]_i_3_n_1
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.182 r  cpu/ex_state/ir_data_in[22]_i_2/O
                         net (fo=1, routed)           0.805    17.987    cpu/ex_state/ir_data_in[22]_i_2_n_1
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.124    18.111 r  cpu/ex_state/ir_data_in[22]_i_1/O
                         net (fo=1, routed)           0.000    18.111    cpu/memory_unit/ir_data_in_reg[31]_0[22]
    SLICE_X43Y43         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.068ns  (logic 3.929ns (21.746%)  route 14.139ns (78.254%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.987 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.987    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.310 r  cpu/ex_state/ir_data_in_reg[19]_i_8/O[1]
                         net (fo=1, routed)           0.568    15.878    cpu/ex_state/ir_data_in_reg[19]_i_8_n_7
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.306    16.184 r  cpu/ex_state/ir_data_in[17]_i_3/O
                         net (fo=1, routed)           0.805    16.989    cpu/ex_state/ir_data_in[17]_i_3_n_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.113 r  cpu/ex_state/ir_data_in[17]_i_2/O
                         net (fo=1, routed)           0.805    17.918    cpu/ex_state/ir_data_in[17]_i_2_n_1
    SLICE_X39Y40         LUT4 (Prop_lut4_I3_O)        0.150    18.068 r  cpu/ex_state/ir_data_in[17]_i_1/O
                         net (fo=1, routed)           0.000    18.068    cpu/memory_unit/ir_data_in_reg[31]_0[17]
    SLICE_X39Y40         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.023ns  (logic 4.022ns (22.316%)  route 14.001ns (77.684%))
  Logic Levels:           17  (CARRY4=5 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.355     3.723    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.332     4.055 f  cpu/memory_unit/regs[1][0]_i_7/O
                         net (fo=24, routed)          1.659     5.714    cpu/memory_unit/regs[1][0]_i_7_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.838 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602     6.440    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.564 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001     8.565    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152     8.717 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    11.543    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    11.861 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    13.202    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    13.558 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    14.168    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    14.494 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    14.494    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.870 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.870    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.987 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.987    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.104 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.104    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.221 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.221    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 r  cpu/ex_state/ir_data_in_reg[27]_i_8/O[0]
                         net (fo=1, routed)           0.405    15.845    cpu/ex_state/ir_data_in_reg[27]_i_8_n_8
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.295    16.140 r  cpu/ex_state/ir_data_in[24]_i_3/O
                         net (fo=1, routed)           0.804    16.944    cpu/ex_state/ir_data_in[24]_i_3_n_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  cpu/ex_state/ir_data_in[24]_i_2/O
                         net (fo=1, routed)           0.831    17.899    cpu/ex_state/ir_data_in[24]_i_2_n_1
    SLICE_X43Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.023 r  cpu/ex_state/ir_data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    18.023    cpu/memory_unit/ir_data_in_reg[31]_0[24]
    SLICE_X43Y42         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][1]/C
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][1]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/memory_unit/ir_control_sig_reg[rd][4]_8[1]
    SLICE_X39Y26         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_logic/o_imm_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_state/iv_imm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         LDCE                         0.000     0.000 r  cpu/de_logic/o_imm_reg[13]/G
    SLICE_X44Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/de_logic/o_imm_reg[13]/Q
                         net (fo=1, routed)           0.086     0.244    cpu/de_logic/de_imm_data[13]
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  cpu/de_logic/iv_imm[13]_i_1/O
                         net (fo=1, routed)           0.000     0.289    cpu/ex_state/iv_imm_reg[31]_0[13]
    SLICE_X45Y32         FDCE                                         r  cpu/ex_state/iv_imm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_logic/o_imm_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_state/iv_imm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  cpu/de_logic/o_imm_reg[15]/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/de_logic/o_imm_reg[15]/Q
                         net (fo=1, routed)           0.087     0.245    cpu/de_logic/de_imm_data[15]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  cpu/de_logic/iv_imm[15]_i_1/O
                         net (fo=1, routed)           0.000     0.290    cpu/ex_state/iv_imm_reg[31]_0[15]
    SLICE_X42Y32         FDCE                                         r  cpu/ex_state/iv_imm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.931%)  route 0.163ns (56.069%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][3]/C
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_state/iv_control_signal_reg[rd][3]/Q
                         net (fo=1, routed)           0.163     0.291    cpu/memory_unit/ir_control_sig_reg[rd][4]_8[3]
    SLICE_X40Y24         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][4]/C
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_state/iv_control_signal_reg[rd][4]/Q
                         net (fo=1, routed)           0.180     0.308    cpu/memory_unit/ir_control_sig_reg[rd][4]_8[4]
    SLICE_X39Y26         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[12]/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[12]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[12]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_0[11]
    SLICE_X33Y30         FDCE                                         r  cpu/ex_state/iv_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[14]/C
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[14]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[14]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_0[13]
    SLICE_X33Y31         FDCE                                         r  cpu/ex_state/iv_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[4]/C
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[4]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[4]
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_0[3]
    SLICE_X39Y29         FDCE                                         r  cpu/ex_state/iv_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][0]/C
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][0]/Q
                         net (fo=1, routed)           0.174     0.315    cpu/memory_unit/ir_control_sig_reg[rd][4]_8[0]
    SLICE_X40Y27         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_logic/o_imm_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_state/iv_imm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.204ns (59.836%)  route 0.137ns (40.164%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         LDCE                         0.000     0.000 r  cpu/de_logic/o_imm_reg[14]/G
    SLICE_X44Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/de_logic/o_imm_reg[14]/Q
                         net (fo=1, routed)           0.137     0.295    cpu/de_logic/de_imm_data[14]
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.046     0.341 r  cpu/de_logic/iv_imm[14]_i_1/O
                         net (fo=1, routed)           0.000     0.341    cpu/ex_state/iv_imm_reg[31]_0[14]
    SLICE_X45Y32         FDCE                                         r  cpu/ex_state/iv_imm_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1202 Endpoints
Min Delay          1202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.164ns  (logic 3.804ns (19.849%)  route 15.360ns (80.151%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.707    18.307    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X49Y34         LUT4 (Prop_lut4_I0_O)        0.326    18.633 f  cpu/ex_state/ir_data_in[0]_i_77/O
                         net (fo=2, routed)           0.976    19.609    cpu/ex_state/ir_data_in[0]_i_77_n_1
    SLICE_X49Y36         LUT5 (Prop_lut5_I0_O)        0.124    19.733 r  cpu/ex_state/ir_data_in[0]_i_65/O
                         net (fo=1, routed)           0.000    19.733    cpu/ex_state/ir_data_in[0]_i_65_n_1
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.283 r  cpu/ex_state/ir_data_in_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.283    cpu/ex_state/ir_data_in_reg[0]_i_45_n_1
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.397 r  cpu/ex_state/ir_data_in_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.397    cpu/ex_state/ir_data_in_reg[0]_i_26_n_1
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.511 r  cpu/ex_state/ir_data_in_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           1.625    22.136    cpu/ex_state/ir_data_in_reg[0]_i_10_n_1
    SLICE_X48Y34         LUT6 (Prop_lut6_I5_O)        0.124    22.260 r  cpu/ex_state/ir_data_in[0]_i_3/O
                         net (fo=1, routed)           0.785    23.045    cpu/ex_state/ir_data_in[0]_i_3_n_1
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124    23.169 r  cpu/ex_state/ir_data_in[0]_i_2/O
                         net (fo=1, routed)           0.993    24.163    cpu/ex_state/ir_data_in[0]_i_2_n_1
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.124    24.287 r  cpu/ex_state/ir_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000    24.287    cpu/memory_unit/ir_data_in_reg[31]_0[0]
    SLICE_X44Y33         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.744ns  (logic 4.160ns (23.445%)  route 13.584ns (76.555%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.029 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.029    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.146 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.146    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.263 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.263    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.586 r  cpu/ex_state/ir_data_in_reg[27]_i_8/O[1]
                         net (fo=1, routed)           0.966    20.552    cpu/ex_state/ir_data_in_reg[27]_i_8_n_7
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.306    20.858 r  cpu/ex_state/ir_data_in[25]_i_3/O
                         net (fo=1, routed)           1.006    21.863    cpu/ex_state/ir_data_in[25]_i_3_n_1
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.987 r  cpu/ex_state/ir_data_in[25]_i_2/O
                         net (fo=1, routed)           0.729    22.716    cpu/ex_state/ir_data_in[25]_i_2_n_1
    SLICE_X43Y42         LUT4 (Prop_lut4_I3_O)        0.150    22.866 r  cpu/ex_state/ir_data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    22.866    cpu/memory_unit/ir_data_in_reg[31]_0[25]
    SLICE_X43Y42         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.641ns  (logic 4.136ns (23.445%)  route 13.505ns (76.555%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.029 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.029    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.146 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.146    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.263 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.263    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.380 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.380    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.599 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[0]
                         net (fo=1, routed)           0.800    20.398    cpu/ex_state/ir_data_in_reg[31]_i_10_n_8
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.295    20.693 r  cpu/ex_state/ir_data_in[28]_i_3/O
                         net (fo=1, routed)           0.806    21.499    cpu/ex_state/ir_data_in[28]_i_3_n_1
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.623 r  cpu/ex_state/ir_data_in[28]_i_2/O
                         net (fo=1, routed)           1.016    22.640    cpu/ex_state/ir_data_in[28]_i_2_n_1
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.124    22.764 r  cpu/ex_state/ir_data_in[28]_i_1/O
                         net (fo=1, routed)           0.000    22.764    cpu/memory_unit/ir_data_in_reg[31]_0[28]
    SLICE_X43Y43         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.552ns  (logic 4.162ns (23.713%)  route 13.390ns (76.287%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.029 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.029    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.146 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.146    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.263 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.263    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.380 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.380    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.619 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[2]
                         net (fo=1, routed)           0.732    20.351    cpu/ex_state/ir_data_in_reg[31]_i_10_n_6
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.301    20.652 r  cpu/ex_state/ir_data_in[30]_i_3/O
                         net (fo=1, routed)           0.810    21.462    cpu/ex_state/ir_data_in[30]_i_3_n_1
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.586 r  cpu/ex_state/ir_data_in[30]_i_2/O
                         net (fo=1, routed)           0.964    22.550    cpu/ex_state/ir_data_in[30]_i_2_n_1
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.124    22.674 r  cpu/ex_state/ir_data_in[30]_i_1/O
                         net (fo=1, routed)           0.000    22.674    cpu/memory_unit/ir_data_in_reg[31]_0[30]
    SLICE_X43Y43         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.397ns  (logic 4.273ns (24.561%)  route 13.124ns (75.439%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.029 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.029    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.146 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.146    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.263 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.263    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.380 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.380    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.695 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[3]
                         net (fo=1, routed)           1.000    20.695    cpu/ex_state/ir_data_in_reg[31]_i_10_n_5
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.307    21.002 r  cpu/ex_state/ir_data_in[31]_i_5/O
                         net (fo=1, routed)           0.645    21.646    cpu/ex_state/ir_data_in[31]_i_5_n_1
    SLICE_X45Y42         LUT6 (Prop_lut6_I3_O)        0.124    21.770 r  cpu/ex_state/ir_data_in[31]_i_2/O
                         net (fo=1, routed)           0.596    22.367    cpu/ex_state/ir_data_in[31]_i_2_n_1
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.153    22.520 r  cpu/ex_state/ir_data_in[31]_i_1/O
                         net (fo=1, routed)           0.000    22.520    cpu/memory_unit/ir_data_in_reg[31]_0[31]
    SLICE_X43Y43         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.113ns  (logic 3.809ns (22.258%)  route 13.304ns (77.742%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.235 r  cpu/ex_state/ir_data_in_reg[15]_i_8/O[1]
                         net (fo=1, routed)           0.971    20.206    cpu/ex_state/ir_data_in_reg[15]_i_8_n_7
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.306    20.512 r  cpu/ex_state/ir_data_in[13]_i_3/O
                         net (fo=1, routed)           0.862    21.374    cpu/ex_state/ir_data_in[13]_i_3_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.124    21.498 r  cpu/ex_state/ir_data_in[13]_i_2/O
                         net (fo=1, routed)           0.588    22.085    cpu/ex_state/ir_data_in[13]_i_2_n_1
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.150    22.235 r  cpu/ex_state/ir_data_in[13]_i_1/O
                         net (fo=1, routed)           0.000    22.235    cpu/memory_unit/ir_data_in_reg[31]_0[13]
    SLICE_X37Y38         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.097ns  (logic 3.804ns (22.250%)  route 13.293ns (77.750%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.227 r  cpu/ex_state/ir_data_in_reg[15]_i_8/O[3]
                         net (fo=1, routed)           0.649    19.876    cpu/ex_state/ir_data_in_reg[15]_i_8_n_5
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.307    20.183 r  cpu/ex_state/ir_data_in[15]_i_3/O
                         net (fo=1, routed)           0.729    20.911    cpu/ex_state/ir_data_in[15]_i_3_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.035 r  cpu/ex_state/ir_data_in[15]_i_2/O
                         net (fo=1, routed)           1.032    22.067    cpu/ex_state/ir_data_in[15]_i_2_n_1
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.152    22.219 r  cpu/ex_state/ir_data_in[15]_i_1/O
                         net (fo=1, routed)           0.000    22.219    cpu/memory_unit/ir_data_in_reg[31]_0[15]
    SLICE_X37Y39         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.030ns  (logic 3.928ns (23.065%)  route 13.102ns (76.935%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.029 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.029    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.146 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.146    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.385 r  cpu/ex_state/ir_data_in_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.597    19.982    cpu/ex_state/ir_data_in_reg[23]_i_8_n_6
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.301    20.283 r  cpu/ex_state/ir_data_in[22]_i_3/O
                         net (fo=1, routed)           0.817    21.100    cpu/ex_state/ir_data_in[22]_i_3_n_1
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.224 r  cpu/ex_state/ir_data_in[22]_i_2/O
                         net (fo=1, routed)           0.805    22.029    cpu/ex_state/ir_data_in[22]_i_2_n_1
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.124    22.153 r  cpu/ex_state/ir_data_in[22]_i_1/O
                         net (fo=1, routed)           0.000    22.153    cpu/memory_unit/ir_data_in_reg[31]_0[22]
    SLICE_X43Y43         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.987ns  (logic 3.926ns (23.112%)  route 13.061ns (76.888%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.029 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.029    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.352 r  cpu/ex_state/ir_data_in_reg[19]_i_8/O[1]
                         net (fo=1, routed)           0.568    19.920    cpu/ex_state/ir_data_in_reg[19]_i_8_n_7
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.306    20.226 r  cpu/ex_state/ir_data_in[17]_i_3/O
                         net (fo=1, routed)           0.805    21.031    cpu/ex_state/ir_data_in[17]_i_3_n_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  cpu/ex_state/ir_data_in[17]_i_2/O
                         net (fo=1, routed)           0.805    21.959    cpu/ex_state/ir_data_in[17]_i_2_n_1
    SLICE_X39Y40         LUT4 (Prop_lut4_I3_O)        0.150    22.109 r  cpu/ex_state/ir_data_in[17]_i_1/O
                         net (fo=1, routed)           0.000    22.109    cpu/memory_unit/ir_data_in_reg[31]_0[17]
    SLICE_X39Y40         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.942ns  (logic 4.019ns (23.722%)  route 12.923ns (76.278%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.601     5.122    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.004 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.418     7.422    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_2[7]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.546 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.227     8.773    cpu/memory_unit/regs_reg[30][31][15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  cpu/memory_unit/regs[1][31]_i_16/O
                         net (fo=1, routed)           0.860     9.756    cpu/memory_unit/regs[1][31]_i_16_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.880 f  cpu/memory_unit/regs[1][31]_i_12/O
                         net (fo=3, routed)           0.602    10.482    cpu/memory_unit/regs[1][31]_i_12_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.606 f  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=16, routed)          2.001    12.607    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.152    12.759 r  cpu/memory_unit/regs[1][11]_i_1/O
                         net (fo=41, routed)          2.826    15.584    cpu/ex_state/mem_rd_output[11]
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.318    15.902 r  cpu/ex_state/ir_rs2[11]_i_1/O
                         net (fo=4, routed)           1.342    17.244    cpu/ex_state/forwarded_rs2[8]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.356    17.600 r  cpu/ex_state/ir_data_in[11]_i_10/O
                         net (fo=4, routed)           0.609    18.210    cpu/ex_state/ir_data_in[11]_i_10_n_1
    SLICE_X46Y36         LUT5 (Prop_lut5_I3_O)        0.326    18.536 r  cpu/ex_state/ir_data_in[11]_i_15/O
                         net (fo=1, routed)           0.000    18.536    cpu/ex_state/ir_data_in[11]_i_15_n_1
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.912 r  cpu/ex_state/ir_data_in_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.912    cpu/ex_state/ir_data_in_reg[11]_i_8_n_1
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.029 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.029    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.146 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.146    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.263 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.263    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.482 r  cpu/ex_state/ir_data_in_reg[27]_i_8/O[0]
                         net (fo=1, routed)           0.405    19.886    cpu/ex_state/ir_data_in_reg[27]_i_8_n_8
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.295    20.181 r  cpu/ex_state/ir_data_in[24]_i_3/O
                         net (fo=1, routed)           0.804    20.985    cpu/ex_state/ir_data_in[24]_i_3_n_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.109 r  cpu/ex_state/ir_data_in[24]_i_2/O
                         net (fo=1, routed)           0.831    21.941    cpu/ex_state/ir_data_in[24]_i_2_n_1
    SLICE_X43Y42         LUT4 (Prop_lut4_I3_O)        0.124    22.065 r  cpu/ex_state/ir_data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    22.065    cpu/memory_unit/ir_data_in_reg[31]_0[24]
    SLICE_X43Y42         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.295ns (47.003%)  route 0.333ns (52.997%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.472    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.676 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.187     1.863    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[3]
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.146     2.054    ibus/ibus_word[17]
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.046     2.100 r  ibus/iv_instruction[17]_i_1/O
                         net (fo=1, routed)           0.000     2.100    cpu/de_state/iv_instruction_reg[31]_0[17]
    SLICE_X48Y23         FDCE                                         r  cpu/de_state/iv_instruction_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.247ns (38.538%)  route 0.394ns (61.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.478    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.682 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.394     2.076    ibus/ibus_word[3]
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.119 r  ibus/iv_instruction[3]_i_1/O
                         net (fo=1, routed)           0.000     2.119    cpu/de_state/iv_instruction_reg[31]_0[3]
    SLICE_X51Y26         FDCE                                         r  cpu/de_state/iv_instruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.249ns (36.994%)  route 0.424ns (63.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.598     1.481    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.685 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.424     2.110    cpu/ex_logic/douta[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.155 r  cpu/ex_logic/iv_instruction[0]_i_1/O
                         net (fo=1, routed)           0.000     2.155    cpu/de_state/iv_instruction_reg[31]_0[0]
    SLICE_X41Y28         FDCE                                         r  cpu/de_state/iv_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.249ns (36.420%)  route 0.435ns (63.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.478    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.682 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.435     2.117    cpu/ex_logic/douta[2]
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.162 r  cpu/ex_logic/iv_instruction[4]_i_1/O
                         net (fo=1, routed)           0.000     2.162    cpu/de_state/iv_instruction_reg[31]_0[4]
    SLICE_X51Y26         FDCE                                         r  cpu/de_state/iv_instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart/uart_rx_inst/data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_rs2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.276ns (38.185%)  route 0.447ns (61.815%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.445    uart/uart/uart_rx_inst/CLK
    SLICE_X31Y41         FDRE                                         r  uart/uart/uart_rx_inst/data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/uart/uart_rx_inst/data_r_reg[3]/Q
                         net (fo=2, routed)           0.112     1.698    cpu/memory_unit/regs[1][31]_i_11_0[3]
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.743 r  cpu/memory_unit/regs[1][3]_i_4/O
                         net (fo=2, routed)           0.154     1.897    cpu/memory_unit/regs[1][3]_i_4_n_1
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.942 r  cpu/memory_unit/ir_rs2[3]_i_2/O
                         net (fo=2, routed)           0.181     2.123    cpu/memory_unit/ir_rs2[3]_i_2_n_1
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.168 r  cpu/memory_unit/ir_rs2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.168    cpu/memory_unit/forwarded_rs2[3]
    SLICE_X36Y39         FDCE                                         r  cpu/memory_unit/ir_rs2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.294ns (40.226%)  route 0.437ns (59.774%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.472    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.676 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.226     1.902    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[2]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           0.211     2.158    ibus/ibus_word[16]
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.203 r  ibus/iv_instruction[16]_i_1/O
                         net (fo=1, routed)           0.000     2.203    cpu/de_state/iv_instruction_reg[31]_0[16]
    SLICE_X48Y23         FDCE                                         r  cpu/de_state/iv_instruction_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.249ns (32.327%)  route 0.521ns (67.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.600     1.483    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.687 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.521     2.209    ibus/ibus_word[2]
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.254 r  ibus/iv_instruction[2]_i_1/O
                         net (fo=1, routed)           0.000     2.254    cpu/de_state/iv_instruction_reg[31]_0[2]
    SLICE_X51Y26         FDCE                                         r  cpu/de_state/iv_instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.294ns (36.549%)  route 0.510ns (63.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.472    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.676 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.188     1.864    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[0]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=1, routed)           0.323     2.232    ibus/ibus_word[14]
    SLICE_X46Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.277 r  ibus/iv_instruction[14]_i_1/O
                         net (fo=1, routed)           0.000     2.277    cpu/de_state/iv_instruction_reg[31]_0[14]
    SLICE_X46Y24         FDCE                                         r  cpu/de_state/iv_instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.295ns (35.772%)  route 0.530ns (64.228%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.472    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.676 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.186     1.863    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[1]
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.343     2.251    ibus/ibus_word[15]
    SLICE_X46Y24         LUT2 (Prop_lut2_I0_O)        0.046     2.297 r  ibus/iv_instruction[15]_i_1/O
                         net (fo=1, routed)           0.000     2.297    cpu/de_state/iv_instruction_reg[31]_0[15]
    SLICE_X46Y24         FDCE                                         r  cpu/de_state/iv_instruction_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.294ns (34.653%)  route 0.554ns (65.347%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.472    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.676 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           0.188     1.864    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[8]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=1, routed)           0.367     2.276    ibus/ibus_word[22]
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.321 r  ibus/iv_instruction[22]_i_1/O
                         net (fo=1, routed)           0.000     2.321    cpu/de_state/iv_instruction_reg[31]_0[22]
    SLICE_X44Y23         FDCE                                         r  cpu/de_state/iv_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           742 Endpoints
Min Delay           742 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.910ns  (logic 1.441ns (14.544%)  route 8.469ns (85.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1416, routed)        8.469     9.910    gpio/SS[0]
    SLICE_X58Y50         FDCE                                         f  gpio/led_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509     4.850    gpio/CLK
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.910ns  (logic 1.441ns (14.544%)  route 8.469ns (85.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1416, routed)        8.469     9.910    gpio/SS[0]
    SLICE_X58Y50         FDCE                                         f  gpio/led_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509     4.850    gpio/CLK
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.910ns  (logic 1.441ns (14.544%)  route 8.469ns (85.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1416, routed)        8.469     9.910    gpio/SS[0]
    SLICE_X58Y50         FDCE                                         f  gpio/led_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509     4.850    gpio/CLK
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.910ns  (logic 1.441ns (14.544%)  route 8.469ns (85.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1416, routed)        8.469     9.910    gpio/SS[0]
    SLICE_X58Y50         FDCE                                         f  gpio/led_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509     4.850    gpio/CLK
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.528ns  (logic 1.441ns (16.901%)  route 7.087ns (83.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1416, routed)        7.087     8.528    gpio/SS[0]
    SLICE_X53Y41         FDCE                                         f  gpio/led_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.451     4.792    gpio/CLK
    SLICE_X53Y41         FDCE                                         r  gpio/led_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.528ns  (logic 1.441ns (16.901%)  route 7.087ns (83.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1416, routed)        7.087     8.528    gpio/SS[0]
    SLICE_X53Y41         FDCE                                         f  gpio/led_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.451     4.792    gpio/CLK
    SLICE_X53Y41         FDCE                                         r  gpio/led_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.528ns  (logic 1.441ns (16.901%)  route 7.087ns (83.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1416, routed)        7.087     8.528    gpio/SS[0]
    SLICE_X53Y41         FDCE                                         f  gpio/led_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.451     4.792    gpio/CLK
    SLICE_X53Y41         FDCE                                         r  gpio/led_reg[9]/C

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio/led_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.100ns  (logic 1.381ns (17.049%)  route 6.719ns (82.951%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.188     3.556    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.332     3.888 f  cpu/memory_unit/led[15]_i_3/O
                         net (fo=3, routed)           0.334     4.222    cpu/memory_unit/led[15]_i_3_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.346 f  cpu/memory_unit/led[15]_i_2/O
                         net (fo=9, routed)           1.280     5.626    cpu/memory_unit/led[15]_i_2_n_1
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.750 r  cpu/memory_unit/led[15]_i_1/O
                         net (fo=16, routed)          2.350     8.100    gpio/E[0]
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509     4.850    gpio/CLK
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[12]/C

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio/led_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.100ns  (logic 1.381ns (17.049%)  route 6.719ns (82.951%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.188     3.556    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.332     3.888 f  cpu/memory_unit/led[15]_i_3/O
                         net (fo=3, routed)           0.334     4.222    cpu/memory_unit/led[15]_i_3_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.346 f  cpu/memory_unit/led[15]_i_2/O
                         net (fo=9, routed)           1.280     5.626    cpu/memory_unit/led[15]_i_2_n_1
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.750 r  cpu/memory_unit/led[15]_i_1/O
                         net (fo=16, routed)          2.350     8.100    gpio/E[0]
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509     4.850    gpio/CLK
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[13]/C

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio/led_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.100ns  (logic 1.381ns (17.049%)  route 6.719ns (82.951%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[11]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cpu/memory_unit/ir_data_in_reg[11]/Q
                         net (fo=4, routed)           1.568     2.046    cpu/memory_unit/ir_data_in_reg_n_1_[11]
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.323     2.369 f  cpu/memory_unit/regs[1][0]_i_10/O
                         net (fo=3, routed)           1.188     3.556    cpu/memory_unit/regs[1][0]_i_10_n_1
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.332     3.888 f  cpu/memory_unit/led[15]_i_3/O
                         net (fo=3, routed)           0.334     4.222    cpu/memory_unit/led[15]_i_3_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.346 f  cpu/memory_unit/led[15]_i_2/O
                         net (fo=9, routed)           1.280     5.626    cpu/memory_unit/led[15]_i_2_n_1
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.750 r  cpu/memory_unit/led[15]_i_1/O
                         net (fo=16, routed)          2.350     8.100    gpio/E[0]
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509     4.850    gpio/CLK
    SLICE_X58Y50         FDCE                                         r  gpio/led_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.738%)  route 0.212ns (48.262%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[15]/C
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/memory_unit/ir_data_in_reg[15]/Q
                         net (fo=5, routed)           0.212     0.340    cpu/memory_unit/ir_data_in_reg_n_1_[15]
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.099     0.439 r  cpu/memory_unit/ram_i_5/O
                         net (fo=5, routed)           0.000     0.439    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X37Y40         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.958    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y40         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio/data_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.246ns (45.890%)  route 0.290ns (54.110%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[3]/C
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/memory_unit/ir_data_in_reg[3]/Q
                         net (fo=31, routed)          0.290     0.438    cpu/memory_unit/ir_data_in_reg_n_1_[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I1_O)        0.098     0.536 r  cpu/memory_unit/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.536    gpio/D[2]
    SLICE_X30Y31         FDCE                                         r  gpio/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.823     1.950    gpio/CLK
    SLICE_X30Y31         FDCE                                         r  gpio/data_in_reg[2]/C

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio/data_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.246ns (45.805%)  route 0.291ns (54.195%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[3]/C
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/memory_unit/ir_data_in_reg[3]/Q
                         net (fo=31, routed)          0.291     0.439    cpu/memory_unit/ir_data_in_reg_n_1_[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I1_O)        0.098     0.537 r  cpu/memory_unit/data_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.537    gpio/D[1]
    SLICE_X30Y31         FDCE                                         r  gpio/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.823     1.950    gpio/CLK
    SLICE_X30Y31         FDCE                                         r  gpio/data_in_reg[1]/C

Slack:                    inf
  Source:                 cpu/memory_unit/ir_rs2_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.148%)  route 0.359ns (65.852%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_rs2_reg[19]/C
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/memory_unit/ir_rs2_reg[19]/Q
                         net (fo=1, routed)           0.225     0.366    cpu/memory_unit/ir_rs2[19]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.045     0.411 r  cpu/memory_unit/ram_i_31/O
                         net (fo=4, routed)           0.134     0.545    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y8          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.878     2.006    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio/data_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.934%)  route 0.342ns (62.066%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[2]/C
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/memory_unit/ir_data_in_reg[2]/Q
                         net (fo=31, routed)          0.342     0.506    cpu/memory_unit/ir_data_in_reg_n_1_[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.551 r  cpu/memory_unit/data_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.551    gpio/D[4]
    SLICE_X30Y37         FDCE                                         r  gpio/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.828     1.955    gpio/CLK
    SLICE_X30Y37         FDCE                                         r  gpio/data_in_reg[4]/C

Slack:                    inf
  Source:                 cpu/memory_unit/ir_rs2_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio/led_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.207ns (36.673%)  route 0.357ns (63.327%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_rs2_reg[10]/C
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/memory_unit/ir_rs2_reg[10]/Q
                         net (fo=2, routed)           0.163     0.327    cpu/memory_unit/ir_rs2[10]
    SLICE_X50Y42         LUT4 (Prop_lut4_I0_O)        0.043     0.370 r  cpu/memory_unit/ram_i_40/O
                         net (fo=5, routed)           0.194     0.564    gpio/led_reg[15]_1[10]
    SLICE_X53Y41         FDCE                                         r  gpio/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.836     1.963    gpio/CLK
    SLICE_X53Y41         FDCE                                         r  gpio/led_reg[10]/C

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.713%)  route 0.430ns (75.287%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[9]/C
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/instruction_fetch_unit/pc_reg[9]/Q
                         net (fo=17, routed)          0.430     0.571    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y12         RAMB18E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.871     1.999    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/memory_unit/ir_rs2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.057%)  route 0.371ns (63.943%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_rs2_reg[20]/C
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/memory_unit/ir_rs2_reg[20]/Q
                         net (fo=1, routed)           0.144     0.308    cpu/memory_unit/ir_rs2[20]
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.045     0.353 r  cpu/memory_unit/ram_i_30/O
                         net (fo=4, routed)           0.227     0.580    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y8          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.878     2.006    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/memory_unit/ir_rs2_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.050%)  route 0.371ns (63.950%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_rs2_reg[5]/C
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/memory_unit/ir_rs2_reg[5]/Q
                         net (fo=4, routed)           0.174     0.338    cpu/memory_unit/ir_rs2[5]
    SLICE_X50Y43         LUT4 (Prop_lut4_I2_O)        0.045     0.383 r  cpu/memory_unit/ram_i_29/O
                         net (fo=4, routed)           0.197     0.580    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y8          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.878     2.006    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/memory_unit/ir_rs2_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.153%)  route 0.411ns (68.847%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_rs2_reg[22]/C
    SLICE_X55Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/memory_unit/ir_rs2_reg[22]/Q
                         net (fo=1, routed)           0.219     0.360    cpu/memory_unit/ir_rs2[22]
    SLICE_X55Y41         LUT4 (Prop_lut4_I0_O)        0.045     0.405 r  cpu/memory_unit/ram_i_28/O
                         net (fo=4, routed)           0.192     0.597    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y8          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.879     2.007    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





