/**
 *
 * @file TIMER_RegisterDefines_ModuleW_32_ADCEV.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 10 jul. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 10 jul. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_MODULEW_32_XHEADER_TIMER_REGISTERDEFINES_MODULEW_32_ADCEV_H_
#define XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_MODULEW_32_XHEADER_TIMER_REGISTERDEFINES_MODULEW_32_ADCEV_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 6 ADCEV *********************************************
******************************************************************************************/

/*----------*/
#define GPTM_TW_TnADCEV_R_TnTOADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_TW_TnADCEV_R_TnTOADCEN_BIT    (0UL)
#define GPTM_TW_TnADCEV_R_TnTOADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_R_TnTOADCEN_ENA    ((uint32_t) 0x00000001UL)

#define GPTM_TW_TnADCEV_TnTOADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_TW_TnADCEV_TnTOADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_TnTOADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_TW_TnADCEV_R_CnMADCEN_MASK    ((uint32_t) 0x00000002UL)
#define GPTM_TW_TnADCEV_R_CnMADCEN_BIT    (1UL)
#define GPTM_TW_TnADCEV_R_CnMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_R_CnMADCEN_ENA    ((uint32_t) 0x00000002UL)

#define GPTM_TW_TnADCEV_CnMADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_TW_TnADCEV_CnMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_CnMADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_TW_TnADCEV_R_CnEADCEN_MASK    ((uint32_t) 0x00000004UL)
#define GPTM_TW_TnADCEV_R_CnEADCEN_BIT    (2UL)
#define GPTM_TW_TnADCEV_R_CnEADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_R_CnEADCEN_ENA    ((uint32_t) 0x00000004UL)

#define GPTM_TW_TnADCEV_CnEADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_TW_TnADCEV_CnEADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_CnEADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_TW_TnADCEV_R_RTCADCEN_MASK    ((uint32_t) 0x00000008UL)
#define GPTM_TW_TnADCEV_R_RTCADCEN_BIT    (3UL)
#define GPTM_TW_TnADCEV_R_RTCADCEN_NOOCCUR    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_R_RTCADCEN_OCCUR    ((uint32_t) 0x00000008UL)

#define GPTM_TW_TnADCEV_RTCADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_TW_TnADCEV_RTCADCEN_NOOCCUR    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_RTCADCEN_OCCUR    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_TW_TnADCEV_R_TnMADCEN_MASK    ((uint32_t) 0x00000010UL)
#define GPTM_TW_TnADCEV_R_TnMADCEN_BIT    (4UL)
#define GPTM_TW_TnADCEV_R_TnMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_R_TnMADCEN_ENA    ((uint32_t) 0x00000010UL)

#define GPTM_TW_TnADCEV_TnMADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_TW_TnADCEV_TnMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_TW_TnADCEV_TnMADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/




#endif /* XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_MODULEW_32_XHEADER_TIMER_REGISTERDEFINES_MODULEW_32_ADCEV_H_ */
