<<<<<<< HEAD
ARM GAS  /tmp/ccxJsttU.s 			page 1
=======
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 1
>>>>>>> 39ed18b683eb2f8a6ec743f59c040fa67718c0e0


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
<<<<<<< HEAD
ARM GAS  /tmp/ccxJsttU.s 			page 2
=======
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 2
>>>>>>> 39ed18b683eb2f8a6ec743f59c040fa67718c0e0


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
<<<<<<< HEAD
ARM GAS  /tmp/ccxJsttU.s 			page 3
=======
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 3
>>>>>>> 39ed18b683eb2f8a6ec743f59c040fa67718c0e0


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_I2C_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_I2C_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
<<<<<<< HEAD
ARM GAS  /tmp/ccxJsttU.s 			page 4
=======
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 4
>>>>>>> 39ed18b683eb2f8a6ec743f59c040fa67718c0e0


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
<<<<<<< HEAD
  99              		.loc 1 87 1 is_stmt 0 view .LVU15
 100 0000 30B5     		push	{r4, r5, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 12
 103              		.cfi_offset 4, -12
 104              		.cfi_offset 5, -8
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 48
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 88 3 is_stmt 1 view .LVU16
 110              		.loc 1 88 20 is_stmt 0 view .LVU17
 111 0004 0023     		movs	r3, #0
 112 0006 0393     		str	r3, [sp, #12]
 113 0008 0493     		str	r3, [sp, #16]
 114 000a 0593     		str	r3, [sp, #20]
 115 000c 0693     		str	r3, [sp, #24]
 116 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 117              		.loc 1 89 3 is_stmt 1 view .LVU18
 118              		.loc 1 89 10 is_stmt 0 view .LVU19
 119 0010 0268     		ldr	r2, [r0]
 120              		.loc 1 89 5 view .LVU20
 121 0012 154B     		ldr	r3, .L9
 122 0014 9A42     		cmp	r2, r3
 123 0016 01D0     		beq	.L8
 124              	.LVL1:
 125              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  97:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  98:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
  99:Core/Src/stm32f4xx_hal_msp.c ****     */
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 106:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccxJsttU.s 			page 5


 107:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c ****   }
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** }
 126              		.loc 1 114 1 view .LVU21
 127 0018 09B0     		add	sp, sp, #36
 128              	.LCFI4:
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 12
 131              		@ sp needed
 132 001a 30BD     		pop	{r4, r5, pc}
 133              	.LVL2:
 134              	.L8:
 135              	.LCFI5:
 136              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 137              		.loc 1 95 5 is_stmt 1 view .LVU22
 138              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 139              		.loc 1 95 5 view .LVU23
 140 001c 0025     		movs	r5, #0
 141 001e 0195     		str	r5, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 142              		.loc 1 95 5 view .LVU24
 143 0020 124C     		ldr	r4, .L9+4
 144 0022 236B     		ldr	r3, [r4, #48]
 145 0024 43F00203 		orr	r3, r3, #2
 146 0028 2363     		str	r3, [r4, #48]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 95 5 view .LVU25
 148 002a 236B     		ldr	r3, [r4, #48]
 149 002c 03F00203 		and	r3, r3, #2
 150 0030 0193     		str	r3, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 151              		.loc 1 95 5 view .LVU26
 152 0032 019B     		ldr	r3, [sp, #4]
 153              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 154              		.loc 1 95 5 view .LVU27
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 155              		.loc 1 100 5 view .LVU28
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 156              		.loc 1 100 25 is_stmt 0 view .LVU29
 157 0034 C023     		movs	r3, #192
 158 0036 0393     		str	r3, [sp, #12]
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 159              		.loc 1 101 5 is_stmt 1 view .LVU30
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 160              		.loc 1 101 26 is_stmt 0 view .LVU31
 161 0038 1223     		movs	r3, #18
 162 003a 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163              		.loc 1 102 5 is_stmt 1 view .LVU32
ARM GAS  /tmp/ccxJsttU.s 			page 6


 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164              		.loc 1 102 26 is_stmt 0 view .LVU33
 165 003c 0123     		movs	r3, #1
 166 003e 0593     		str	r3, [sp, #20]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 167              		.loc 1 103 5 is_stmt 1 view .LVU34
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 168              		.loc 1 103 27 is_stmt 0 view .LVU35
 169 0040 0323     		movs	r3, #3
 170 0042 0693     		str	r3, [sp, #24]
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 171              		.loc 1 104 5 is_stmt 1 view .LVU36
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 172              		.loc 1 104 31 is_stmt 0 view .LVU37
 173 0044 0423     		movs	r3, #4
 174 0046 0793     		str	r3, [sp, #28]
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 105 5 is_stmt 1 view .LVU38
 176 0048 03A9     		add	r1, sp, #12
 177 004a 0948     		ldr	r0, .L9+8
 178              	.LVL3:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 179              		.loc 1 105 5 is_stmt 0 view .LVU39
 180 004c FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 182              		.loc 1 108 5 is_stmt 1 view .LVU40
 183              	.LBB5:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 184              		.loc 1 108 5 view .LVU41
 185 0050 0295     		str	r5, [sp, #8]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 108 5 view .LVU42
 187 0052 236C     		ldr	r3, [r4, #64]
 188 0054 43F40013 		orr	r3, r3, #2097152
 189 0058 2364     		str	r3, [r4, #64]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 190              		.loc 1 108 5 view .LVU43
 191 005a 236C     		ldr	r3, [r4, #64]
 192 005c 03F40013 		and	r3, r3, #2097152
 193 0060 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 194              		.loc 1 108 5 view .LVU44
 195 0062 029B     		ldr	r3, [sp, #8]
 196              	.LBE5:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 197              		.loc 1 108 5 view .LVU45
 198              		.loc 1 114 1 is_stmt 0 view .LVU46
 199 0064 D8E7     		b	.L5
 200              	.L10:
 201 0066 00BF     		.align	2
 202              	.L9:
 203 0068 00540040 		.word	1073763328
 204 006c 00380240 		.word	1073887232
 205 0070 00040240 		.word	1073873920
 206              		.cfi_endproc
 207              	.LFE131:
ARM GAS  /tmp/ccxJsttU.s 			page 7


 209              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_I2C_MspDeInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 215              		.fpu fpv4-sp-d16
 217              	HAL_I2C_MspDeInit:
 218              	.LVL5:
 219              	.LFB132:
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** /**
 117:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 118:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 120:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32f4xx_hal_msp.c **** */
 122:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 123:Core/Src/stm32f4xx_hal_msp.c **** {
 220              		.loc 1 123 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 224              		.loc 1 124 3 view .LVU48
 225              		.loc 1 124 10 is_stmt 0 view .LVU49
 226 0000 0268     		ldr	r2, [r0]
 227              		.loc 1 124 5 view .LVU50
 228 0002 0A4B     		ldr	r3, .L18
 229 0004 9A42     		cmp	r2, r3
 230 0006 00D0     		beq	.L17
 231 0008 7047     		bx	lr
 232              	.L17:
 123:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 233              		.loc 1 123 1 view .LVU51
 234 000a 10B5     		push	{r4, lr}
 235              	.LCFI6:
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 4, -8
 238              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   {
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 239              		.loc 1 130 5 is_stmt 1 view .LVU52
 240 000c 084A     		ldr	r2, .L18+4
 241 000e 136C     		ldr	r3, [r2, #64]
 242 0010 23F40013 		bic	r3, r3, #2097152
 243 0014 1364     		str	r3, [r2, #64]
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 133:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 134:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 135:Core/Src/stm32f4xx_hal_msp.c ****     */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
ARM GAS  /tmp/ccxJsttU.s 			page 8


 244              		.loc 1 136 5 view .LVU53
 245 0016 074C     		ldr	r4, .L18+8
 246 0018 4021     		movs	r1, #64
 247 001a 2046     		mov	r0, r4
 248              	.LVL6:
 249              		.loc 1 136 5 is_stmt 0 view .LVU54
 250 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 251              	.LVL7:
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 252              		.loc 1 138 5 is_stmt 1 view .LVU55
 253 0020 8021     		movs	r1, #128
 254 0022 2046     		mov	r0, r4
 255 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 256              	.LVL8:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 257              		.loc 1 145 1 is_stmt 0 view .LVU56
 258 0028 10BD     		pop	{r4, pc}
 259              	.L19:
 260 002a 00BF     		.align	2
 261              	.L18:
 262 002c 00540040 		.word	1073763328
 263 0030 00380240 		.word	1073887232
 264 0034 00040240 		.word	1073873920
 265              		.cfi_endproc
 266              	.LFE132:
 268              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 269              		.align	1
 270              		.global	HAL_RTC_MspInit
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 274              		.fpu fpv4-sp-d16
 276              	HAL_RTC_MspInit:
 277              	.LVL9:
 278              	.LFB133:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 149:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 151:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f4xx_hal_msp.c **** */
 153:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 154:Core/Src/stm32f4xx_hal_msp.c **** {
 279              		.loc 1 154 1 is_stmt 1 view -0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		@ link register save eliminated.
 155:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
ARM GAS  /tmp/ccxJsttU.s 			page 9


 284              		.loc 1 155 3 view .LVU58
 285              		.loc 1 155 10 is_stmt 0 view .LVU59
 286 0000 0268     		ldr	r2, [r0]
 287              		.loc 1 155 5 view .LVU60
 288 0002 044B     		ldr	r3, .L23
 289 0004 9A42     		cmp	r2, r3
 290 0006 00D0     		beq	.L22
 291              	.L20:
 156:Core/Src/stm32f4xx_hal_msp.c ****   {
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 165:Core/Src/stm32f4xx_hal_msp.c ****   }
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c **** }
 292              		.loc 1 167 1 view .LVU61
 293 0008 7047     		bx	lr
 294              	.L22:
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 295              		.loc 1 161 5 is_stmt 1 view .LVU62
 296 000a 034B     		ldr	r3, .L23+4
 297 000c 0122     		movs	r2, #1
 298 000e C3F83C2E 		str	r2, [r3, #3644]
 299              		.loc 1 167 1 is_stmt 0 view .LVU63
 300 0012 F9E7     		b	.L20
 301              	.L24:
 302              		.align	2
 303              	.L23:
 304 0014 00280040 		.word	1073752064
 305 0018 00004742 		.word	1111949312
 306              		.cfi_endproc
 307              	.LFE133:
 309              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 310              		.align	1
 311              		.global	HAL_RTC_MspDeInit
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu fpv4-sp-d16
 317              	HAL_RTC_MspDeInit:
 318              	.LVL10:
 319              	.LFB134:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c **** /**
 170:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 171:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 172:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 173:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 174:Core/Src/stm32f4xx_hal_msp.c **** */
 175:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 176:Core/Src/stm32f4xx_hal_msp.c **** {
 320              		.loc 1 176 1 is_stmt 1 view -0
ARM GAS  /tmp/ccxJsttU.s 			page 10


 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		@ link register save eliminated.
 177:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 325              		.loc 1 177 3 view .LVU65
 326              		.loc 1 177 10 is_stmt 0 view .LVU66
 327 0000 0268     		ldr	r2, [r0]
 328              		.loc 1 177 5 view .LVU67
 329 0002 044B     		ldr	r3, .L28
 330 0004 9A42     		cmp	r2, r3
 331 0006 00D0     		beq	.L27
 332              	.L25:
 178:Core/Src/stm32f4xx_hal_msp.c ****   {
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 183:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
=======
  99              		@ link register save eliminated.
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 100              		.loc 1 88 3 view .LVU15
 101              		.loc 1 88 10 is_stmt 0 view .LVU16
 102 0000 0268     		ldr	r2, [r0]
 103              		.loc 1 88 5 view .LVU17
 104 0002 044B     		ldr	r3, .L8
 105 0004 9A42     		cmp	r2, r3
 106 0006 00D0     		beq	.L7
 107              	.L5:
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c ****   }
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c **** }
 108              		.loc 1 100 1 view .LVU18
 109 0008 7047     		bx	lr
 110              	.L7:
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 111              		.loc 1 94 5 is_stmt 1 view .LVU19
 112 000a 034B     		ldr	r3, .L8+4
 113 000c 0122     		movs	r2, #1
 114 000e C3F83C2E 		str	r2, [r3, #3644]
 115              		.loc 1 100 1 is_stmt 0 view .LVU20
 116 0012 F9E7     		b	.L5
 117              	.L9:
 118              		.align	2
 119              	.L8:
 120 0014 00280040 		.word	1073752064
 121 0018 00004742 		.word	1111949312
 122              		.cfi_endproc
 123              	.LFE131:
 125              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 126              		.align	1
 127              		.global	HAL_RTC_MspDeInit
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 131              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 5


 133              	HAL_RTC_MspDeInit:
 134              	.LVL1:
 135              	.LFB132:
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c **** /**
 103:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 104:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 106:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 107:Core/Src/stm32f4xx_hal_msp.c **** */
 108:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 109:Core/Src/stm32f4xx_hal_msp.c **** {
 136              		.loc 1 109 1 is_stmt 1 view -0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		@ link register save eliminated.
 110:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 141              		.loc 1 110 3 view .LVU22
 142              		.loc 1 110 10 is_stmt 0 view .LVU23
 143 0000 0268     		ldr	r2, [r0]
 144              		.loc 1 110 5 view .LVU24
 145 0002 044B     		ldr	r3, .L13
 146 0004 9A42     		cmp	r2, r3
 147 0006 00D0     		beq	.L12
 148              	.L10:
 111:Core/Src/stm32f4xx_hal_msp.c ****   {
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c **** }
 149              		.loc 1 122 1 view .LVU25
 150 0008 7047     		bx	lr
 151              	.L12:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 152              		.loc 1 116 5 is_stmt 1 view .LVU26
 153 000a 034B     		ldr	r3, .L13+4
 154 000c 0022     		movs	r2, #0
 155 000e C3F83C2E 		str	r2, [r3, #3644]
 156              		.loc 1 122 1 is_stmt 0 view .LVU27
 157 0012 F9E7     		b	.L10
 158              	.L14:
 159              		.align	2
 160              	.L13:
 161 0014 00280040 		.word	1073752064
 162 0018 00004742 		.word	1111949312
 163              		.cfi_endproc
 164              	.LFE132:
 166              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 167              		.align	1
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 6


 168              		.global	HAL_SPI_MspInit
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	HAL_SPI_MspInit:
 175              	.LVL2:
 176              	.LFB133:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c **** /**
 125:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 126:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 127:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 128:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f4xx_hal_msp.c **** */
 130:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 131:Core/Src/stm32f4xx_hal_msp.c **** {
 177              		.loc 1 131 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 32
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		.loc 1 131 1 is_stmt 0 view .LVU29
 182 0000 00B5     		push	{lr}
 183              	.LCFI2:
 184              		.cfi_def_cfa_offset 4
 185              		.cfi_offset 14, -4
 186 0002 89B0     		sub	sp, sp, #36
 187              	.LCFI3:
 188              		.cfi_def_cfa_offset 40
 132:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 189              		.loc 1 132 3 is_stmt 1 view .LVU30
 190              		.loc 1 132 20 is_stmt 0 view .LVU31
 191 0004 0023     		movs	r3, #0
 192 0006 0393     		str	r3, [sp, #12]
 193 0008 0493     		str	r3, [sp, #16]
 194 000a 0593     		str	r3, [sp, #20]
 195 000c 0693     		str	r3, [sp, #24]
 196 000e 0793     		str	r3, [sp, #28]
 133:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 197              		.loc 1 133 3 is_stmt 1 view .LVU32
 198              		.loc 1 133 10 is_stmt 0 view .LVU33
 199 0010 0268     		ldr	r2, [r0]
 200              		.loc 1 133 5 view .LVU34
 201 0012 154B     		ldr	r3, .L19
 202 0014 9A42     		cmp	r2, r3
 203 0016 02D0     		beq	.L18
 204              	.LVL3:
 205              	.L15:
 134:Core/Src/stm32f4xx_hal_msp.c ****   {
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 7


 143:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 144:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 145:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 146:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 147:Core/Src/stm32f4xx_hal_msp.c ****     */
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 158:Core/Src/stm32f4xx_hal_msp.c ****   }
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c **** }
 206              		.loc 1 160 1 view .LVU35
 207 0018 09B0     		add	sp, sp, #36
 208              	.LCFI4:
 209              		.cfi_remember_state
 210              		.cfi_def_cfa_offset 4
 211              		@ sp needed
 212 001a 5DF804FB 		ldr	pc, [sp], #4
 213              	.LVL4:
 214              	.L18:
 215              	.LCFI5:
 216              		.cfi_restore_state
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 217              		.loc 1 139 5 is_stmt 1 view .LVU36
 218              	.LBB4:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 219              		.loc 1 139 5 view .LVU37
 220 001e 0021     		movs	r1, #0
 221 0020 0191     		str	r1, [sp, #4]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 222              		.loc 1 139 5 view .LVU38
 223 0022 03F58433 		add	r3, r3, #67584
 224 0026 5A6C     		ldr	r2, [r3, #68]
 225 0028 42F48052 		orr	r2, r2, #4096
 226 002c 5A64     		str	r2, [r3, #68]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 227              		.loc 1 139 5 view .LVU39
 228 002e 5A6C     		ldr	r2, [r3, #68]
 229 0030 02F48052 		and	r2, r2, #4096
 230 0034 0192     		str	r2, [sp, #4]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 139 5 view .LVU40
 232 0036 019A     		ldr	r2, [sp, #4]
 233              	.LBE4:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 234              		.loc 1 139 5 view .LVU41
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 235              		.loc 1 141 5 view .LVU42
 236              	.LBB5:
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 8


 237              		.loc 1 141 5 view .LVU43
 238 0038 0291     		str	r1, [sp, #8]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 239              		.loc 1 141 5 view .LVU44
 240 003a 1A6B     		ldr	r2, [r3, #48]
 241 003c 42F00102 		orr	r2, r2, #1
 242 0040 1A63     		str	r2, [r3, #48]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 243              		.loc 1 141 5 view .LVU45
 244 0042 1B6B     		ldr	r3, [r3, #48]
 245 0044 03F00103 		and	r3, r3, #1
 246 0048 0293     		str	r3, [sp, #8]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 247              		.loc 1 141 5 view .LVU46
 248 004a 029B     		ldr	r3, [sp, #8]
 249              	.LBE5:
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 250              		.loc 1 141 5 view .LVU47
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 251              		.loc 1 148 5 view .LVU48
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 148 25 is_stmt 0 view .LVU49
 253 004c F023     		movs	r3, #240
 254 004e 0393     		str	r3, [sp, #12]
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 255              		.loc 1 149 5 is_stmt 1 view .LVU50
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 149 26 is_stmt 0 view .LVU51
 257 0050 0223     		movs	r3, #2
 258 0052 0493     		str	r3, [sp, #16]
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 259              		.loc 1 150 5 is_stmt 1 view .LVU52
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 260              		.loc 1 151 5 view .LVU53
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 261              		.loc 1 151 27 is_stmt 0 view .LVU54
 262 0054 0323     		movs	r3, #3
 263 0056 0693     		str	r3, [sp, #24]
 152:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 264              		.loc 1 152 5 is_stmt 1 view .LVU55
 152:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265              		.loc 1 152 31 is_stmt 0 view .LVU56
 266 0058 0523     		movs	r3, #5
 267 005a 0793     		str	r3, [sp, #28]
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 268              		.loc 1 153 5 is_stmt 1 view .LVU57
 269 005c 03A9     		add	r1, sp, #12
 270 005e 0348     		ldr	r0, .L19+4
 271              	.LVL5:
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 153 5 is_stmt 0 view .LVU58
 273 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL6:
 275              		.loc 1 160 1 view .LVU59
 276 0064 D8E7     		b	.L15
 277              	.L20:
 278 0066 00BF     		.align	2
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 9


 279              	.L19:
 280 0068 00300140 		.word	1073819648
 281 006c 00000240 		.word	1073872896
 282              		.cfi_endproc
 283              	.LFE133:
 285              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_SPI_MspDeInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 291              		.fpu fpv4-sp-d16
 293              	HAL_SPI_MspDeInit:
 294              	.LVL7:
 295              	.LFB134:
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c **** /**
 163:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 164:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 166:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 167:Core/Src/stm32f4xx_hal_msp.c **** */
 168:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 169:Core/Src/stm32f4xx_hal_msp.c **** {
 296              		.loc 1 169 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		.loc 1 169 1 is_stmt 0 view .LVU61
 301 0000 08B5     		push	{r3, lr}
 302              	.LCFI6:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 3, -8
 305              		.cfi_offset 14, -4
 170:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 306              		.loc 1 170 3 is_stmt 1 view .LVU62
 307              		.loc 1 170 10 is_stmt 0 view .LVU63
 308 0002 0268     		ldr	r2, [r0]
 309              		.loc 1 170 5 view .LVU64
 310 0004 064B     		ldr	r3, .L25
 311 0006 9A42     		cmp	r2, r3
 312 0008 00D0     		beq	.L24
 313              	.LVL8:
 314              	.L21:
 171:Core/Src/stm32f4xx_hal_msp.c ****   {
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 179:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 180:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 181:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 182:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 183:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 10


 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
>>>>>>> 39ed18b683eb2f8a6ec743f59c040fa67718c0e0
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 187:Core/Src/stm32f4xx_hal_msp.c ****   }
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c **** }
 333              		.loc 1 189 1 view .LVU68
 334 0008 7047     		bx	lr
 335              	.L27:
 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 336              		.loc 1 183 5 is_stmt 1 view .LVU69
 337 000a 034B     		ldr	r3, .L28+4
 338 000c 0022     		movs	r2, #0
 339 000e C3F83C2E 		str	r2, [r3, #3644]
 340              		.loc 1 189 1 is_stmt 0 view .LVU70
 341 0012 F9E7     		b	.L25
 342              	.L29:
 343              		.align	2
 344              	.L28:
 345 0014 00280040 		.word	1073752064
 346 0018 00004742 		.word	1111949312
 347              		.cfi_endproc
 348              	.LFE134:
 350              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_UART_MspInit
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	HAL_UART_MspInit:
 359              	.LVL11:
 360              	.LFB135:
 190:Core/Src/stm32f4xx_hal_msp.c **** 
<<<<<<< HEAD
 191:Core/Src/stm32f4xx_hal_msp.c **** /**
 192:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 193:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 194:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /tmp/ccxJsttU.s 			page 11


 195:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 196:Core/Src/stm32f4xx_hal_msp.c **** */
 197:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 198:Core/Src/stm32f4xx_hal_msp.c **** {
 361              		.loc 1 198 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 32
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		.loc 1 198 1 is_stmt 0 view .LVU72
 366 0000 00B5     		push	{lr}
 367              	.LCFI7:
 368              		.cfi_def_cfa_offset 4
 369              		.cfi_offset 14, -4
 370 0002 89B0     		sub	sp, sp, #36
 371              	.LCFI8:
 372              		.cfi_def_cfa_offset 40
 199:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 373              		.loc 1 199 3 is_stmt 1 view .LVU73
 374              		.loc 1 199 20 is_stmt 0 view .LVU74
 375 0004 0023     		movs	r3, #0
 376 0006 0393     		str	r3, [sp, #12]
 377 0008 0493     		str	r3, [sp, #16]
 378 000a 0593     		str	r3, [sp, #20]
 379 000c 0693     		str	r3, [sp, #24]
 380 000e 0793     		str	r3, [sp, #28]
 200:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 381              		.loc 1 200 3 is_stmt 1 view .LVU75
 382              		.loc 1 200 11 is_stmt 0 view .LVU76
 383 0010 0268     		ldr	r2, [r0]
 384              		.loc 1 200 5 view .LVU77
 385 0012 154B     		ldr	r3, .L34
 386 0014 9A42     		cmp	r2, r3
 387 0016 02D0     		beq	.L33
 388              	.LVL12:
 389              	.L30:
 201:Core/Src/stm32f4xx_hal_msp.c ****   {
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 205:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 206:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 209:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 210:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 211:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 212:Core/Src/stm32f4xx_hal_msp.c ****     */
 213:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
ARM GAS  /tmp/ccxJsttU.s 			page 12


 223:Core/Src/stm32f4xx_hal_msp.c ****   }
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c **** }
 390              		.loc 1 225 1 view .LVU78
 391 0018 09B0     		add	sp, sp, #36
 392              	.LCFI9:
 393              		.cfi_remember_state
 394              		.cfi_def_cfa_offset 4
 395              		@ sp needed
 396 001a 5DF804FB 		ldr	pc, [sp], #4
 397              	.LVL13:
 398              	.L33:
 399              	.LCFI10:
 400              		.cfi_restore_state
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 401              		.loc 1 206 5 is_stmt 1 view .LVU79
 402              	.LBB6:
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 403              		.loc 1 206 5 view .LVU80
 404 001e 0021     		movs	r1, #0
 405 0020 0191     		str	r1, [sp, #4]
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 406              		.loc 1 206 5 view .LVU81
 407 0022 03F5FA33 		add	r3, r3, #128000
 408 0026 1A6C     		ldr	r2, [r3, #64]
 409 0028 42F40032 		orr	r2, r2, #131072
 410 002c 1A64     		str	r2, [r3, #64]
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 411              		.loc 1 206 5 view .LVU82
 412 002e 1A6C     		ldr	r2, [r3, #64]
 413 0030 02F40032 		and	r2, r2, #131072
 414 0034 0192     		str	r2, [sp, #4]
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 415              		.loc 1 206 5 view .LVU83
 416 0036 019A     		ldr	r2, [sp, #4]
 417              	.LBE6:
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 418              		.loc 1 206 5 view .LVU84
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 419              		.loc 1 208 5 view .LVU85
 420              	.LBB7:
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 421              		.loc 1 208 5 view .LVU86
 422 0038 0291     		str	r1, [sp, #8]
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 423              		.loc 1 208 5 view .LVU87
 424 003a 1A6B     		ldr	r2, [r3, #48]
 425 003c 42F00102 		orr	r2, r2, #1
 426 0040 1A63     		str	r2, [r3, #48]
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 427              		.loc 1 208 5 view .LVU88
 428 0042 1B6B     		ldr	r3, [r3, #48]
 429 0044 03F00103 		and	r3, r3, #1
 430 0048 0293     		str	r3, [sp, #8]
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 431              		.loc 1 208 5 view .LVU89
 432 004a 029B     		ldr	r3, [sp, #8]
ARM GAS  /tmp/ccxJsttU.s 			page 13


 433              	.LBE7:
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 434              		.loc 1 208 5 view .LVU90
 213:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 435              		.loc 1 213 5 view .LVU91
 213:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 436              		.loc 1 213 25 is_stmt 0 view .LVU92
 437 004c 0C23     		movs	r3, #12
 438 004e 0393     		str	r3, [sp, #12]
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 439              		.loc 1 214 5 is_stmt 1 view .LVU93
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 440              		.loc 1 214 26 is_stmt 0 view .LVU94
 441 0050 0223     		movs	r3, #2
 442 0052 0493     		str	r3, [sp, #16]
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 443              		.loc 1 215 5 is_stmt 1 view .LVU95
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 444              		.loc 1 216 5 view .LVU96
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 445              		.loc 1 216 27 is_stmt 0 view .LVU97
 446 0054 0323     		movs	r3, #3
 447 0056 0693     		str	r3, [sp, #24]
 217:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 448              		.loc 1 217 5 is_stmt 1 view .LVU98
 217:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 449              		.loc 1 217 31 is_stmt 0 view .LVU99
 450 0058 0723     		movs	r3, #7
 451 005a 0793     		str	r3, [sp, #28]
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 452              		.loc 1 218 5 is_stmt 1 view .LVU100
 453 005c 03A9     		add	r1, sp, #12
 454 005e 0348     		ldr	r0, .L34+4
 455              	.LVL14:
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 456              		.loc 1 218 5 is_stmt 0 view .LVU101
 457 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 458              	.LVL15:
 459              		.loc 1 225 1 view .LVU102
 460 0064 D8E7     		b	.L30
 461              	.L35:
 462 0066 00BF     		.align	2
 463              	.L34:
 464 0068 00440040 		.word	1073759232
 465 006c 00000240 		.word	1073872896
 466              		.cfi_endproc
 467              	.LFE135:
 469              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 470              		.align	1
 471              		.global	HAL_UART_MspDeInit
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 475              		.fpu fpv4-sp-d16
 477              	HAL_UART_MspDeInit:
 478              	.LVL16:
 479              	.LFB136:
ARM GAS  /tmp/ccxJsttU.s 			page 14


 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c **** /**
 228:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 229:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 230:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 231:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 232:Core/Src/stm32f4xx_hal_msp.c **** */
 233:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 234:Core/Src/stm32f4xx_hal_msp.c **** {
 480              		.loc 1 234 1 is_stmt 1 view -0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484              		.loc 1 234 1 is_stmt 0 view .LVU104
 485 0000 08B5     		push	{r3, lr}
 486              	.LCFI11:
 487              		.cfi_def_cfa_offset 8
 488              		.cfi_offset 3, -8
 489              		.cfi_offset 14, -4
 235:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 490              		.loc 1 235 3 is_stmt 1 view .LVU105
 491              		.loc 1 235 11 is_stmt 0 view .LVU106
 492 0002 0268     		ldr	r2, [r0]
 493              		.loc 1 235 5 view .LVU107
 494 0004 064B     		ldr	r3, .L40
 495 0006 9A42     		cmp	r2, r3
 496 0008 00D0     		beq	.L39
 497              	.LVL17:
 498              	.L36:
 236:Core/Src/stm32f4xx_hal_msp.c ****   {
 237:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 240:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 241:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 244:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 245:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 246:Core/Src/stm32f4xx_hal_msp.c ****     */
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 252:Core/Src/stm32f4xx_hal_msp.c ****   }
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 254:Core/Src/stm32f4xx_hal_msp.c **** }
 499              		.loc 1 254 1 view .LVU108
 500 000a 08BD     		pop	{r3, pc}
 501              	.LVL18:
 502              	.L39:
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 503              		.loc 1 241 5 is_stmt 1 view .LVU109
 504 000c 054A     		ldr	r2, .L40+4
 505 000e 136C     		ldr	r3, [r2, #64]
 506 0010 23F40033 		bic	r3, r3, #131072
ARM GAS  /tmp/ccxJsttU.s 			page 15


 507 0014 1364     		str	r3, [r2, #64]
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 508              		.loc 1 247 5 view .LVU110
 509 0016 0C21     		movs	r1, #12
 510 0018 0348     		ldr	r0, .L40+8
 511              	.LVL19:
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 512              		.loc 1 247 5 is_stmt 0 view .LVU111
 513 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 514              	.LVL20:
 515              		.loc 1 254 1 view .LVU112
 516 001e F4E7     		b	.L36
 517              	.L41:
 518              		.align	2
 519              	.L40:
 520 0020 00440040 		.word	1073759232
 521 0024 00380240 		.word	1073887232
 522 0028 00000240 		.word	1073872896
 523              		.cfi_endproc
 524              	.LFE136:
 526              		.text
 527              	.Letext0:
 528              		.file 2 "/home/tatsuya/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_defau
 529              		.file 3 "/home/tatsuya/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 530              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 531              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 532              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 533              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 534              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 535              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 536              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 537              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /tmp/ccxJsttU.s 			page 16
=======
 191:Core/Src/stm32f4xx_hal_msp.c **** }
 315              		.loc 1 191 1 view .LVU65
 316 000a 08BD     		pop	{r3, pc}
 317              	.LVL9:
 318              	.L24:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 319              		.loc 1 176 5 is_stmt 1 view .LVU66
 320 000c 054A     		ldr	r2, .L25+4
 321 000e 536C     		ldr	r3, [r2, #68]
 322 0010 23F48053 		bic	r3, r3, #4096
 323 0014 5364     		str	r3, [r2, #68]
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 184 5 view .LVU67
 325 0016 F021     		movs	r1, #240
 326 0018 0348     		ldr	r0, .L25+8
 327              	.LVL10:
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 184 5 is_stmt 0 view .LVU68
 329 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 330              	.LVL11:
 331              		.loc 1 191 1 view .LVU69
 332 001e F4E7     		b	.L21
 333              	.L26:
 334              		.align	2
 335              	.L25:
 336 0020 00300140 		.word	1073819648
 337 0024 00380240 		.word	1073887232
 338 0028 00000240 		.word	1073872896
 339              		.cfi_endproc
 340              	.LFE134:
 342              		.text
 343              	.Letext0:
 344              		.file 2 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 345              		.file 3 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 346              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 347              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 348              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 349              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 350              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 351              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 352              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s 			page 11
>>>>>>> 39ed18b683eb2f8a6ec743f59c040fa67718c0e0


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
<<<<<<< HEAD
     /tmp/ccxJsttU.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccxJsttU.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccxJsttU.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccxJsttU.s:85     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccxJsttU.s:92     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccxJsttU.s:203    .text.HAL_I2C_MspInit:0000000000000068 $d
     /tmp/ccxJsttU.s:210    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccxJsttU.s:217    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccxJsttU.s:262    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccxJsttU.s:269    .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccxJsttU.s:276    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccxJsttU.s:304    .text.HAL_RTC_MspInit:0000000000000014 $d
     /tmp/ccxJsttU.s:310    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccxJsttU.s:317    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccxJsttU.s:345    .text.HAL_RTC_MspDeInit:0000000000000014 $d
     /tmp/ccxJsttU.s:351    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccxJsttU.s:358    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccxJsttU.s:464    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/ccxJsttU.s:470    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccxJsttU.s:477    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccxJsttU.s:520    .text.HAL_UART_MspDeInit:0000000000000020 $d
=======
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:80     .text.HAL_MspInit:0000000000000034 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:85     .text.HAL_RTC_MspInit:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:92     .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:120    .text.HAL_RTC_MspInit:0000000000000014 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:126    .text.HAL_RTC_MspDeInit:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:133    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:161    .text.HAL_RTC_MspDeInit:0000000000000014 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:167    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:174    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:280    .text.HAL_SPI_MspInit:0000000000000068 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:286    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:293    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccRsPvOF.s:336    .text.HAL_SPI_MspDeInit:0000000000000020 $d
>>>>>>> 39ed18b683eb2f8a6ec743f59c040fa67718c0e0

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
