{"name":"USBPHY2","description":"USBPHY Register Reference Index","groupName":"USBPHY","baseAddress":"0x400DA000","registers":[{"name":"PWD","description":"USB PHY Power-Down Register","addressOffset":0,"size":32,"access":"read-write","resetValue":"0x1E1C00","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved.","bitOffset":0,"bitWidth":10,"access":"read-only"},{"name":"TXPWDFS","description":"0 = Normal operation","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"TXPWDIBIAS","description":"0 = Normal operation","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"TXPWDV2I","description":"0 = Normal operation","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":13,"bitWidth":4,"access":"read-only"},{"name":"RXPWDENV","description":"0 = Normal operation","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"RXPWD1PT1","description":"0 = Normal operation","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"RXPWDDIFF","description":"0 = Normal operation","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"RXPWDRX","description":"0 = Normal operation","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":21,"bitWidth":11,"access":"read-only"}]},{"name":"PWD_SET","description":"USB PHY Power-Down Register","addressOffset":4,"size":32,"access":"read-write","resetValue":"0x1E1C00","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved.","bitOffset":0,"bitWidth":10,"access":"read-only"},{"name":"TXPWDFS","description":"0 = Normal operation","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"TXPWDIBIAS","description":"0 = Normal operation","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"TXPWDV2I","description":"0 = Normal operation","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":13,"bitWidth":4,"access":"read-only"},{"name":"RXPWDENV","description":"0 = Normal operation","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"RXPWD1PT1","description":"0 = Normal operation","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"RXPWDDIFF","description":"0 = Normal operation","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"RXPWDRX","description":"0 = Normal operation","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":21,"bitWidth":11,"access":"read-only"}]},{"name":"PWD_CLR","description":"USB PHY Power-Down Register","addressOffset":8,"size":32,"access":"read-write","resetValue":"0x1E1C00","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved.","bitOffset":0,"bitWidth":10,"access":"read-only"},{"name":"TXPWDFS","description":"0 = Normal operation","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"TXPWDIBIAS","description":"0 = Normal operation","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"TXPWDV2I","description":"0 = Normal operation","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":13,"bitWidth":4,"access":"read-only"},{"name":"RXPWDENV","description":"0 = Normal operation","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"RXPWD1PT1","description":"0 = Normal operation","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"RXPWDDIFF","description":"0 = Normal operation","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"RXPWDRX","description":"0 = Normal operation","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":21,"bitWidth":11,"access":"read-only"}]},{"name":"PWD_TOG","description":"USB PHY Power-Down Register","addressOffset":12,"size":32,"access":"read-write","resetValue":"0x1E1C00","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved.","bitOffset":0,"bitWidth":10,"access":"read-only"},{"name":"TXPWDFS","description":"0 = Normal operation","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"TXPWDIBIAS","description":"0 = Normal operation","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"TXPWDV2I","description":"0 = Normal operation","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":13,"bitWidth":4,"access":"read-only"},{"name":"RXPWDENV","description":"0 = Normal operation","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"RXPWD1PT1","description":"0 = Normal operation","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"RXPWDDIFF","description":"0 = Normal operation","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"RXPWDRX","description":"0 = Normal operation","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":21,"bitWidth":11,"access":"read-only"}]},{"name":"TX","description":"USB PHY Transmitter Control Register","addressOffset":16,"size":32,"access":"read-write","resetValue":"0x10060607","resetMask":"0xFFFFFFFF","fields":[{"name":"D_CAL","description":"Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"RSVD0","description":"Reserved. Note: This bit should remain clear.","bitOffset":4,"bitWidth":4,"access":"read-write"},{"name":"TXCAL45DN","description":"Decode to select a 45-Ohm resistance to the USB_DN output pin","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"RSVD1","description":"Reserved. Note: This bit should remain clear.","bitOffset":12,"bitWidth":4,"access":"read-write"},{"name":"TXCAL45DP","description":"Decode to select a 45-Ohm resistance to the USB_DP output pin","bitOffset":16,"bitWidth":4,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":20,"bitWidth":6,"access":"read-only"},{"name":"USBPHY_TX_EDGECTRL","description":"Controls the edge-rate of the current sensing transistors used in HS transmit","bitOffset":26,"bitWidth":3,"access":"read-write"},{"name":"RSVD5","description":"Reserved.","bitOffset":29,"bitWidth":3,"access":"read-only"}]},{"name":"TX_SET","description":"USB PHY Transmitter Control Register","addressOffset":20,"size":32,"access":"read-write","resetValue":"0x10060607","resetMask":"0xFFFFFFFF","fields":[{"name":"D_CAL","description":"Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"RSVD0","description":"Reserved. Note: This bit should remain clear.","bitOffset":4,"bitWidth":4,"access":"read-write"},{"name":"TXCAL45DN","description":"Decode to select a 45-Ohm resistance to the USB_DN output pin","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"RSVD1","description":"Reserved. Note: This bit should remain clear.","bitOffset":12,"bitWidth":4,"access":"read-write"},{"name":"TXCAL45DP","description":"Decode to select a 45-Ohm resistance to the USB_DP output pin","bitOffset":16,"bitWidth":4,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":20,"bitWidth":6,"access":"read-only"},{"name":"USBPHY_TX_EDGECTRL","description":"Controls the edge-rate of the current sensing transistors used in HS transmit","bitOffset":26,"bitWidth":3,"access":"read-write"},{"name":"RSVD5","description":"Reserved.","bitOffset":29,"bitWidth":3,"access":"read-only"}]},{"name":"TX_CLR","description":"USB PHY Transmitter Control Register","addressOffset":24,"size":32,"access":"read-write","resetValue":"0x10060607","resetMask":"0xFFFFFFFF","fields":[{"name":"D_CAL","description":"Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"RSVD0","description":"Reserved. Note: This bit should remain clear.","bitOffset":4,"bitWidth":4,"access":"read-write"},{"name":"TXCAL45DN","description":"Decode to select a 45-Ohm resistance to the USB_DN output pin","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"RSVD1","description":"Reserved. Note: This bit should remain clear.","bitOffset":12,"bitWidth":4,"access":"read-write"},{"name":"TXCAL45DP","description":"Decode to select a 45-Ohm resistance to the USB_DP output pin","bitOffset":16,"bitWidth":4,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":20,"bitWidth":6,"access":"read-only"},{"name":"USBPHY_TX_EDGECTRL","description":"Controls the edge-rate of the current sensing transistors used in HS transmit","bitOffset":26,"bitWidth":3,"access":"read-write"},{"name":"RSVD5","description":"Reserved.","bitOffset":29,"bitWidth":3,"access":"read-only"}]},{"name":"TX_TOG","description":"USB PHY Transmitter Control Register","addressOffset":28,"size":32,"access":"read-write","resetValue":"0x10060607","resetMask":"0xFFFFFFFF","fields":[{"name":"D_CAL","description":"Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"RSVD0","description":"Reserved. Note: This bit should remain clear.","bitOffset":4,"bitWidth":4,"access":"read-write"},{"name":"TXCAL45DN","description":"Decode to select a 45-Ohm resistance to the USB_DN output pin","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"RSVD1","description":"Reserved. Note: This bit should remain clear.","bitOffset":12,"bitWidth":4,"access":"read-write"},{"name":"TXCAL45DP","description":"Decode to select a 45-Ohm resistance to the USB_DP output pin","bitOffset":16,"bitWidth":4,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":20,"bitWidth":6,"access":"read-only"},{"name":"USBPHY_TX_EDGECTRL","description":"Controls the edge-rate of the current sensing transistors used in HS transmit","bitOffset":26,"bitWidth":3,"access":"read-write"},{"name":"RSVD5","description":"Reserved.","bitOffset":29,"bitWidth":3,"access":"read-only"}]},{"name":"RX","description":"USB PHY Receiver Control Register","addressOffset":32,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ENVADJ","description":"The ENVADJ field adjusts the trip point for the envelope detector","bitOffset":0,"bitWidth":3,"access":"read-write"},{"name":"RSVD0","description":"Reserved.","bitOffset":3,"bitWidth":1,"access":"read-only"},{"name":"DISCONADJ","description":"The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":7,"bitWidth":15,"access":"read-only"},{"name":"RXDBYPASS","description":"0 = Normal operation","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":23,"bitWidth":9,"access":"read-only"}]},{"name":"RX_SET","description":"USB PHY Receiver Control Register","addressOffset":36,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ENVADJ","description":"The ENVADJ field adjusts the trip point for the envelope detector","bitOffset":0,"bitWidth":3,"access":"read-write"},{"name":"RSVD0","description":"Reserved.","bitOffset":3,"bitWidth":1,"access":"read-only"},{"name":"DISCONADJ","description":"The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":7,"bitWidth":15,"access":"read-only"},{"name":"RXDBYPASS","description":"0 = Normal operation","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":23,"bitWidth":9,"access":"read-only"}]},{"name":"RX_CLR","description":"USB PHY Receiver Control Register","addressOffset":40,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ENVADJ","description":"The ENVADJ field adjusts the trip point for the envelope detector","bitOffset":0,"bitWidth":3,"access":"read-write"},{"name":"RSVD0","description":"Reserved.","bitOffset":3,"bitWidth":1,"access":"read-only"},{"name":"DISCONADJ","description":"The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":7,"bitWidth":15,"access":"read-only"},{"name":"RXDBYPASS","description":"0 = Normal operation","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":23,"bitWidth":9,"access":"read-only"}]},{"name":"RX_TOG","description":"USB PHY Receiver Control Register","addressOffset":44,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ENVADJ","description":"The ENVADJ field adjusts the trip point for the envelope detector","bitOffset":0,"bitWidth":3,"access":"read-write"},{"name":"RSVD0","description":"Reserved.","bitOffset":3,"bitWidth":1,"access":"read-only"},{"name":"DISCONADJ","description":"The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":7,"bitWidth":15,"access":"read-only"},{"name":"RXDBYPASS","description":"0 = Normal operation","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":23,"bitWidth":9,"access":"read-only"}]},{"name":"CTRL","description":"USB PHY General Control Register","addressOffset":48,"size":32,"access":"read-write","resetValue":"0xC0200000","resetMask":"0xFFFFFFFF","fields":[{"name":"ENOTG_ID_CHG_IRQ","description":"Enable OTG_ID_CHG_IRQ.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENHOSTDISCONDETECT","description":"For host mode, enables high-speed disconnect detector","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENIRQHOSTDISCON","description":"Enables interrupt for detection of disconnection to Device when in high-speed host mode","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"HOSTDISCONDETECT_IRQ","description":"Indicates that the device has disconnected in high-speed mode","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"ENDEVPLUGINDETECT","description":"For device mode, enables 200-KOhm pullups for detecting connectivity to the host.","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"DEVPLUGIN_POLARITY","description":"For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"OTG_ID_CHG_IRQ","description":"OTG ID change interrupt. Indicates the value of ID pin changed.","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"ENOTGIDDETECT","description":"Enables circuit to detect resistance of MiniAB ID pin.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"RESUMEIRQSTICKY","description":"Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"ENIRQRESUMEDETECT","description":"Enables interrupt for detection of a non-J state on the USB line","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"RESUME_IRQ","description":"Indicates that the host is sending a wake-up after suspend","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"ENIRQDEVPLUGIN","description":"Enables interrupt for the detection of connectivity to the USB line.","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"DEVPLUGIN_IRQ","description":"Indicates that the device is connected","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"DATA_ON_LRADC","description":"Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only.","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"ENUTMILEVEL2","description":"Enables UTMI+ Level2. This should be enabled if needs to support LS device","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"ENUTMILEVEL3","description":"Enables UTMI+ Level3","bitOffset":15,"bitWidth":1,"access":"read-write"},{"name":"ENIRQWAKEUP","description":"Enables interrupt for the wakeup events.","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"WAKEUP_IRQ","description":"Indicates that there is a wakeup event","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"ENAUTO_PWRON_PLL","description":"Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"ENAUTOCLR_CLKGATE","description":"Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"ENAUTOCLR_PHY_PWD","description":"Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"ENDPDMCHG_WKUP","description":"Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"ENIDCHG_WKUP","description":"Enables the feature to wakeup USB if ID is toggled when USB is suspended.","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"ENVBUSCHG_WKUP","description":"Enables the feature to wakeup USB if VBUS is toggled when USB is suspended.","bitOffset":23,"bitWidth":1,"access":"read-write"},{"name":"FSDLL_RST_EN","description":"Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet.","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":25,"bitWidth":2,"access":"read-only"},{"name":"OTG_ID_VALUE","description":"Almost same as OTGID_STATUS in USBPHYx_STATUS Register","bitOffset":27,"bitWidth":1,"access":"read-only"},{"name":"HOST_FORCE_LS_SE0","description":"Forces the next FS packet that is transmitted to have a EOP with LS timing","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"UTMI_SUSPENDM","description":"Used by the PHY to indicate a powered-down state","bitOffset":29,"bitWidth":1,"access":"read-only"},{"name":"CLKGATE","description":"Gate UTMI Clocks","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"SFTRST","description":"Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"CTRL_SET","description":"USB PHY General Control Register","addressOffset":52,"size":32,"access":"read-write","resetValue":"0xC0200000","resetMask":"0xFFFFFFFF","fields":[{"name":"ENOTG_ID_CHG_IRQ","description":"Enable OTG_ID_CHG_IRQ.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENHOSTDISCONDETECT","description":"For host mode, enables high-speed disconnect detector","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENIRQHOSTDISCON","description":"Enables interrupt for detection of disconnection to Device when in high-speed host mode","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"HOSTDISCONDETECT_IRQ","description":"Indicates that the device has disconnected in high-speed mode","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"ENDEVPLUGINDETECT","description":"For device mode, enables 200-KOhm pullups for detecting connectivity to the host.","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"DEVPLUGIN_POLARITY","description":"For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"OTG_ID_CHG_IRQ","description":"OTG ID change interrupt. Indicates the value of ID pin changed.","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"ENOTGIDDETECT","description":"Enables circuit to detect resistance of MiniAB ID pin.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"RESUMEIRQSTICKY","description":"Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"ENIRQRESUMEDETECT","description":"Enables interrupt for detection of a non-J state on the USB line","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"RESUME_IRQ","description":"Indicates that the host is sending a wake-up after suspend","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"ENIRQDEVPLUGIN","description":"Enables interrupt for the detection of connectivity to the USB line.","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"DEVPLUGIN_IRQ","description":"Indicates that the device is connected","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"DATA_ON_LRADC","description":"Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only.","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"ENUTMILEVEL2","description":"Enables UTMI+ Level2. This should be enabled if needs to support LS device","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"ENUTMILEVEL3","description":"Enables UTMI+ Level3","bitOffset":15,"bitWidth":1,"access":"read-write"},{"name":"ENIRQWAKEUP","description":"Enables interrupt for the wakeup events.","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"WAKEUP_IRQ","description":"Indicates that there is a wakeup event","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"ENAUTO_PWRON_PLL","description":"Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"ENAUTOCLR_CLKGATE","description":"Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"ENAUTOCLR_PHY_PWD","description":"Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"ENDPDMCHG_WKUP","description":"Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"ENIDCHG_WKUP","description":"Enables the feature to wakeup USB if ID is toggled when USB is suspended.","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"ENVBUSCHG_WKUP","description":"Enables the feature to wakeup USB if VBUS is toggled when USB is suspended.","bitOffset":23,"bitWidth":1,"access":"read-write"},{"name":"FSDLL_RST_EN","description":"Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet.","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":25,"bitWidth":2,"access":"read-only"},{"name":"OTG_ID_VALUE","description":"Almost same as OTGID_STATUS in USBPHYx_STATUS Register","bitOffset":27,"bitWidth":1,"access":"read-only"},{"name":"HOST_FORCE_LS_SE0","description":"Forces the next FS packet that is transmitted to have a EOP with LS timing","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"UTMI_SUSPENDM","description":"Used by the PHY to indicate a powered-down state","bitOffset":29,"bitWidth":1,"access":"read-only"},{"name":"CLKGATE","description":"Gate UTMI Clocks","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"SFTRST","description":"Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"CTRL_CLR","description":"USB PHY General Control Register","addressOffset":56,"size":32,"access":"read-write","resetValue":"0xC0200000","resetMask":"0xFFFFFFFF","fields":[{"name":"ENOTG_ID_CHG_IRQ","description":"Enable OTG_ID_CHG_IRQ.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENHOSTDISCONDETECT","description":"For host mode, enables high-speed disconnect detector","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENIRQHOSTDISCON","description":"Enables interrupt for detection of disconnection to Device when in high-speed host mode","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"HOSTDISCONDETECT_IRQ","description":"Indicates that the device has disconnected in high-speed mode","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"ENDEVPLUGINDETECT","description":"For device mode, enables 200-KOhm pullups for detecting connectivity to the host.","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"DEVPLUGIN_POLARITY","description":"For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"OTG_ID_CHG_IRQ","description":"OTG ID change interrupt. Indicates the value of ID pin changed.","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"ENOTGIDDETECT","description":"Enables circuit to detect resistance of MiniAB ID pin.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"RESUMEIRQSTICKY","description":"Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"ENIRQRESUMEDETECT","description":"Enables interrupt for detection of a non-J state on the USB line","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"RESUME_IRQ","description":"Indicates that the host is sending a wake-up after suspend","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"ENIRQDEVPLUGIN","description":"Enables interrupt for the detection of connectivity to the USB line.","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"DEVPLUGIN_IRQ","description":"Indicates that the device is connected","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"DATA_ON_LRADC","description":"Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only.","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"ENUTMILEVEL2","description":"Enables UTMI+ Level2. This should be enabled if needs to support LS device","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"ENUTMILEVEL3","description":"Enables UTMI+ Level3","bitOffset":15,"bitWidth":1,"access":"read-write"},{"name":"ENIRQWAKEUP","description":"Enables interrupt for the wakeup events.","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"WAKEUP_IRQ","description":"Indicates that there is a wakeup event","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"ENAUTO_PWRON_PLL","description":"Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"ENAUTOCLR_CLKGATE","description":"Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"ENAUTOCLR_PHY_PWD","description":"Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"ENDPDMCHG_WKUP","description":"Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"ENIDCHG_WKUP","description":"Enables the feature to wakeup USB if ID is toggled when USB is suspended.","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"ENVBUSCHG_WKUP","description":"Enables the feature to wakeup USB if VBUS is toggled when USB is suspended.","bitOffset":23,"bitWidth":1,"access":"read-write"},{"name":"FSDLL_RST_EN","description":"Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet.","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":25,"bitWidth":2,"access":"read-only"},{"name":"OTG_ID_VALUE","description":"Almost same as OTGID_STATUS in USBPHYx_STATUS Register","bitOffset":27,"bitWidth":1,"access":"read-only"},{"name":"HOST_FORCE_LS_SE0","description":"Forces the next FS packet that is transmitted to have a EOP with LS timing","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"UTMI_SUSPENDM","description":"Used by the PHY to indicate a powered-down state","bitOffset":29,"bitWidth":1,"access":"read-only"},{"name":"CLKGATE","description":"Gate UTMI Clocks","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"SFTRST","description":"Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"CTRL_TOG","description":"USB PHY General Control Register","addressOffset":60,"size":32,"access":"read-write","resetValue":"0xC0200000","resetMask":"0xFFFFFFFF","fields":[{"name":"ENOTG_ID_CHG_IRQ","description":"Enable OTG_ID_CHG_IRQ.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENHOSTDISCONDETECT","description":"For host mode, enables high-speed disconnect detector","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENIRQHOSTDISCON","description":"Enables interrupt for detection of disconnection to Device when in high-speed host mode","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"HOSTDISCONDETECT_IRQ","description":"Indicates that the device has disconnected in high-speed mode","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"ENDEVPLUGINDETECT","description":"For device mode, enables 200-KOhm pullups for detecting connectivity to the host.","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"DEVPLUGIN_POLARITY","description":"For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"OTG_ID_CHG_IRQ","description":"OTG ID change interrupt. Indicates the value of ID pin changed.","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"ENOTGIDDETECT","description":"Enables circuit to detect resistance of MiniAB ID pin.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"RESUMEIRQSTICKY","description":"Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"ENIRQRESUMEDETECT","description":"Enables interrupt for detection of a non-J state on the USB line","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"RESUME_IRQ","description":"Indicates that the host is sending a wake-up after suspend","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"ENIRQDEVPLUGIN","description":"Enables interrupt for the detection of connectivity to the USB line.","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"DEVPLUGIN_IRQ","description":"Indicates that the device is connected","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"DATA_ON_LRADC","description":"Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only.","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"ENUTMILEVEL2","description":"Enables UTMI+ Level2. This should be enabled if needs to support LS device","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"ENUTMILEVEL3","description":"Enables UTMI+ Level3","bitOffset":15,"bitWidth":1,"access":"read-write"},{"name":"ENIRQWAKEUP","description":"Enables interrupt for the wakeup events.","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"WAKEUP_IRQ","description":"Indicates that there is a wakeup event","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"ENAUTO_PWRON_PLL","description":"Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"ENAUTOCLR_CLKGATE","description":"Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"ENAUTOCLR_PHY_PWD","description":"Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"ENDPDMCHG_WKUP","description":"Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"ENIDCHG_WKUP","description":"Enables the feature to wakeup USB if ID is toggled when USB is suspended.","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"ENVBUSCHG_WKUP","description":"Enables the feature to wakeup USB if VBUS is toggled when USB is suspended.","bitOffset":23,"bitWidth":1,"access":"read-write"},{"name":"FSDLL_RST_EN","description":"Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet.","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":25,"bitWidth":2,"access":"read-only"},{"name":"OTG_ID_VALUE","description":"Almost same as OTGID_STATUS in USBPHYx_STATUS Register","bitOffset":27,"bitWidth":1,"access":"read-only"},{"name":"HOST_FORCE_LS_SE0","description":"Forces the next FS packet that is transmitted to have a EOP with LS timing","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"UTMI_SUSPENDM","description":"Used by the PHY to indicate a powered-down state","bitOffset":29,"bitWidth":1,"access":"read-only"},{"name":"CLKGATE","description":"Gate UTMI Clocks","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"SFTRST","description":"Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"STATUS","description":"USB PHY Status Register","addressOffset":64,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved.","bitOffset":0,"bitWidth":3,"access":"read-only"},{"name":"HOSTDISCONDETECT_STATUS","description":"Indicates that the device has disconnected while in high-speed host mode.","bitOffset":3,"bitWidth":1,"access":"read-only"},{"name":"RSVD1","description":"Reserved.","bitOffset":4,"bitWidth":2,"access":"read-only"},{"name":"DEVPLUGIN_STATUS","description":"Indicates that the device has been connected on the USB_DP and USB_DM lines.","bitOffset":6,"bitWidth":1,"access":"read-only"},{"name":"RSVD2","description":"Reserved.","bitOffset":7,"bitWidth":1,"access":"read-only"},{"name":"OTGID_STATUS","description":"Indicates the results of ID pin on MiniAB plug","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"RSVD3","description":"Reserved.","bitOffset":9,"bitWidth":1,"access":"read-only"},{"name":"RESUME_STATUS","description":"Indicates that the host is sending a wake-up after suspend and has triggered an interrupt.","bitOffset":10,"bitWidth":1,"access":"read-only"},{"name":"RSVD4","description":"Reserved.","bitOffset":11,"bitWidth":21,"access":"read-only"}]},{"name":"DEBUG","description":"USB PHY Debug Register","addressOffset":80,"size":32,"access":"read-write","resetValue":"0x7F180000","resetMask":"0xFFFFFFFF","fields":[{"name":"OTGIDPIOLOCK","description":"Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"DEBUG_INTERFACE_HOLD","description":"Use holding registers to assist in timing for external UTMI interface.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"HSTPULLDOWN","description":"Set bit 3 to 1 to pull down 15-KOhm on USB_DP line","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"ENHSTPULLDOWN","description":"Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"RSVD0","description":"Reserved.","bitOffset":6,"bitWidth":2,"access":"read-only"},{"name":"TX2RXCOUNT","description":"Delay in between the end of transmit to the beginning of receive","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"ENTX2RXCOUNT","description":"Set this bit to allow a countdown to transition in between TX and RX.","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":13,"bitWidth":3,"access":"read-only"},{"name":"SQUELCHRESETCOUNT","description":"Delay in between the detection of squelch to the reset of high-speed RX.","bitOffset":16,"bitWidth":5,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":21,"bitWidth":3,"access":"read-only"},{"name":"ENSQUELCHRESET","description":"Set bit to allow squelch to reset high-speed receive.","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"SQUELCHRESETLENGTH","description":"Duration of RESET in terms of the number of 480-MHz cycles.","bitOffset":25,"bitWidth":4,"access":"read-write"},{"name":"HOST_RESUME_DEBUG","description":"Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1.","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"CLKGATE","description":"Gate Test Clocks","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"RSVD3","description":"Reserved.","bitOffset":31,"bitWidth":1,"access":"read-only"}]},{"name":"DEBUG_SET","description":"USB PHY Debug Register","addressOffset":84,"size":32,"access":"read-write","resetValue":"0x7F180000","resetMask":"0xFFFFFFFF","fields":[{"name":"OTGIDPIOLOCK","description":"Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"DEBUG_INTERFACE_HOLD","description":"Use holding registers to assist in timing for external UTMI interface.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"HSTPULLDOWN","description":"Set bit 3 to 1 to pull down 15-KOhm on USB_DP line","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"ENHSTPULLDOWN","description":"Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"RSVD0","description":"Reserved.","bitOffset":6,"bitWidth":2,"access":"read-only"},{"name":"TX2RXCOUNT","description":"Delay in between the end of transmit to the beginning of receive","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"ENTX2RXCOUNT","description":"Set this bit to allow a countdown to transition in between TX and RX.","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":13,"bitWidth":3,"access":"read-only"},{"name":"SQUELCHRESETCOUNT","description":"Delay in between the detection of squelch to the reset of high-speed RX.","bitOffset":16,"bitWidth":5,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":21,"bitWidth":3,"access":"read-only"},{"name":"ENSQUELCHRESET","description":"Set bit to allow squelch to reset high-speed receive.","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"SQUELCHRESETLENGTH","description":"Duration of RESET in terms of the number of 480-MHz cycles.","bitOffset":25,"bitWidth":4,"access":"read-write"},{"name":"HOST_RESUME_DEBUG","description":"Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1.","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"CLKGATE","description":"Gate Test Clocks","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"RSVD3","description":"Reserved.","bitOffset":31,"bitWidth":1,"access":"read-only"}]},{"name":"DEBUG_CLR","description":"USB PHY Debug Register","addressOffset":88,"size":32,"access":"read-write","resetValue":"0x7F180000","resetMask":"0xFFFFFFFF","fields":[{"name":"OTGIDPIOLOCK","description":"Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"DEBUG_INTERFACE_HOLD","description":"Use holding registers to assist in timing for external UTMI interface.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"HSTPULLDOWN","description":"Set bit 3 to 1 to pull down 15-KOhm on USB_DP line","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"ENHSTPULLDOWN","description":"Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"RSVD0","description":"Reserved.","bitOffset":6,"bitWidth":2,"access":"read-only"},{"name":"TX2RXCOUNT","description":"Delay in between the end of transmit to the beginning of receive","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"ENTX2RXCOUNT","description":"Set this bit to allow a countdown to transition in between TX and RX.","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":13,"bitWidth":3,"access":"read-only"},{"name":"SQUELCHRESETCOUNT","description":"Delay in between the detection of squelch to the reset of high-speed RX.","bitOffset":16,"bitWidth":5,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":21,"bitWidth":3,"access":"read-only"},{"name":"ENSQUELCHRESET","description":"Set bit to allow squelch to reset high-speed receive.","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"SQUELCHRESETLENGTH","description":"Duration of RESET in terms of the number of 480-MHz cycles.","bitOffset":25,"bitWidth":4,"access":"read-write"},{"name":"HOST_RESUME_DEBUG","description":"Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1.","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"CLKGATE","description":"Gate Test Clocks","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"RSVD3","description":"Reserved.","bitOffset":31,"bitWidth":1,"access":"read-only"}]},{"name":"DEBUG_TOG","description":"USB PHY Debug Register","addressOffset":92,"size":32,"access":"read-write","resetValue":"0x7F180000","resetMask":"0xFFFFFFFF","fields":[{"name":"OTGIDPIOLOCK","description":"Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"DEBUG_INTERFACE_HOLD","description":"Use holding registers to assist in timing for external UTMI interface.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"HSTPULLDOWN","description":"Set bit 3 to 1 to pull down 15-KOhm on USB_DP line","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"ENHSTPULLDOWN","description":"Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"RSVD0","description":"Reserved.","bitOffset":6,"bitWidth":2,"access":"read-only"},{"name":"TX2RXCOUNT","description":"Delay in between the end of transmit to the beginning of receive","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"ENTX2RXCOUNT","description":"Set this bit to allow a countdown to transition in between TX and RX.","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":13,"bitWidth":3,"access":"read-only"},{"name":"SQUELCHRESETCOUNT","description":"Delay in between the detection of squelch to the reset of high-speed RX.","bitOffset":16,"bitWidth":5,"access":"read-write"},{"name":"RSVD2","description":"Reserved.","bitOffset":21,"bitWidth":3,"access":"read-only"},{"name":"ENSQUELCHRESET","description":"Set bit to allow squelch to reset high-speed receive.","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"SQUELCHRESETLENGTH","description":"Duration of RESET in terms of the number of 480-MHz cycles.","bitOffset":25,"bitWidth":4,"access":"read-write"},{"name":"HOST_RESUME_DEBUG","description":"Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1.","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"CLKGATE","description":"Gate Test Clocks","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"RSVD3","description":"Reserved.","bitOffset":31,"bitWidth":1,"access":"read-only"}]},{"name":"DEBUG0_STATUS","description":"UTMI Debug Status Register 0","addressOffset":96,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOOP_BACK_FAIL_COUNT","description":"Running count of the failed pseudo-random generator loopback","bitOffset":0,"bitWidth":16,"access":"read-only"},{"name":"UTMI_RXERROR_FAIL_COUNT","description":"Running count of the UTMI_RXERROR.","bitOffset":16,"bitWidth":10,"access":"read-only"},{"name":"SQUELCH_COUNT","description":"Running count of the squelch reset instead of normal end for HS RX.","bitOffset":26,"bitWidth":6,"access":"read-only"}]},{"name":"DEBUG1","description":"UTMI Debug Status Register 1","addressOffset":112,"size":32,"access":"read-write","resetValue":"0x1000","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved. Note: This bit should remain clear.","bitOffset":0,"bitWidth":13,"access":"read-write"},{"name":"ENTAILADJVD","description":"Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%","bitOffset":13,"bitWidth":2,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":15,"bitWidth":17,"access":"read-only"}]},{"name":"DEBUG1_SET","description":"UTMI Debug Status Register 1","addressOffset":116,"size":32,"access":"read-write","resetValue":"0x1000","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved. Note: This bit should remain clear.","bitOffset":0,"bitWidth":13,"access":"read-write"},{"name":"ENTAILADJVD","description":"Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%","bitOffset":13,"bitWidth":2,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":15,"bitWidth":17,"access":"read-only"}]},{"name":"DEBUG1_CLR","description":"UTMI Debug Status Register 1","addressOffset":120,"size":32,"access":"read-write","resetValue":"0x1000","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved. Note: This bit should remain clear.","bitOffset":0,"bitWidth":13,"access":"read-write"},{"name":"ENTAILADJVD","description":"Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%","bitOffset":13,"bitWidth":2,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":15,"bitWidth":17,"access":"read-only"}]},{"name":"DEBUG1_TOG","description":"UTMI Debug Status Register 1","addressOffset":124,"size":32,"access":"read-write","resetValue":"0x1000","resetMask":"0xFFFFFFFF","fields":[{"name":"RSVD0","description":"Reserved. Note: This bit should remain clear.","bitOffset":0,"bitWidth":13,"access":"read-write"},{"name":"ENTAILADJVD","description":"Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%","bitOffset":13,"bitWidth":2,"access":"read-write"},{"name":"RSVD1","description":"Reserved.","bitOffset":15,"bitWidth":17,"access":"read-only"}]},{"name":"VERSION","description":"UTMI RTL Version","addressOffset":128,"size":32,"access":"read-only","resetValue":"0x4030000","resetMask":"0xFFFFFFFF","fields":[{"name":"STEP","description":"Fixed read-only value reflecting the stepping of the RTL version.","bitOffset":0,"bitWidth":16,"access":"read-only"},{"name":"MINOR","description":"Fixed read-only value reflecting the MINOR field of the RTL version.","bitOffset":16,"bitWidth":8,"access":"read-only"},{"name":"MAJOR","description":"Fixed read-only value reflecting the MAJOR field of the RTL version.","bitOffset":24,"bitWidth":8,"access":"read-only"}]}],"addressBlock":{"offset":"0","size":"0x84","usage":"registers"}}