<module name="MCASP0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCASP_PID" acronym="MCASP_PID" offset="0x0" width="32" description="">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="RESV" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x430" description="McASP" range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0xF" description="" range="" rwaccess="R"/>
    <bitfield id="REVMAJOR" width="3" begin="10" end="8" resetval="0x3" description="" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="non-custom" range="" rwaccess="R"/>
    <bitfield id="REVMINOR" width="6" begin="5" end="0" resetval="0x2" description="" range="" rwaccess="R"/>
  </register>
  <register id="MCASP_PWRIDLESYSCONFIG" acronym="MCASP_PWRIDLESYSCONFIG" offset="0x4" width="32" description="Power Idle SYSCONFIG register.">
    <bitfield id="RSV" width="26" begin="31" end="6" resetval="0x0" description="Reserved as per PDR 35" range="" rwaccess="R"/>
    <bitfield id="Other" width="4" begin="5" end="2" resetval="0x0" description="Reserved for future expansion" range="" rwaccess="RW"/>
    <bitfield id="IDLE_MODE" width="2" begin="1" end="0" resetval="0x2" description="Idle Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PFUNC" acronym="MCASP_PFUNC" offset="0x10" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="AFSR PFUNC 31" range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="AHCLKR PFUNC 30" range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="ACLKR PFUNC 29" range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="AFSX PFUNC 28" range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="AHCLKX PFUNC 27" range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="ACLKX PFUNC 26" range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="AMUTE PFUNC 25" range="" rwaccess="RW"/>
    <bitfield id="RESV1" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="AXR PFUNC BIT 15" range="" rwaccess="RW"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="AXR PFUNC BIT 14" range="" rwaccess="RW"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="AXR PFUNC BIT 13" range="" rwaccess="RW"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="AXR PFUNC BIT 12" range="" rwaccess="RW"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="AXR PFUNC BIT 11" range="" rwaccess="RW"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="AXR PFUNC BIT 10" range="" rwaccess="RW"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="AXR PFUNC BIT 9" range="" rwaccess="RW"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="AXR PFUNC BIT 8" range="" rwaccess="RW"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="AXR PFUNC BIT 7" range="" rwaccess="RW"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="AXR PFUNC BIT 6" range="" rwaccess="RW"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="AXR PFUNC BIT 5" range="" rwaccess="RW"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="AXR PFUNC BIT 4" range="" rwaccess="RW"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="AXR PFUNC BIT 3" range="" rwaccess="RW"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="AXR PFUNC BIT 2" range="" rwaccess="RW"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="AXR PFUNC BIT 1" range="" rwaccess="RW"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="AXR PFUNC BIT 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDIR" acronym="MCASP_PDIR" offset="0x14" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="AFSR PDIR 31" range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="AHCLKR PDIR 30" range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="ACLKR PDIR 29" range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="AFSX PDIR 28" range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="AHCLKX PDIR 27" range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="ACLKX PDIR 26" range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="AMUTE PDIR 25" range="" rwaccess="RW"/>
    <bitfield id="RESV" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="AXR PDIR BIT 15" range="" rwaccess="RW"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="AXR PDIR BIT 14" range="" rwaccess="RW"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="AXR PDIR BIT 13" range="" rwaccess="RW"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="AXR PDIR BIT 12" range="" rwaccess="RW"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="AXR PDIR BIT 11" range="" rwaccess="RW"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="AXR PDIR BIT 10" range="" rwaccess="RW"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="AXR PDIR BIT 9" range="" rwaccess="RW"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="AXR PDIR BIT 8" range="" rwaccess="RW"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="AXR PDIR BIT 7" range="" rwaccess="RW"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="AXR PDIR BIT 6" range="" rwaccess="RW"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="AXR PDIR BIT 5" range="" rwaccess="RW"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="AXR PDIR BIT 4" range="" rwaccess="RW"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="AXR PDIR BIT 3" range="" rwaccess="RW"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="AXR PDIR BIT 2" range="" rwaccess="RW"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="AXR PDIR BIT 1" range="" rwaccess="RW"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="AXR PDIR BIT 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDOUT" acronym="MCASP_PDOUT" offset="0x18" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="AFSR PDOUT 31" range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="AHCLKR PDOUT 30" range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="ACLKR PDOUT 29" range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="AFSX PDOUT 28" range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="AHCLKX PDOUT 27" range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="ACLKX PDOUT 26" range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="AMUTE PDOUT 25" range="" rwaccess="RW"/>
    <bitfield id="RESV" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="AXR PDOUT BIT 15" range="" rwaccess="RW"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="AXR PDOUT BIT 14" range="" rwaccess="RW"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="AXR PDOUT BIT 13" range="" rwaccess="RW"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="AXR PDOUT BIT 12" range="" rwaccess="RW"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="AXR PDOUT BIT 11" range="" rwaccess="RW"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="AXR PDOUT BIT 10" range="" rwaccess="RW"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="AXR PDOUT BIT 9" range="" rwaccess="RW"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="AXR PDOUT BIT 8" range="" rwaccess="RW"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="AXR PDOUT BIT 7" range="" rwaccess="RW"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="AXR PDOUT BIT 6" range="" rwaccess="RW"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="AXR PDOUT BIT 5" range="" rwaccess="RW"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="AXR PDOUT BIT 4" range="" rwaccess="RW"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="AXR PDOUT BIT 3" range="" rwaccess="RW"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="AXR PDOUT BIT 2" range="" rwaccess="RW"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="AXR PDOUT BIT 1" range="" rwaccess="RW"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="AXR PDOUT BIT 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDIN" acronym="MCASP_PDIN" offset="0x1C" width="32" description="The pin data input register (PDIN) holds the I/O pin state of each of the McASP pins. PDIN allows the actual value of the pin to be read, regardless of the state of PFUNC and PDIR.">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="AFSR PDIN 31" range="" rwaccess="R"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="AHCLKR PDIN 30" range="" rwaccess="R"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="ACLKR PDIN 29" range="" rwaccess="R"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="AFSX PDIN 28" range="" rwaccess="R"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="AHCLKX PDIN 27" range="" rwaccess="R"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="ACLKX PDIN 26" range="" rwaccess="R"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="AMUTE PDIN 25" range="" rwaccess="R"/>
    <bitfield id="RESV" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="AXR PDIN BIT 15" range="" rwaccess="R"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="AXR PDIN BIT 14" range="" rwaccess="R"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="AXR PDIN BIT 13" range="" rwaccess="R"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="AXR PDIN BIT 12" range="" rwaccess="R"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="AXR PDIN BIT 11" range="" rwaccess="R"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="AXR PDIN BIT 10" range="" rwaccess="R"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="AXR PDIN BIT 9" range="" rwaccess="R"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="AXR PDIN BIT 8" range="" rwaccess="R"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="AXR PDIN BIT 7" range="" rwaccess="R"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="AXR PDIN BIT 6" range="" rwaccess="R"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="AXR PDIN BIT 5" range="" rwaccess="R"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="AXR PDIN BIT 4" range="" rwaccess="R"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="AXR PDIN BIT 3" range="" rwaccess="R"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="AXR PDIN BIT 2" range="" rwaccess="R"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="AXR PDIN BIT 1" range="" rwaccess="R"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="AXR PDIN BIT 0" range="" rwaccess="R"/>
  </register>
  <register id="MCASP_PDSET" acronym="MCASP_PDSET" offset="0x1C" width="32" description="The pin data set register (PDSET) is an alias of the pin data output register (PDOUT) for writes only. Writing a 1 to the PDSET bit sets the corresponding bit in PDOUT and, if PFUNC = 1 (GPIO function) and PDIR = 1 (output), drives a logic high on the pin.">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="AFSR PDSET 31" range="" rwaccess="W"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="AHCLKR PDSET 30" range="" rwaccess="W"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="ACLKR PDSET 29" range="" rwaccess="W"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="AFSX PDSET 28" range="" rwaccess="W"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="AHCLKX PDSET 27" range="" rwaccess="W"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="ACLKX PDSET 26" range="" rwaccess="W"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="AMUTE PDSET 25" range="" rwaccess="W"/>
    <bitfield id="RESV" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="AXR PDSET BIT 15" range="" rwaccess="W"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="AXR PDSET BIT 14" range="" rwaccess="W"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="AXR PDSET BIT 13" range="" rwaccess="W"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="AXR PDSET BIT 12" range="" rwaccess="W"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="AXR PDSET BIT 11" range="" rwaccess="W"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="AXR PDSET BIT 10" range="" rwaccess="W"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="AXR PDSET BIT 9" range="" rwaccess="W"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="AXR PDSET BIT 8" range="" rwaccess="W"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="AXR PDSET BIT 7" range="" rwaccess="W"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="AXR PDSET BIT 6" range="" rwaccess="W"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="AXR PDSET BIT 5" range="" rwaccess="W"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="AXR PDSET BIT 4" range="" rwaccess="W"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="AXR PDSET BIT 3" range="" rwaccess="W"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="AXR PDSET BIT 2" range="" rwaccess="W"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="AXR PDSET BIT 1" range="" rwaccess="W"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="AXR PDSET BIT 0" range="" rwaccess="W"/>
  </register>
  <register id="MCASP_PDCLR" acronym="MCASP_PDCLR" offset="0x20" width="32" description="The pin data clear register (PDCLR) is an alias of the pin data output register (PDOUT) for writes only. Writing a 1 to the PDCLR bit clears the corresponding bit in PDOUT and, if PFUNC = 1 (GPIO function) and PDIR = 1 (output), drives a logic low on the pin.">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="AFSR PDCLR 31" range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="AHCLKR PDCLR 30" range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="ACLKR PDCLR 29" range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="AFSX PDCLR 28" range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="AHCLKX PDCLR 27" range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="ACLKX PDCLR 26" range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="AMUTE PDCLR 25" range="" rwaccess="RW"/>
    <bitfield id="RESV" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="AXR PDCLR BIT 15" range="" rwaccess="RW"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="AXR PDCLR BIT 14" range="" rwaccess="RW"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="AXR PDCLR BIT 13" range="" rwaccess="RW"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="AXR PDCLR BIT 12" range="" rwaccess="RW"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="AXR PDCLR BIT 11" range="" rwaccess="RW"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="AXR PDCLR BIT 10" range="" rwaccess="RW"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="AXR PDCLR BIT 9" range="" rwaccess="RW"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="AXR PDCLR BIT 8" range="" rwaccess="RW"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="AXR PDCLR BIT 7" range="" rwaccess="RW"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="AXR PDCLR BIT 6" range="" rwaccess="RW"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="AXR PDCLR BIT 5" range="" rwaccess="RW"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="AXR PDCLR BIT 4" range="" rwaccess="RW"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="AXR PDCLR BIT 3" range="" rwaccess="RW"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="AXR PDCLR BIT 2" range="" rwaccess="RW"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="AXR PDCLR BIT 1" range="" rwaccess="RW"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="AXR PDCLR BIT 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TLGC" acronym="MCASP_TLGC" offset="0x30" width="32" description="for IODFT">
    <bitfield id="RESV" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MT" width="2" begin="15" end="14" resetval="0x0" description="MISR on/off trigger command" range="" rwaccess="RW"/>
    <bitfield id="RESV1" width="5" begin="13" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MMS" width="1" begin="8" end="8" resetval="0x0" description="Source of MISR input" range="" rwaccess="RW"/>
    <bitfield id="ESEL" width="1" begin="7" end="7" resetval="0x0" description="Output enable select" range="" rwaccess="RW"/>
    <bitfield id="TOEN" width="1" begin="6" end="6" resetval="0x0" description="Test output enable control" range="" rwaccess="RW"/>
    <bitfield id="MC" width="2" begin="5" end="4" resetval="0x0" description="States of MISR" range="" rwaccess="RW"/>
    <bitfield id="PC" width="3" begin="3" end="1" resetval="0x0" description="Pattern code" range="" rwaccess="RW"/>
    <bitfield id="TM" width="1" begin="0" end="0" resetval="0x0" description="Tie high; do not write to this bit" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TLMR" acronym="MCASP_TLMR" offset="0x34" width="32" description="for IODFT">
    <bitfield id="TLMR" width="32" begin="31" end="0" resetval="0x0" description="Contains test result signature" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TLEC" acronym="MCASP_TLEC" offset="0x38" width="32" description="for IODFT">
    <bitfield id="TLEC" width="32" begin="31" end="0" resetval="0x0" description="Contains number of cycles during which MISR sig will be accumulated" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_GBLCTL" acronym="MCASP_GBLCTL" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Frame sync generator reset" range="" rwaccess="RW"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="XMT state machine reset" range="" rwaccess="RW"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="XMT serializer clear" range="" rwaccess="RW"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="XMT High Freq clk Divider" range="" rwaccess="RW"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="XMT clock divder reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Frame sync generator reset" range="" rwaccess="RW"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="RCV state machine reset" range="" rwaccess="RW"/>
    <bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="RCV serializer clear" range="" rwaccess="RW"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="RCV High Freq clk Divider" range="" rwaccess="RW"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="RCV clock divder reset" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AMUTE" acronym="MCASP_AMUTE" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XDMAERR" width="1" begin="12" end="12" resetval="0x0" description="MUTETXDMAERR occur" range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="11" end="11" resetval="0x0" description="MUTERXDMAERR occur" range="" rwaccess="RW"/>
    <bitfield id="XCKFAIL" width="1" begin="10" end="10" resetval="0x0" description="XMT bad clock" range="" rwaccess="RW"/>
    <bitfield id="RCKFAIL" width="1" begin="9" end="9" resetval="0x0" description="RCV bad clock" range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="8" end="8" resetval="0x0" description="XMT unexpected FS" range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="7" end="7" resetval="0x0" description="RCV unexpected FS" range="" rwaccess="RW"/>
    <bitfield id="XUNDRN" width="1" begin="6" end="6" resetval="0x0" description="XMT underrun occurs" range="" rwaccess="RW"/>
    <bitfield id="ROVRN" width="1" begin="5" end="5" resetval="0x0" description="RCV overun occurs" range="" rwaccess="RW"/>
    <bitfield id="INSTAT" width="1" begin="4" end="4" resetval="0x0" description="status of mute in pin" range="" rwaccess="R"/>
    <bitfield id="INEN" width="1" begin="3" end="3" resetval="0x0" description="drive AMUTE active on mute in active" range="" rwaccess="RW"/>
    <bitfield id="INPOL" width="1" begin="2" end="2" resetval="0x0" description="Mute input polarity" range="" rwaccess="RW"/>
    <bitfield id="MUTEN" width="2" begin="1" end="0" resetval="0x0" description="AMUTE pin enable" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_LBCTL" acronym="MCASP_LBCTL" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IOLBEN" width="1" begin="4" end="4" resetval="0x0" description="IO loopback enable" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="2" begin="3" end="2" resetval="0x0" description="Loop back clock source generator" range="" rwaccess="RW"/>
    <bitfield id="ORD" width="1" begin="1" end="1" resetval="0x0" description="Loopback order" range="" rwaccess="RW"/>
    <bitfield id="DLBEN" width="1" begin="0" end="0" resetval="0x0" description="Loop back mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXDITCTL" acronym="MCASP_TXDITCTL" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VB" width="1" begin="3" end="3" resetval="0x0" description="Valib bit for odd TDM" range="" rwaccess="RW"/>
    <bitfield id="VA" width="1" begin="2" end="2" resetval="0x0" description="Valib bit for even TDM" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DITEN" width="1" begin="0" end="0" resetval="0x0" description="XMT DIT Mode Enable" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_GBLCTLR" acronym="MCASP_GBLCTLR" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Frame sync generator reset" range="" rwaccess="R"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="XMT state machine reset" range="" rwaccess="R"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="XMT serializer clear" range="" rwaccess="R"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="XMT High Freq clk Divider" range="" rwaccess="R"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="XMT clock divder reset" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Frame sync generator reset" range="" rwaccess="RW"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="RCV state machine reset" range="" rwaccess="RW"/>
    <bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="RCV serializer clear" range="" rwaccess="RW"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="RCV High Freq clk Divider" range="" rwaccess="RW"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="RCV clock divder reset" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXMASK" acronym="MCASP_RXMASK" offset="0x64" width="32" description="">
    <bitfield id="RMASK31" width="1" begin="31" end="31" resetval="0x0" description="RMASK BIT 31" range="" rwaccess="RW"/>
    <bitfield id="RMASK30" width="1" begin="30" end="30" resetval="0x0" description="RMASK BIT 30" range="" rwaccess="RW"/>
    <bitfield id="RMASK29" width="1" begin="29" end="29" resetval="0x0" description="RMASK BIT 29" range="" rwaccess="RW"/>
    <bitfield id="RMASK28" width="1" begin="28" end="28" resetval="0x0" description="RMASK BIT 28" range="" rwaccess="RW"/>
    <bitfield id="RMASK27" width="1" begin="27" end="27" resetval="0x0" description="RMASK BIT 27" range="" rwaccess="RW"/>
    <bitfield id="RMASK26" width="1" begin="26" end="26" resetval="0x0" description="RMASK BIT 26" range="" rwaccess="RW"/>
    <bitfield id="RMASK25" width="1" begin="25" end="25" resetval="0x0" description="RMASK BIT 25" range="" rwaccess="RW"/>
    <bitfield id="RMASK24" width="1" begin="24" end="24" resetval="0x0" description="RMASK BIT 24" range="" rwaccess="RW"/>
    <bitfield id="RMASK23" width="1" begin="23" end="23" resetval="0x0" description="RMASK BIT 23" range="" rwaccess="RW"/>
    <bitfield id="RMASK22" width="1" begin="22" end="22" resetval="0x0" description="RMASK BIT 22" range="" rwaccess="RW"/>
    <bitfield id="RMASK21" width="1" begin="21" end="21" resetval="0x0" description="RMASK BIT 21" range="" rwaccess="RW"/>
    <bitfield id="RMASK20" width="1" begin="20" end="20" resetval="0x0" description="RMASK BIT 20" range="" rwaccess="RW"/>
    <bitfield id="RMASK19" width="1" begin="19" end="19" resetval="0x0" description="RMASK BIT 19" range="" rwaccess="RW"/>
    <bitfield id="RMASK18" width="1" begin="18" end="18" resetval="0x0" description="RMASK BIT 18" range="" rwaccess="RW"/>
    <bitfield id="RMASK17" width="1" begin="17" end="17" resetval="0x0" description="RMASK BIT 17" range="" rwaccess="RW"/>
    <bitfield id="RMASK16" width="1" begin="16" end="16" resetval="0x0" description="RMASK BIT 16" range="" rwaccess="RW"/>
    <bitfield id="RMASK15" width="1" begin="15" end="15" resetval="0x0" description="RMASK BIT 15" range="" rwaccess="RW"/>
    <bitfield id="RMASK14" width="1" begin="14" end="14" resetval="0x0" description="RMASK BIT 14" range="" rwaccess="RW"/>
    <bitfield id="RMASK13" width="1" begin="13" end="13" resetval="0x0" description="RMASK BIT 13" range="" rwaccess="RW"/>
    <bitfield id="RMASK12" width="1" begin="12" end="12" resetval="0x0" description="RMASK BIT 12" range="" rwaccess="RW"/>
    <bitfield id="RMASK11" width="1" begin="11" end="11" resetval="0x0" description="RMASK BIT 11" range="" rwaccess="RW"/>
    <bitfield id="RMASK10" width="1" begin="10" end="10" resetval="0x0" description="RMASK BIT 10" range="" rwaccess="RW"/>
    <bitfield id="RMASK9" width="1" begin="9" end="9" resetval="0x0" description="RMASK BIT 9" range="" rwaccess="RW"/>
    <bitfield id="RMASK8" width="1" begin="8" end="8" resetval="0x0" description="RMASK BIT 8" range="" rwaccess="RW"/>
    <bitfield id="RMASK7" width="1" begin="7" end="7" resetval="0x0" description="RMASK BIT 7" range="" rwaccess="RW"/>
    <bitfield id="RMASK6" width="1" begin="6" end="6" resetval="0x0" description="RMASK BIT 6" range="" rwaccess="RW"/>
    <bitfield id="RMASK5" width="1" begin="5" end="5" resetval="0x0" description="RMASK BIT 5" range="" rwaccess="RW"/>
    <bitfield id="RMASK4" width="1" begin="4" end="4" resetval="0x0" description="RMASK BIT 4" range="" rwaccess="RW"/>
    <bitfield id="RMASK3" width="1" begin="3" end="3" resetval="0x0" description="RMASK BIT 3" range="" rwaccess="RW"/>
    <bitfield id="RMASK2" width="1" begin="2" end="2" resetval="0x0" description="RMASK BIT 2" range="" rwaccess="RW"/>
    <bitfield id="RMASK1" width="1" begin="1" end="1" resetval="0x0" description="RMASK BIT 1" range="" rwaccess="RW"/>
    <bitfield id="RMASK0" width="1" begin="0" end="0" resetval="0x0" description="RMASK BIT 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXFMT" acronym="MCASP_RXFMT" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RDATDLY" width="2" begin="17" end="16" resetval="0x0" description="RCV Frame sync delay" range="" rwaccess="RW"/>
    <bitfield id="RRVRS" width="1" begin="15" end="15" resetval="0x0" description="RCV serial stream bit order" range="" rwaccess="RW"/>
    <bitfield id="RPAD" width="2" begin="14" end="13" resetval="0x0" description="Pad value" range="" rwaccess="RW"/>
    <bitfield id="RPBIT" width="5" begin="12" end="8" resetval="0x0" description="Pad bit position" range="" rwaccess="RW"/>
    <bitfield id="RSSZ" width="4" begin="7" end="4" resetval="0x0" description="RCV slot Size" range="" rwaccess="RW"/>
    <bitfield id="RBUSEL" width="1" begin="3" end="3" resetval="0x0" description="Write to RBUF using CPU/DMA" range="" rwaccess="RW"/>
    <bitfield id="RROT" width="3" begin="2" end="0" resetval="0x0" description="Right Rotate Value" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXFMCTL" acronym="MCASP_RXFMCTL" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RMOD" width="9" begin="15" end="7" resetval="0x0" description="RCV Frame sync mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="FRWID" width="1" begin="4" end="4" resetval="0x0" description="RCV Frame sync Duration" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="FSRM" width="1" begin="1" end="1" resetval="0x0" description="RCV frame sync External" range="" rwaccess="RW"/>
    <bitfield id="FSRP" width="1" begin="0" end="0" resetval="0x0" description="RCV Frame sync Polarity" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_ACLKRCTL" acronym="MCASP_ACLKRCTL" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="Status: logical OR of DIVBUSY, ADJBUSY" range="" rwaccess="RW"/>
    <bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Status: divide ratio change in progress?" range="" rwaccess="RW"/>
    <bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="Status: one-shot adjustment in progress?" range="" rwaccess="RW"/>
    <bitfield id="CLKRADJ" width="2" begin="17" end="16" resetval="0x0" description="CLKRDIV one-shot adjustment" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKRP" width="1" begin="7" end="7" resetval="0x0" description="RCV Clock Polarity" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKRM" width="1" begin="5" end="5" resetval="0x0" description="RCV clock source" range="" rwaccess="RW"/>
    <bitfield id="CLKRDIV" width="5" begin="4" end="0" resetval="0x0" description="RCV clock devide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AHCLKRCTL" acronym="MCASP_AHCLKRCTL" offset="0x74" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="Status: logical OR of DIVBUSY, ADJBUSY" range="" rwaccess="RW"/>
    <bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Status: divide ratio change in progress?" range="" rwaccess="RW"/>
    <bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="Status: one-shot adjustment in progress?" range="" rwaccess="RW"/>
    <bitfield id="HCLKRADJ" width="2" begin="17" end="16" resetval="0x0" description="HCLKRDIV one-shot adjustment" range="" rwaccess="W"/>
    <bitfield id="HCLKRM" width="1" begin="15" end="15" resetval="0x0" description="High Freq RCV clock Source" range="" rwaccess="RW"/>
    <bitfield id="HCLKRP" width="1" begin="14" end="14" resetval="0x0" description="High Freq clock Polarity Before diviser" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="HCLKRDIV" width="12" begin="11" end="0" resetval="0x0" description="RCV clock Divide Ratio" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXTDM" acronym="MCASP_RXTDM" offset="0x78" width="32" description="">
    <bitfield id="RTDMS31" width="1" begin="31" end="31" resetval="0x0" description="RCV mode during TDM time slot 31" range="" rwaccess="RW"/>
    <bitfield id="RTDMS30" width="1" begin="30" end="30" resetval="0x0" description="RCV mode during TDM time slot 30" range="" rwaccess="RW"/>
    <bitfield id="RTDMS29" width="1" begin="29" end="29" resetval="0x0" description="RCV mode during TDM time slot 29" range="" rwaccess="RW"/>
    <bitfield id="RTDMS28" width="1" begin="28" end="28" resetval="0x0" description="RCV mode during TDM time slot 28" range="" rwaccess="RW"/>
    <bitfield id="RTDMS27" width="1" begin="27" end="27" resetval="0x0" description="RCV mode during TDM time slot 27" range="" rwaccess="RW"/>
    <bitfield id="RTDMS26" width="1" begin="26" end="26" resetval="0x0" description="RCV mode during TDM time slot 26" range="" rwaccess="RW"/>
    <bitfield id="RTDMS25" width="1" begin="25" end="25" resetval="0x0" description="RCV mode during TDM time slot 25" range="" rwaccess="RW"/>
    <bitfield id="RTDMS24" width="1" begin="24" end="24" resetval="0x0" description="RCV mode during TDM time slot 24" range="" rwaccess="RW"/>
    <bitfield id="RTDMS23" width="1" begin="23" end="23" resetval="0x0" description="RCV mode during TDM time slot 23" range="" rwaccess="RW"/>
    <bitfield id="RTDMS22" width="1" begin="22" end="22" resetval="0x0" description="RCV mode during TDM time slot 22" range="" rwaccess="RW"/>
    <bitfield id="RTDMS21" width="1" begin="21" end="21" resetval="0x0" description="RCV mode during TDM time slot 21" range="" rwaccess="RW"/>
    <bitfield id="RTDMS20" width="1" begin="20" end="20" resetval="0x0" description="RCV mode during TDM time slot 20" range="" rwaccess="RW"/>
    <bitfield id="RTDMS19" width="1" begin="19" end="19" resetval="0x0" description="RCV mode during TDM time slot 19" range="" rwaccess="RW"/>
    <bitfield id="RTDMS18" width="1" begin="18" end="18" resetval="0x0" description="RCV mode during TDM time slot 18" range="" rwaccess="RW"/>
    <bitfield id="RTDMS17" width="1" begin="17" end="17" resetval="0x0" description="RCV mode during TDM time slot 17" range="" rwaccess="RW"/>
    <bitfield id="RTDMS16" width="1" begin="16" end="16" resetval="0x0" description="RCV mode during TDM time slot 16" range="" rwaccess="RW"/>
    <bitfield id="RTDMS15" width="1" begin="15" end="15" resetval="0x0" description="RCV mode during TDM time slot 15" range="" rwaccess="RW"/>
    <bitfield id="RTDMS14" width="1" begin="14" end="14" resetval="0x0" description="RCV mode during TDM time slot 14" range="" rwaccess="RW"/>
    <bitfield id="RTDMS13" width="1" begin="13" end="13" resetval="0x0" description="RCV mode during TDM time slot 13" range="" rwaccess="RW"/>
    <bitfield id="RTDMS12" width="1" begin="12" end="12" resetval="0x0" description="RCV mode during TDM time slot 12" range="" rwaccess="RW"/>
    <bitfield id="RTDMS11" width="1" begin="11" end="11" resetval="0x0" description="RCV mode during TDM time slot 11" range="" rwaccess="RW"/>
    <bitfield id="RTDMS10" width="1" begin="10" end="10" resetval="0x0" description="RCV mode during TDM time slot 10" range="" rwaccess="RW"/>
    <bitfield id="RTDMS9" width="1" begin="9" end="9" resetval="0x0" description="RCV mode during TDM time slot 9" range="" rwaccess="RW"/>
    <bitfield id="RTDMS8" width="1" begin="8" end="8" resetval="0x0" description="RCV mode during TDM time slot 8" range="" rwaccess="RW"/>
    <bitfield id="RTDMS7" width="1" begin="7" end="7" resetval="0x0" description="RCV mode during TDM time slot 7" range="" rwaccess="RW"/>
    <bitfield id="RTDMS6" width="1" begin="6" end="6" resetval="0x0" description="RCV mode during TDM time slot 6" range="" rwaccess="RW"/>
    <bitfield id="RTDMS5" width="1" begin="5" end="5" resetval="0x0" description="RCV mode during TDM time slot 5" range="" rwaccess="RW"/>
    <bitfield id="RTDMS4" width="1" begin="4" end="4" resetval="0x0" description="RCV mode during TDM time slot 4" range="" rwaccess="RW"/>
    <bitfield id="RTDMS3" width="1" begin="3" end="3" resetval="0x0" description="RCV mode during TDM time slot 3" range="" rwaccess="RW"/>
    <bitfield id="RTDMS2" width="1" begin="2" end="2" resetval="0x0" description="RCV mode during TDM time slot 2" range="" rwaccess="RW"/>
    <bitfield id="RTDMS1" width="1" begin="1" end="1" resetval="0x0" description="RCV mode during TDM time slot 1" range="" rwaccess="RW"/>
    <bitfield id="RTDMS0" width="1" begin="0" end="0" resetval="0x0" description="RCV mode during TDM time slot 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_EVTCTLR" acronym="MCASP_EVTCTLR" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RSTAFRM" width="1" begin="7" end="7" resetval="0x0" description="RCV Start of Frame Interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RDATA" width="1" begin="5" end="5" resetval="0x0" description="RCV Data Interrupt" range="" rwaccess="RW"/>
    <bitfield id="RLAST" width="1" begin="4" end="4" resetval="0x0" description="RCV Last Slot Interrupt" range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="3" end="3" resetval="0x0" description="RCV DMA Bus Error" range="" rwaccess="RW"/>
    <bitfield id="RCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Bad Clock Interrupt" range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="RCV Unexpected FSR Interrupt" range="" rwaccess="RW"/>
    <bitfield id="ROVRN" width="1" begin="0" end="0" resetval="0x0" description="RCV Underrun Flag" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXSTAT" acronym="MCASP_RXSTAT" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RERR" width="1" begin="8" end="8" resetval="0x0" description="RCV Error" range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="7" end="7" resetval="0x0" description="RCV DMA bus error" range="" rwaccess="RW"/>
    <bitfield id="RSTAFRM" width="1" begin="6" end="6" resetval="0x0" description="Start of Frame-RCV" range="" rwaccess="RW"/>
    <bitfield id="RDATA" width="1" begin="5" end="5" resetval="0x0" description="Data Ready Flag" range="" rwaccess="RW"/>
    <bitfield id="RLAST" width="1" begin="4" end="4" resetval="0x0" description="Last Slot Interrupt Flag" range="" rwaccess="RW"/>
    <bitfield id="RTDMSLOT" width="1" begin="3" end="3" resetval="0x0" description="EvenOdd Slot" range="" rwaccess="RW"/>
    <bitfield id="RCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Bad Transmit Flag" range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected RCV Frame sync flag" range="" rwaccess="RW"/>
    <bitfield id="ROVRN" width="1" begin="0" end="0" resetval="0x0" description="RCV Underrun Flag" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXTDMSLOT" acronym="MCASP_RXTDMSLOT" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSLOTCNT" width="10" begin="9" end="0" resetval="0x0" description="Current RCV time slot count" range="" rwaccess="R"/>
  </register>
  <register id="MCASP_RXCLKCHK" acronym="MCASP_RXCLKCHK" offset="0x88" width="32" description="">
    <bitfield id="RCNT" width="8" begin="31" end="24" resetval="0x0" description="RCV clock count value" range="" rwaccess="R"/>
    <bitfield id="RMAX" width="8" begin="23" end="16" resetval="0x0" description="RCV clock maximum boundary" range="" rwaccess="RW"/>
    <bitfield id="RMIN" width="8" begin="15" end="8" resetval="0x0" description="RCV clock minimum boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RPS" width="4" begin="3" end="0" resetval="0x0" description="RCV clock check prescaler" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_REVTCTL" acronym="MCASP_REVTCTL" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RDATDMA" width="1" begin="0" end="0" resetval="0x0" description="RCV data DMA request" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_GBLCTLX" acronym="MCASP_GBLCTLX" offset="0xA0" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Frame sync generator reset" range="" rwaccess="RW"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="XMT state machine reset" range="" rwaccess="RW"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="XMT serializer clear" range="" rwaccess="RW"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="XMT High Freq clk Divider" range="" rwaccess="RW"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="XMT clock divder reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Frame sync generator reset" range="" rwaccess="R"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="RCV state machine reset" range="" rwaccess="R"/>
    <bitfield id="RSRCLKR" width="1" begin="2" end="2" resetval="0x0" description="RCV serializer clear" range="" rwaccess="R"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="RCV High Freq clk Divider" range="" rwaccess="R"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="RCV clock divder reset" range="" rwaccess="R"/>
  </register>
  <register id="MCASP_TXMASK" acronym="MCASP_TXMASK" offset="0xA4" width="32" description="">
    <bitfield id="XMASK31" width="1" begin="31" end="31" resetval="0x0" description="XMASK BIT 31" range="" rwaccess="RW"/>
    <bitfield id="XMASK30" width="1" begin="30" end="30" resetval="0x0" description="XMASK BIT 30" range="" rwaccess="RW"/>
    <bitfield id="XMASK29" width="1" begin="29" end="29" resetval="0x0" description="XMASK BIT 29" range="" rwaccess="RW"/>
    <bitfield id="XMASK28" width="1" begin="28" end="28" resetval="0x0" description="XMASK BIT 28" range="" rwaccess="RW"/>
    <bitfield id="XMASK27" width="1" begin="27" end="27" resetval="0x0" description="XMASK BIT 27" range="" rwaccess="RW"/>
    <bitfield id="XMASK26" width="1" begin="26" end="26" resetval="0x0" description="XMASK BIT 26" range="" rwaccess="RW"/>
    <bitfield id="XMASK25" width="1" begin="25" end="25" resetval="0x0" description="XMASK BIT 25" range="" rwaccess="RW"/>
    <bitfield id="XMASK24" width="1" begin="24" end="24" resetval="0x0" description="XMASK BIT 24" range="" rwaccess="RW"/>
    <bitfield id="XMASK23" width="1" begin="23" end="23" resetval="0x0" description="XMASK BIT 23" range="" rwaccess="RW"/>
    <bitfield id="XMASK22" width="1" begin="22" end="22" resetval="0x0" description="XMASK BIT 22" range="" rwaccess="RW"/>
    <bitfield id="XMASK21" width="1" begin="21" end="21" resetval="0x0" description="XMASK BIT 21" range="" rwaccess="RW"/>
    <bitfield id="XMASK20" width="1" begin="20" end="20" resetval="0x0" description="XMASK BIT 20" range="" rwaccess="RW"/>
    <bitfield id="XMASK19" width="1" begin="19" end="19" resetval="0x0" description="XMASK BIT 19" range="" rwaccess="RW"/>
    <bitfield id="XMASK18" width="1" begin="18" end="18" resetval="0x0" description="XMASK BIT 18" range="" rwaccess="RW"/>
    <bitfield id="XMASK17" width="1" begin="17" end="17" resetval="0x0" description="XMASK BIT 17" range="" rwaccess="RW"/>
    <bitfield id="XMASK16" width="1" begin="16" end="16" resetval="0x0" description="XMASK BIT 16" range="" rwaccess="RW"/>
    <bitfield id="XMASK15" width="1" begin="15" end="15" resetval="0x0" description="XMASK BIT 15" range="" rwaccess="RW"/>
    <bitfield id="XMASK14" width="1" begin="14" end="14" resetval="0x0" description="XMASK BIT 14" range="" rwaccess="RW"/>
    <bitfield id="XMASK13" width="1" begin="13" end="13" resetval="0x0" description="XMASK BIT 13" range="" rwaccess="RW"/>
    <bitfield id="XMASK12" width="1" begin="12" end="12" resetval="0x0" description="XMASK BIT 12" range="" rwaccess="RW"/>
    <bitfield id="XMASK11" width="1" begin="11" end="11" resetval="0x0" description="XMASK BIT 11" range="" rwaccess="RW"/>
    <bitfield id="XMASK10" width="1" begin="10" end="10" resetval="0x0" description="XMASK BIT 10" range="" rwaccess="RW"/>
    <bitfield id="XMASK9" width="1" begin="9" end="9" resetval="0x0" description="XMASK BIT 9" range="" rwaccess="RW"/>
    <bitfield id="XMASK8" width="1" begin="8" end="8" resetval="0x0" description="XMASK BIT 8" range="" rwaccess="RW"/>
    <bitfield id="XMASK7" width="1" begin="7" end="7" resetval="0x0" description="XMASK BIT 7" range="" rwaccess="RW"/>
    <bitfield id="XMASK6" width="1" begin="6" end="6" resetval="0x0" description="XMASK BIT 6" range="" rwaccess="RW"/>
    <bitfield id="XMASK5" width="1" begin="5" end="5" resetval="0x0" description="XMASK BIT 5" range="" rwaccess="RW"/>
    <bitfield id="XMASK4" width="1" begin="4" end="4" resetval="0x0" description="XMASK BIT 4" range="" rwaccess="RW"/>
    <bitfield id="XMASK3" width="1" begin="3" end="3" resetval="0x0" description="XMASK BIT 3" range="" rwaccess="RW"/>
    <bitfield id="XMASK2" width="1" begin="2" end="2" resetval="0x0" description="XMASK BIT 2" range="" rwaccess="RW"/>
    <bitfield id="XMASK1" width="1" begin="1" end="1" resetval="0x0" description="XMASK BIT 1" range="" rwaccess="RW"/>
    <bitfield id="XMASK0" width="1" begin="0" end="0" resetval="0x0" description="XMASK BIT 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXFMT" acronym="MCASP_TXFMT" offset="0xA8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XDATDLY" width="2" begin="17" end="16" resetval="0x0" description="XMT Frame sync delay" range="" rwaccess="RW"/>
    <bitfield id="XRVRS" width="1" begin="15" end="15" resetval="0x0" description="XMT serial stream bit order" range="" rwaccess="RW"/>
    <bitfield id="XPAD" width="2" begin="14" end="13" resetval="0x0" description="Pad value" range="" rwaccess="RW"/>
    <bitfield id="XPBIT" width="5" begin="12" end="8" resetval="0x0" description="Pad bit position" range="" rwaccess="RW"/>
    <bitfield id="XSSZ" width="4" begin="7" end="4" resetval="0x0" description="XMT slot Size" range="" rwaccess="RW"/>
    <bitfield id="XBUSEL" width="1" begin="3" end="3" resetval="0x0" description="Write to XBUF using CPU/DMA" range="" rwaccess="RW"/>
    <bitfield id="XROT" width="3" begin="2" end="0" resetval="0x0" description="Right Rotate Value" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXFMCTL" acronym="MCASP_TXFMCTL" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XMOD" width="9" begin="15" end="7" resetval="0x0" description="XMT Frame sync mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="FXWID" width="1" begin="4" end="4" resetval="0x0" description="XMT Frame sync Duration" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="FSXM" width="1" begin="1" end="1" resetval="0x0" description="XMT frame sync External" range="" rwaccess="RW"/>
    <bitfield id="FSXP" width="1" begin="0" end="0" resetval="0x0" description="XMT Frame sync Polarity" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_ACLKXCTL" acronym="MCASP_ACLKXCTL" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="Status: logical OR of DIVBUSY, ADJBUSY" range="" rwaccess="RW"/>
    <bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Status: divide ratio change in progress?" range="" rwaccess="RW"/>
    <bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="Status: one-shot adjustment in progress?" range="" rwaccess="RW"/>
    <bitfield id="CLKXADJ" width="2" begin="17" end="16" resetval="0x0" description="CLKXDIV one-shot adjustment" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKXP" width="1" begin="7" end="7" resetval="0x0" description="XMT Clock Polarity" range="" rwaccess="RW"/>
    <bitfield id="ASYNC" width="1" begin="6" end="6" resetval="0x0" description="XMT/RCV operation sync /Async" range="" rwaccess="RW"/>
    <bitfield id="CLKXM" width="1" begin="5" end="5" resetval="0x0" description="XMT clock source" range="" rwaccess="RW"/>
    <bitfield id="CLKXDIV" width="5" begin="4" end="0" resetval="0x0" description="XMT clock devide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AHCLKXCTL" acronym="MCASP_AHCLKXCTL" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="Status: logical OR of DIVBUSY, ADJBUSY" range="" rwaccess="RW"/>
    <bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Status: divide ratio change in progress?" range="" rwaccess="RW"/>
    <bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="Status: one-shot adjustment in progress?" range="" rwaccess="RW"/>
    <bitfield id="HCLKXADJ" width="2" begin="17" end="16" resetval="0x0" description="HCLKXDIV one-shot adjustment" range="" rwaccess="W"/>
    <bitfield id="HCLKXM" width="1" begin="15" end="15" resetval="0x0" description="High Freq XMT clock Source" range="" rwaccess="RW"/>
    <bitfield id="HCLKXP" width="1" begin="14" end="14" resetval="0x0" description="High Freq clock Polarity Before diviser" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="HCLKXDIV" width="12" begin="11" end="0" resetval="0x0" description="XMT clock Divide Ratio" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXTDM" acronym="MCASP_TXTDM" offset="0xB8" width="32" description="">
    <bitfield id="XTDMS31" width="1" begin="31" end="31" resetval="0x0" description="XMT mode during TDM time slot 31" range="" rwaccess="RW"/>
    <bitfield id="XTDMS30" width="1" begin="30" end="30" resetval="0x0" description="XMT mode during TDM time slot 30" range="" rwaccess="RW"/>
    <bitfield id="XTDMS29" width="1" begin="29" end="29" resetval="0x0" description="XMT mode during TDM time slot 29" range="" rwaccess="RW"/>
    <bitfield id="XTDMS28" width="1" begin="28" end="28" resetval="0x0" description="XMT mode during TDM time slot 28" range="" rwaccess="RW"/>
    <bitfield id="XTDMS27" width="1" begin="27" end="27" resetval="0x0" description="XMT mode during TDM time slot 27" range="" rwaccess="RW"/>
    <bitfield id="XTDMS26" width="1" begin="26" end="26" resetval="0x0" description="XMT mode during TDM time slot 26" range="" rwaccess="RW"/>
    <bitfield id="XTDMS25" width="1" begin="25" end="25" resetval="0x0" description="XMT mode during TDM time slot 25" range="" rwaccess="RW"/>
    <bitfield id="XTDMS24" width="1" begin="24" end="24" resetval="0x0" description="XMT mode during TDM time slot 24" range="" rwaccess="RW"/>
    <bitfield id="XTDMS23" width="1" begin="23" end="23" resetval="0x0" description="XMT mode during TDM time slot 23" range="" rwaccess="RW"/>
    <bitfield id="XTDMS22" width="1" begin="22" end="22" resetval="0x0" description="XMT mode during TDM time slot 22" range="" rwaccess="RW"/>
    <bitfield id="XTDMS21" width="1" begin="21" end="21" resetval="0x0" description="XMT mode during TDM time slot 21" range="" rwaccess="RW"/>
    <bitfield id="XTDMS20" width="1" begin="20" end="20" resetval="0x0" description="XMT mode during TDM time slot 20" range="" rwaccess="RW"/>
    <bitfield id="XTDMS19" width="1" begin="19" end="19" resetval="0x0" description="XMT mode during TDM time slot 19" range="" rwaccess="RW"/>
    <bitfield id="XTDMS18" width="1" begin="18" end="18" resetval="0x0" description="XMT mode during TDM time slot 18" range="" rwaccess="RW"/>
    <bitfield id="XTDMS17" width="1" begin="17" end="17" resetval="0x0" description="XMT mode during TDM time slot 17" range="" rwaccess="RW"/>
    <bitfield id="XTDMS16" width="1" begin="16" end="16" resetval="0x0" description="XMT mode during TDM time slot 16" range="" rwaccess="RW"/>
    <bitfield id="XTDMS15" width="1" begin="15" end="15" resetval="0x0" description="XMT mode during TDM time slot 15" range="" rwaccess="RW"/>
    <bitfield id="XTDMS14" width="1" begin="14" end="14" resetval="0x0" description="XMT mode during TDM time slot 14" range="" rwaccess="RW"/>
    <bitfield id="XTDMS13" width="1" begin="13" end="13" resetval="0x0" description="XMT mode during TDM time slot 13" range="" rwaccess="RW"/>
    <bitfield id="XTDMS12" width="1" begin="12" end="12" resetval="0x0" description="XMT mode during TDM time slot 12" range="" rwaccess="RW"/>
    <bitfield id="XTDMS11" width="1" begin="11" end="11" resetval="0x0" description="XMT mode during TDM time slot 11" range="" rwaccess="RW"/>
    <bitfield id="XTDMS10" width="1" begin="10" end="10" resetval="0x0" description="XMT mode during TDM time slot 10" range="" rwaccess="RW"/>
    <bitfield id="XTDMS9" width="1" begin="9" end="9" resetval="0x0" description="XMT mode during TDM time slot 9" range="" rwaccess="RW"/>
    <bitfield id="XTDMS8" width="1" begin="8" end="8" resetval="0x0" description="XMT mode during TDM time slot 8" range="" rwaccess="RW"/>
    <bitfield id="XTDMS7" width="1" begin="7" end="7" resetval="0x0" description="XMT mode during TDM time slot 7" range="" rwaccess="RW"/>
    <bitfield id="XTDMS6" width="1" begin="6" end="6" resetval="0x0" description="XMT mode during TDM time slot 6" range="" rwaccess="RW"/>
    <bitfield id="XTDMS5" width="1" begin="5" end="5" resetval="0x0" description="XMT mode during TDM time slot 5" range="" rwaccess="RW"/>
    <bitfield id="XTDMS4" width="1" begin="4" end="4" resetval="0x0" description="XMT mode during TDM time slot 4" range="" rwaccess="RW"/>
    <bitfield id="XTDMS3" width="1" begin="3" end="3" resetval="0x0" description="XMT mode during TDM time slot 3" range="" rwaccess="RW"/>
    <bitfield id="XTDMS2" width="1" begin="2" end="2" resetval="0x0" description="XMT mode during TDM time slot 2" range="" rwaccess="RW"/>
    <bitfield id="XTDMS1" width="1" begin="1" end="1" resetval="0x0" description="XMT mode during TDM time slot 1" range="" rwaccess="RW"/>
    <bitfield id="XTDMS0" width="1" begin="0" end="0" resetval="0x0" description="XMT mode during TDM time slot 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_EVTCTLX" acronym="MCASP_EVTCTLX" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XSTAFRM" width="1" begin="7" end="7" resetval="0x0" description="XMT Start of Frame Interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XDATA" width="1" begin="5" end="5" resetval="0x0" description="XMT Data Interrupt" range="" rwaccess="RW"/>
    <bitfield id="XLAST" width="1" begin="4" end="4" resetval="0x0" description="XMT Last Slot Interrupt" range="" rwaccess="RW"/>
    <bitfield id="XDMAERR" width="1" begin="3" end="3" resetval="0x0" description="XMT DMA Bus Error" range="" rwaccess="RW"/>
    <bitfield id="XCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Bad Clock Interrupt" range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="XMT Unexpected FSR Interrupt" range="" rwaccess="RW"/>
    <bitfield id="XUNDRN" width="1" begin="0" end="0" resetval="0x0" description="XMT Underrun Interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXSTAT" acronym="MCASP_TXSTAT" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XERR" width="1" begin="8" end="8" resetval="0x0" description="XMT Error" range="" rwaccess="RW"/>
    <bitfield id="XDMAERR" width="1" begin="7" end="7" resetval="0x0" description="XMT DMA bus error" range="" rwaccess="RW"/>
    <bitfield id="XSTAFRM" width="1" begin="6" end="6" resetval="0x0" description="Start of Frame-XMT" range="" rwaccess="RW"/>
    <bitfield id="XDATA" width="1" begin="5" end="5" resetval="0x0" description="Data Ready Flag" range="" rwaccess="RW"/>
    <bitfield id="XLAST" width="1" begin="4" end="4" resetval="0x0" description="Last Slot Interrupt Flag" range="" rwaccess="RW"/>
    <bitfield id="XTDMSLOT" width="1" begin="3" end="3" resetval="0x0" description="EvenOdd Slot" range="" rwaccess="RW"/>
    <bitfield id="XCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Bad Transmit Flag" range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected XMT Frame sync flag" range="" rwaccess="RW"/>
    <bitfield id="XUNDRN" width="1" begin="0" end="0" resetval="0x0" description="XMT Underrun Flag" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXTDMSLOT" acronym="MCASP_TXTDMSLOT" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XSLOTCNT" width="10" begin="9" end="0" resetval="0x0" description="Current XMT time slot count during reset the value of this register is 0b0101111111 [0x17f] and after reset 0" range="" rwaccess="R"/>
  </register>
  <register id="MCASP_TXCLKCHK" acronym="MCASP_TXCLKCHK" offset="0xC8" width="32" description="">
    <bitfield id="XCNT" width="8" begin="31" end="24" resetval="0x0" description="XMT clock count value" range="" rwaccess="R"/>
    <bitfield id="XMAX" width="8" begin="23" end="16" resetval="0x0" description="XMT clock maximum boundary" range="" rwaccess="RW"/>
    <bitfield id="XMIN" width="8" begin="15" end="8" resetval="0x0" description="XMT clock minimum boundary" range="" rwaccess="RW"/>
    <bitfield id="RESV" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XPS" width="4" begin="3" end="0" resetval="0x0" description="XMT clock check prescaler" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XEVTCTL" acronym="MCASP_XEVTCTL" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="XDATDMA" width="1" begin="0" end="0" resetval="0x0" description="XMT data DMA request" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_CLKADJEN" acronym="MCASP_CLKADJEN" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="One-shot clock adjust enable" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA0" acronym="MCASP_DITCSRA0" offset="0x100" width="32" description="">
    <bitfield id="DITCSRA0" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA1" acronym="MCASP_DITCSRA1" offset="0x104" width="32" description="">
    <bitfield id="DITCSRA1" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA2" acronym="MCASP_DITCSRA2" offset="0x108" width="32" description="">
    <bitfield id="DITCSRA2" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] Channel status Register" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA3" acronym="MCASP_DITCSRA3" offset="0x10C" width="32" description="">
    <bitfield id="DITCSRA3" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] Channel status Register" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA4" acronym="MCASP_DITCSRA4" offset="0x110" width="32" description="">
    <bitfield id="DITCSRA4" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA5" acronym="MCASP_DITCSRA5" offset="0x114" width="32" description="">
    <bitfield id="DITCSRA5" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB0" acronym="MCASP_DITCSRB0" offset="0x118" width="32" description="">
    <bitfield id="DITCSRB0" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB1" acronym="MCASP_DITCSRB1" offset="0x11C" width="32" description="">
    <bitfield id="DITCSRB1" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB2" acronym="MCASP_DITCSRB2" offset="0x120" width="32" description="">
    <bitfield id="DITCSRB2" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB3" acronym="MCASP_DITCSRB3" offset="0x124" width="32" description="">
    <bitfield id="DITCSRB3" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB4" acronym="MCASP_DITCSRB4" offset="0x128" width="32" description="">
    <bitfield id="DITCSRB4" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB5" acronym="MCASP_DITCSRB5" offset="0x12C" width="32" description="">
    <bitfield id="DITCSRB5" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] Channel status" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA0" acronym="MCASP_DITUDRA0" offset="0x130" width="32" description="">
    <bitfield id="DITUDRA0" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA1" acronym="MCASP_DITUDRA1" offset="0x134" width="32" description="">
    <bitfield id="DITUDRA1" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA2" acronym="MCASP_DITUDRA2" offset="0x138" width="32" description="">
    <bitfield id="DITUDRA2" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA3" acronym="MCASP_DITUDRA3" offset="0x13C" width="32" description="">
    <bitfield id="DITUDRA3" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA4" acronym="MCASP_DITUDRA4" offset="0x140" width="32" description="">
    <bitfield id="DITUDRA4" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA5" acronym="MCASP_DITUDRA5" offset="0x144" width="32" description="">
    <bitfield id="DITUDRA5" width="32" begin="31" end="0" resetval="0x0" description="Left [Even TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB0" acronym="MCASP_DITUDRB0" offset="0x148" width="32" description="">
    <bitfield id="DITUDRB0" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB1" acronym="MCASP_DITUDRB1" offset="0x14C" width="32" description="">
    <bitfield id="DITUDRB1" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB2" acronym="MCASP_DITUDRB2" offset="0x150" width="32" description="">
    <bitfield id="DITUDRB2" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB3" acronym="MCASP_DITUDRB3" offset="0x154" width="32" description="">
    <bitfield id="DITUDRB3" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB4" acronym="MCASP_DITUDRB4" offset="0x158" width="32" description="">
    <bitfield id="DITUDRB4" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB5" acronym="MCASP_DITUDRB5" offset="0x15C" width="32" description="">
    <bitfield id="DITUDRB5" width="32" begin="31" end="0" resetval="0x0" description="Right [odd TDM slot ] User Data" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL0" acronym="MCASP_XRSRCTL0" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL1" acronym="MCASP_XRSRCTL1" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL2" acronym="MCASP_XRSRCTL2" offset="0x188" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL3" acronym="MCASP_XRSRCTL3" offset="0x18C" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL4" acronym="MCASP_XRSRCTL4" offset="0x190" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL5" acronym="MCASP_XRSRCTL5" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL6" acronym="MCASP_XRSRCTL6" offset="0x198" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL7" acronym="MCASP_XRSRCTL7" offset="0x19C" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL8" acronym="MCASP_XRSRCTL8" offset="0x1A0" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL9" acronym="MCASP_XRSRCTL9" offset="0x1A4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL10" acronym="MCASP_XRSRCTL10" offset="0x1A8" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL11" acronym="MCASP_XRSRCTL11" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL12" acronym="MCASP_XRSRCTL12" offset="0x1B0" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL13" acronym="MCASP_XRSRCTL13" offset="0x1B4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL14" acronym="MCASP_XRSRCTL14" offset="0x1B8" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL15" acronym="MCASP_XRSRCTL15" offset="0x1BC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready" range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready" range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer drive state" range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer Mode" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF0" acronym="MCASP_TXBUF0" offset="0x200" width="32" description="">
    <bitfield id="XBUF0" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF1" acronym="MCASP_TXBUF1" offset="0x204" width="32" description="">
    <bitfield id="XBUF1" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 1" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF2" acronym="MCASP_TXBUF2" offset="0x208" width="32" description="">
    <bitfield id="XBUF2" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 2" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF3" acronym="MCASP_TXBUF3" offset="0x20C" width="32" description="">
    <bitfield id="XBUF3" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 3" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF4" acronym="MCASP_TXBUF4" offset="0x210" width="32" description="">
    <bitfield id="XBUF4" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 4" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF5" acronym="MCASP_TXBUF5" offset="0x214" width="32" description="">
    <bitfield id="XBUF5" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 5" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF6" acronym="MCASP_TXBUF6" offset="0x218" width="32" description="">
    <bitfield id="XBUF6" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 6" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF7" acronym="MCASP_TXBUF7" offset="0x21C" width="32" description="">
    <bitfield id="XBUF7" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 7" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF8" acronym="MCASP_TXBUF8" offset="0x220" width="32" description="">
    <bitfield id="XBUF8" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 8" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF9" acronym="MCASP_TXBUF9" offset="0x224" width="32" description="">
    <bitfield id="XBUF9" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 9" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF10" acronym="MCASP_TXBUF10" offset="0x228" width="32" description="">
    <bitfield id="XBUF10" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 10" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF11" acronym="MCASP_TXBUF11" offset="0x22C" width="32" description="">
    <bitfield id="XBUF11" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 11" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF12" acronym="MCASP_TXBUF12" offset="0x230" width="32" description="">
    <bitfield id="XBUF12" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 12" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF13" acronym="MCASP_TXBUF13" offset="0x234" width="32" description="">
    <bitfield id="XBUF13" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 13" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF14" acronym="MCASP_TXBUF14" offset="0x238" width="32" description="">
    <bitfield id="XBUF14" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 14" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF15" acronym="MCASP_TXBUF15" offset="0x23C" width="32" description="">
    <bitfield id="XBUF15" width="32" begin="31" end="0" resetval="0x0" description="Transmit Buffer 15" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF0" acronym="MCASP_RXBUF0" offset="0x280" width="32" description="">
    <bitfield id="RBUF0" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 0" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF1" acronym="MCASP_RXBUF1" offset="0x284" width="32" description="">
    <bitfield id="RBUF1" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 1" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF2" acronym="MCASP_RXBUF2" offset="0x288" width="32" description="">
    <bitfield id="RBUF2" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 2" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF3" acronym="MCASP_RXBUF3" offset="0x28C" width="32" description="">
    <bitfield id="RBUF3" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 3" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF4" acronym="MCASP_RXBUF4" offset="0x290" width="32" description="">
    <bitfield id="RBUF4" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 4" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF5" acronym="MCASP_RXBUF5" offset="0x294" width="32" description="">
    <bitfield id="RBUF5" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 5" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF6" acronym="MCASP_RXBUF6" offset="0x298" width="32" description="">
    <bitfield id="RBUF6" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 6" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF7" acronym="MCASP_RXBUF7" offset="0x29C" width="32" description="">
    <bitfield id="RBUF7" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 7" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF8" acronym="MCASP_RXBUF8" offset="0x2A0" width="32" description="">
    <bitfield id="RBUF8" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 8" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF9" acronym="MCASP_RXBUF9" offset="0x2A4" width="32" description="">
    <bitfield id="RBUF9" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 9" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF10" acronym="MCASP_RXBUF10" offset="0x2A8" width="32" description="">
    <bitfield id="RBUF10" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 10" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF11" acronym="MCASP_RXBUF11" offset="0x2AC" width="32" description="">
    <bitfield id="RBUF11" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 11" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF12" acronym="MCASP_RXBUF12" offset="0x2B0" width="32" description="">
    <bitfield id="RBUF12" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 12" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF13" acronym="MCASP_RXBUF13" offset="0x2B4" width="32" description="">
    <bitfield id="RBUF13" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 13" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF14" acronym="MCASP_RXBUF14" offset="0x2B8" width="32" description="">
    <bitfield id="RBUF14" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 14" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF15" acronym="MCASP_RXBUF15" offset="0x2BC" width="32" description="">
    <bitfield id="RBUF15" width="32" begin="31" end="0" resetval="0x0" description="Receive Buffer 15" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_WFIFOCTL" acronym="MCASP_WFIFOCTL" offset="0x1000" width="32" description="The WNUMEVT and WNUMDMA values must be set prior to enabling the Write FIFO. If the Write FIFO is to be enabled, it must be enabled prior to taking the McASP out of reset">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WENA" width="1" begin="16" end="16" resetval="0x0" description="Write FIFO enable bit. 0h (R/W) = Write FIFO is disabled. The WLVL bit in the Write FIFO status register ( 1h (R/W) = Write FIFO is enabled. If Write FIFO is to be enabled, it must be enabled prior to taking McASP out of reset." range="" rwaccess="RW"/>
    <bitfield id="WNUMEVT" width="8" begin="15" end="8" resetval="0x0" description="Write word count per DMA event (32 bit). When the Write FIFO has space for at least WNUMEVT words of data, then an AXEVT (transmit DMA event) is generated to the host/DMA controller. This value should be set to a non-zero integer multiple of the number of serializers enabled as transmitters. This value must be set prior to enabling the Write FIFO. 40h = 3 to 64 words from 3h to 40h. FFh = Reserved from 41h to FFh. 0h (R/W) = 0 words 1h (R/W) = 1 word 2h (R/W) = 2 words 3h (R/W) = 3 to 64 words from 3h to 40h. 41h (R/W) = Reserved from 41h to FFh." range="" rwaccess="RW"/>
    <bitfield id="WNUMDMA" width="8" begin="7" end="0" resetval="0x0" description="Write word count per transfer (32 bit words). Upon a transmit DMA event from the McASP, WNUMDMA words are transferred from the Write FIFO to the McASP. This value must equal the number of McASP serializers used as transmitters. This value must be set prior to enabling the Write FIFO. FFh = Reserved from 11h to FFh. 0h (R/W) = 0 words 1h (R/W) = 1 word 2h (R/W) = 2 words 3h (R/W) = 3-16 words from 3h to 10h. 11h (R/W) = Reserved from 11h to FFh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_WFIFOSTS" acronym="MCASP_WFIFOSTS" offset="0x1004" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WLVL" width="8" begin="7" end="0" resetval="0x0" description="Write level (read-only). Number of 32 bit words currently in the Write FIFO. 40h = 3 to 64 words currently in Write FIFO from 3h to 40h. FFh = Reserved from 41h to FFh. 0h (R/W) = 0 words currently in Write FIFO. 1h (R/W) = 1 word currently in Write FIFO. 2h (R/W) = 2 words currently in Write FIFO. 3h (R/W) = 3 to 64 words currently in Write FIFO from 3h to 40h. 41h (R/W) = Reserved from 41h to FFh." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_RFIFOCTL" acronym="MCASP_RFIFOCTL" offset="0x1008" width="32" description="The RNUMEVT and RNUMDMA values must be set prior to enabling the Read FIFO. If the Read FIFO is to be enabled, it must be enabled prior to taking the McASP out of reset">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RENA" width="1" begin="16" end="16" resetval="0x0" description="Read FIFO enable bit. 0h (R/W) = Read FIFO is disabled. The RLVL bit in the Read FIFO status register ( 1h (R/W) = Read FIFO is enabled. If Read FIFO is to be enabled, it must be enabled prior to taking McASP out of reset." range="" rwaccess="RW"/>
    <bitfield id="RNUMEVT" width="8" begin="15" end="8" resetval="0x0" description="Read word count per DMA event (32 bit). When the Read FIFO contains at least RNUMEVT words of data, then an AREVT (receive DMA event) is generated to the host/DMA controller. This value should be set to a non-zero integer multiple of the number of serializers enabled as receivers. This value must be set prior to enabling the Read FIFO. 40h = 3 to 64 words from 3h to 40h. FFh = Reserved from 41h = FFh. 0h (R/W) = 0 words 1h (R/W) = 1 word 2h (R/W) = 2 words 3h (R/W) = 3 to 64 words from 3h to 40h. 41h (R/W) = Reserved from 41h to FFh." range="" rwaccess="RW"/>
    <bitfield id="RNUMDMA" width="8" begin="7" end="0" resetval="0x0" description="Read word count per transfer (32 bit words). Upon a receive DMA event from the McASP, the Read FIFO reads RNUMDMA words from the McASP. This value must equal the number of McASP serializers used as receivers. This value must be set prior to enabling the Read FIFO. 10h = 3 to 16 words from 3h to 10h. FFh = Reserved from 11h to FFh. 0h (R/W) = 0 words 1h (R/W) = 1 word 2h (R/W) = 2 words 3h (R/W) = 3 to 16 words from 3h to 10h. 11h (R/W) = Reserved from 11h to FFh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RFIFOSTS" acronym="MCASP_RFIFOSTS" offset="0x100C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RLVL" width="8" begin="7" end="0" resetval="0x0" description="Read level (read-only). Number of 32 bit words currently in the Read FIFO. 40h = 3 to 64 words currently in Read FIFO from 3h to 40h. FFh = Reserved from 41h to FFh. 0h (R/W) = 0 words currently in Read FIFO. 1h (R/W) = 1 word currently in Read FIFO. 2h (R/W) = 2 words currently in Read FIFO. 3h (R/W) = 3 to 64 words currently in Read FIFO from 3h to 40h. 41h (R/W) = Reserved from 41h to FFh." range="" rwaccess="R"/>
  </register>
</module>
