# Single-Cycle-RISC-V-Processor
Implemented a single cycle RISC-V processor based on Harvard Architecture
