============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Mar 14 2021  06:44:28 pm
  Module:                 picorv32
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g571/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g634/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g594/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g595/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66492/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68509/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[31]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g570/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g629/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g621/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g622/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66490/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68508/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[30]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g569/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g630/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g606/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g607/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66488/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68507/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[29]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g568/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g623/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g612/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g613/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66486/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68506/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[28]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g567/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g625/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g618/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g619/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66484/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68505/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[27]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g566/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g631/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g600/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g601/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66482/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68504/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[26]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g565/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g624/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g615/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g616/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66480/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68503/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[25]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g668/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g633/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g609/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g610/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66478/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68502/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[24]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g661/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g627/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g603/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g604/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66476/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68501/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[23]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g654/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g635/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g597/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g598/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66473/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68500/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[22]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g647/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g628/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g591/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g592/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66471/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68499/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[21]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g564/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g626/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g588/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g589/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66469/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68498/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[20]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g563/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g636/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g585/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g586/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66467/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68497/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[19]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g641/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g632/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g582/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g583/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66465/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68496/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[18]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-343 ps) Setup Check with Pin reg_next_pc_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -343                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g639/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g329/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g579/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g580/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g66463/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g68495/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[17]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-308 ps) Setup Check with Pin reg_next_pc_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     520                  
             Slack:=    -308                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g645/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g646/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     489    (-,-) 
  g66497/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     504    (-,-) 
  g68510/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     520    (-,-) 
  reg_next_pc_reg[16]/d            -       -       R     unmapped_d_flop        1     -     -     0     520    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g572/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1143/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1112/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1113/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58341/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57846/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69561/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57633/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[31]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g571/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1138/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1118/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1119/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58275/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57882/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69551/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57598/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[30]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g570/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1147/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1124/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1125/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58261/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57890/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69553/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57600/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[29]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g569/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1149/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1130/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1131/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58254/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57894/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69554/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57601/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[28]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g568/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1146/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1136/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1137/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58327/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57854/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69559/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57629/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[27]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g567/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1150/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1097/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1098/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58370/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57830/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69597/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57563/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[26]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g566/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1144/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1103/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1104/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58282/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57878/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69550/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57597/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[25]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1181/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1141/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1109/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1110/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58334/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57850/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69560/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57630/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[24]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1180/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1142/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1121/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1122/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58305/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57866/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69556/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57622/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[23]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1158/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1139/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1133/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1134/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58289/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57874/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69549/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57596/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[22]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1156/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1151/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1127/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1128/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58359/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57838/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69563/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57636/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[21]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g565/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1148/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1115/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1116/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58268/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57886/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69552/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57599/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[20]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g564/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1145/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1094/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1095/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58320/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57858/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69558/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57628/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[19]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1155/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1140/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1106/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1107/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58352/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57842/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69562/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57634/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[18]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: VIOLATED (-286 ps) Setup Check with Pin reg_op1_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -286                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1157/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     385    (-,-) 
  add_1864_26/g329/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     405    (-,-) 
  add_1864_26/g1100/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1101/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g58312/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g57862/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g69557/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g57623/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[17]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g700/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g678/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g649/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g650/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g66561/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g68513/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[15]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g712/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g679/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g652/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g653/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g66559/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g68512/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[14]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g702/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g680/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g656/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g657/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g66557/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g68511/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[13]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g550/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g687/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g659/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g660/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g66570/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g68517/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[12]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g549/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g682/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g663/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g664/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g66563/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g68514/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[11]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g698/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g683/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g666/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g667/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g66568/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g68516/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[10]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: VIOLATED (-282 ps) Setup Check with Pin reg_next_pc_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g713/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g270/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g670/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g671/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g66565/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g68515/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[9]/d             -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g669/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1239/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1211/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1212/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69761/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68331/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61872/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[31]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g668/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1241/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1223/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1224/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69767/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68334/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61904/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[30]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g667/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1242/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1229/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1230/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69769/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68335/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61914/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[29]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g666/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1243/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1214/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1215/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69771/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68337/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g62501/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[28]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g665/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1245/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1232/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1233/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69759/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68330/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61862/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[27]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g664/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1249/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1226/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1227/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69763/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68332/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61882/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[26]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g663/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1250/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1220/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1221/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69765/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68333/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61893/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[25]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1262/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1238/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1235/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1236/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69779/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g63303/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g68440/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[24]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1251/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1240/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1208/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1209/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69757/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68329/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61852/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[23]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1270/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1244/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1202/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1203/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69755/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68328/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61842/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[22]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1252/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1237/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1199/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1200/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69753/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68327/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g61832/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[21]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g662/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1246/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1196/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1197/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69778/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g63294/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g68438/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[20]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 51: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g661/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1248/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1193/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1194/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69777/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68340/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g62531/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[19]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 52: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1277/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1247/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1205/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1206/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69775/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68339/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g62521/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[18]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 53: VIOLATED (-276 ps) Setup Check with Pin alu_out_q_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -276                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1266/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     391    (-,-) 
  sub_1235_38_g362/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1217/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1218/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g69773/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g68338/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g62511/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[17]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 54: VIOLATED (-258 ps) Setup Check with Pin latched_store_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) latched_store_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     470                  
             Slack:=    -258                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q   (u)     clk->q  F     unmapped_d_flop       15 56.3     0   142     142    (-,-) 
  g39589/z            (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     171    (-,-) 
  g67182/z            (u)     in_1->z R     unmapped_nand2         5 21.0     0    28     199    (-,-) 
  g66324/z            (u)     in_1->z R     unmapped_or2           2  8.4     0    20     218    (-,-) 
  g64128/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     234    (-,-) 
  g63587/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     253    (-,-) 
  g62513/z            (u)     in_0->z R     unmapped_or2           1  4.2     0    16     269    (-,-) 
  g68525/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     284    (-,-) 
  g60565/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     300    (-,-) 
  g58474/z            (u)     in_0->z F     unmapped_or2           2  8.0     0    20     319    (-,-) 
  g57786/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     339    (-,-) 
  g57710/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     354    (-,-) 
  g57613/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     370    (-,-) 
  g57589/z            (u)     in_1->z R     unmapped_complex2      3 12.6     0    22     392    (-,-) 
  g57567/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     408    (-,-) 
  g69601/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     423    (-,-) 
  g57555/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     439    (-,-) 
  g57553/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     454    (-,-) 
  g57551/z            (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     470    (-,-) 
  latched_store_reg/d -       -       R     unmapped_d_flop        1    -     -     0     470    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 55: VIOLATED (-251 ps) Setup Check with Pin reg_op1_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     463                  
             Slack:=    -251                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1160/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1864_26/g1161/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g58296/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     416    (-,-) 
  g57870/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     432    (-,-) 
  g69548/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  g57595/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     463    (-,-) 
  reg_op1_reg[16]/d   -       -       R     unmapped_d_flop        1    -     -     0     463    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 56: VIOLATED (-249 ps) Setup Check with Pin decoder_trigger_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) decoder_trigger_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     461                  
             Slack:=    -249                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk   -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q     (u)     clk->q  R     unmapped_d_flop       15 59.1     0   142     142    (-,-) 
  g39589/z              (u)     in_0->z R     unmapped_complex2      5 21.0     0    28     171    (-,-) 
  g67182/z              (u)     in_1->z F     unmapped_nand2         5 20.0     0    28     199    (-,-) 
  g66324/z              (u)     in_1->z F     unmapped_or2           2  8.0     0    20     218    (-,-) 
  g64128/z              (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     234    (-,-) 
  g63587/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     253    (-,-) 
  g62513/z              (u)     in_0->z F     unmapped_or2           1  4.0     0    16     269    (-,-) 
  g68525/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     284    (-,-) 
  g60565/z              (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     300    (-,-) 
  g58474/z              (u)     in_0->z R     unmapped_or2           2  8.4     0    20     319    (-,-) 
  g57786/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     339    (-,-) 
  g57710/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     354    (-,-) 
  g57613/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     370    (-,-) 
  g57589/z              (u)     in_1->z F     unmapped_complex2      3 12.0     0    22     392    (-,-) 
  g57569/z              (u)     in_1->z F     unmapped_or2           3 12.0     0    22     414    (-,-) 
  g41871/z              (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     430    (-,-) 
  g69604/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     445    (-,-) 
  g69605/z              (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     461    (-,-) 
  decoder_trigger_reg/d -       -       R     unmapped_d_flop        1    -     -     0     461    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 57: VIOLATED (-247 ps) Setup Check with Pin reg_next_pc_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     460                  
             Slack:=    -247                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g693/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g694/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     428    (-,-) 
  g66821/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     444    (-,-) 
  g68518/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     460    (-,-) 
  reg_next_pc_reg[8]/d             -       -       R     unmapped_d_flop        1     -     -     0     460    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 58: VIOLATED (-241 ps) Setup Check with Pin alu_out_q_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     453                  
             Slack:=    -241                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1254/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     391    (-,-) 
  sub_1235_38_g1255/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     407    (-,-) 
  g33558/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     422    (-,-) 
  g33306/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     438    (-,-) 
  g33280/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     453    (-,-) 
  alu_out_q_reg[16]/d -       -       R     unmapped_d_flop        1    -     -     0     453    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 59: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g574/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g637/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g597/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g598/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33620/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33247/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33237/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[31]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 60: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g573/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g632/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g624/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g625/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33630/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33248/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33236/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[30]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 61: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g572/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g633/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g609/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g610/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33705/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33253/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33228/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[29]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 62: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g571/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g626/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g615/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g616/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33673/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33258/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33232/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[28]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 63: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g570/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g628/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g621/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g622/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33690/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33257/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33230/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[27]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 64: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g569/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g634/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g603/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g604/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33723/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33249/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33226/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[26]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 65: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g568/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g627/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g618/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g619/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33640/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33250/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33235/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[25]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 66: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g671/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g636/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g612/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g613/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33681/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33259/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33231/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[24]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 67: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g664/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g630/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g606/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g607/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33650/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33254/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33234/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[23]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 68: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g657/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g638/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g600/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g601/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33714/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33251/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33227/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[22]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 69: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g650/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g631/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g594/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g595/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33660/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33256/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33233/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[21]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 70: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g567/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g629/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g591/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g592/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33622/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33244/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33224/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 71: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g566/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g639/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g588/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g589/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33697/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33255/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33229/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 72: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g644/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g635/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g585/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g586/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33643/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33243/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33225/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[18]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 73: VIOLATED (-238 ps) Setup Check with Pin reg_out_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -238                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g642/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     353    (-,-) 
  add_1801_23/g329/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     373    (-,-) 
  add_1801_23/g582/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g583/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33611/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33246/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33238/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 74: VIOLATED (-233 ps) Setup Check with Pin mem_do_rinst_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_rinst_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=    -233                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q   (u)     clk->q  F     unmapped_d_flop       15 56.3     0   142     142    (-,-) 
  g39589/z            (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     171    (-,-) 
  g67182/z            (u)     in_1->z R     unmapped_nand2         5 21.0     0    28     199    (-,-) 
  g66324/z            (u)     in_1->z R     unmapped_or2           2  8.4     0    20     218    (-,-) 
  g64128/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     234    (-,-) 
  g63587/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     253    (-,-) 
  g62513/z            (u)     in_0->z R     unmapped_or2           1  4.2     0    16     269    (-,-) 
  g68525/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     284    (-,-) 
  g60565/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     300    (-,-) 
  g58474/z            (u)     in_0->z F     unmapped_or2           2  8.0     0    20     319    (-,-) 
  g57786/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     339    (-,-) 
  g57710/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     354    (-,-) 
  g57613/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     370    (-,-) 
  g57589/z            (u)     in_1->z R     unmapped_complex2      3 12.6     0    22     392    (-,-) 
  g57569/z            (u)     in_1->z R     unmapped_or2           3 12.6     0    22     414    (-,-) 
  g69603/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     430    (-,-) 
  g57557/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     445    (-,-) 
  mem_do_rinst_reg/d  -       -       R     unmapped_d_flop        1    -     -     0     445    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 75: VIOLATED (-233 ps) Setup Check with Pin alu_out_q_reg[0]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=    -233                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q   (u)     clk->q  F     unmapped_d_flop       15 56.3     0   142     142    (-,-) 
  g39589/z            (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     171    (-,-) 
  g67182/z            (u)     in_1->z R     unmapped_nand2         5 21.0     0    28     199    (-,-) 
  g66324/z            (u)     in_1->z R     unmapped_or2           2  8.4     0    20     218    (-,-) 
  g64128/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     234    (-,-) 
  g63587/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     253    (-,-) 
  g62513/z            (u)     in_0->z R     unmapped_or2           1  4.2     0    16     269    (-,-) 
  g68525/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     284    (-,-) 
  g60565/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     300    (-,-) 
  g58474/z            (u)     in_0->z F     unmapped_or2           2  8.0     0    20     319    (-,-) 
  g57786/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     339    (-,-) 
  g57710/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     354    (-,-) 
  g57613/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     370    (-,-) 
  g57589/z            (u)     in_1->z R     unmapped_complex2      3 12.6     0    22     392    (-,-) 
  g57569/z            (u)     in_1->z R     unmapped_or2           3 12.6     0    22     414    (-,-) 
  g57561/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     430    (-,-) 
  g57554/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     445    (-,-) 
  alu_out_q_reg[0]/d  -       -       R     unmapped_d_flop        1    -     -     0     445    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 76: VIOLATED (-229 ps) Setup Check with Pin reg_next_pc_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -229                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g530/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g721/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g689/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g66819/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g68519/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[7]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 77: VIOLATED (-229 ps) Setup Check with Pin reg_next_pc_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -229                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g744/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g710/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g711/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g66807/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g68521/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[6]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 78: VIOLATED (-229 ps) Setup Check with Pin reg_next_pc_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -229                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g725/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g208/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g706/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g707/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g66812/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g68520/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[5]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 79: VIOLATED (-226 ps) Setup Check with Pin latched_branch_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) latched_branch_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     439                  
             Slack:=    -226                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q    (u)     clk->q  R     unmapped_d_flop       15 59.1     0   142     142    (-,-) 
  g39589/z             (u)     in_0->z R     unmapped_complex2      5 21.0     0    28     171    (-,-) 
  g67182/z             (u)     in_1->z F     unmapped_nand2         5 20.0     0    28     199    (-,-) 
  g66324/z             (u)     in_1->z F     unmapped_or2           2  8.0     0    20     218    (-,-) 
  g64128/z             (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     234    (-,-) 
  g63587/z             (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     253    (-,-) 
  g62513/z             (u)     in_0->z F     unmapped_or2           1  4.0     0    16     269    (-,-) 
  g68525/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     284    (-,-) 
  g60565/z             (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     300    (-,-) 
  g58474/z             (u)     in_0->z R     unmapped_or2           2  8.4     0    20     319    (-,-) 
  g57780/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g57719/z             (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     354    (-,-) 
  g57609/z             (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     370    (-,-) 
  g57582/z             (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     392    (-,-) 
  g57566/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     408    (-,-) 
  g69602/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     423    (-,-) 
  g57556/z             (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     439    (-,-) 
  latched_branch_reg/d -       -       R     unmapped_d_flop        1    -     -     0     439    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 80: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58493/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57605/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57591/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 81: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58527/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57602/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57571/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 82: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58550/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57593/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57592/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 83: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58539/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57594/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57587/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 84: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58504/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57604/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57584/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 85: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58516/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57603/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57578/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 86: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58562/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57637/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57576/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[9]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 87: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58482/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57606/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57577/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[8]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 88: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58470/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57607/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57585/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[7]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 89: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58459/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57610/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57574/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[6]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 90: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58436/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57624/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57583/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[5]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 91: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58447/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57612/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57581/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 92: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58403/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57627/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57579/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 93: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58425/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57625/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57575/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 94: VIOLATED (-225 ps) Setup Check with Pin reg_op1_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59370/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g58416/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g57626/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g57573/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 95: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[15]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1306/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1293/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1257/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1258/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g33537/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g33299/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g33283/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[15]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 96: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[14]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1312/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1287/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1260/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1261/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g69746/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g62657/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g68442/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[14]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 97: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[13]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1319/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1292/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1264/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1265/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g33491/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g33309/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g33282/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[13]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 98: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[12]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g652/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1289/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1268/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1269/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g69745/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g62648/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g68441/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[12]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 99: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[11]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g651/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1294/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1272/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1273/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g69747/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g62666/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g68443/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[11]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 100: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[10]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1311/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1285/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1275/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1276/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g33601/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g33290/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g33281/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[10]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 101: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[9]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1315/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     331    (-,-) 
  sub_1235_38_g303/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1279/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1280/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g69744/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g62636/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g68439/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[9]/d  -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 102: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[31]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58708/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69589/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[31]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 103: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[30]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58705/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69588/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[30]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 104: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[29]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58702/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69587/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[29]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 105: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[28]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58699/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69586/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[28]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 106: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[27]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58696/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69585/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[27]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 107: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[26]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58676/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69566/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[26]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 108: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[25]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58632/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69579/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[25]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 109: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[24]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58693/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69584/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[24]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 110: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[23]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58688/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69583/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[23]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 111: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[22]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58685/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69582/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[22]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 112: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[21]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58682/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69564/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[21]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 113: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[20]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58679/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69565/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[20]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 114: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[19]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58629/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69580/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[19]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 115: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[18]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58673/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69567/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[18]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 116: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[17]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58670/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69568/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[17]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 117: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[16]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58667/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69569/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[16]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 118: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[15]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58663/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69570/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[15]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 119: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[14]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58660/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69571/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[14]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 120: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[13]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58656/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69572/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[13]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 121: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[12]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58653/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69573/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[12]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 122: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[11]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58650/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69574/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[11]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 123: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[10]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58646/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69575/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[10]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 124: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[9]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58643/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69576/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[9]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 125: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[8]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58639/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69577/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[8]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 126: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[7]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58636/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69578/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[7]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 127: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[6]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58626/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69581/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[6]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 128: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[5]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58711/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69590/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[5]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 129: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[4]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58588/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69592/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[4]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 130: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[3]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58599/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69593/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[3]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 131: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[2]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58611/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69594/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[2]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 132: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[1]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58576/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69591/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[1]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 133: VIOLATED (-208 ps) Setup Check with Pin reg_op2_reg[0]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g67868/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g67420/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g69715/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g66032/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g62432/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g61775/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g61322/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g68542/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g58622/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g69595/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[0]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 134: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68553/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57920/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 135: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69407/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59010/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 136: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69404/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59007/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 137: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69429/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59033/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 138: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69430/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59034/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 139: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69432/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59036/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 140: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69443/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59047/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 141: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69433/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59037/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 142: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69435/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59039/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 143: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69420/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59024/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 144: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69436/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59040/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 145: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69153/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58634/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 146: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68593/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57960/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 147: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69438/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59042/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 148: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68587/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57954/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 149: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68589/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57956/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 150: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68702/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58069/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 151: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68704/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58071/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 152: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68699/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58066/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 153: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68696/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58063/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 154: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68701/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58068/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 155: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68678/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58045/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 156: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68667/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58034/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 157: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68666/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58033/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 158: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68665/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 159: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68586/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 160: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68655/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58022/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 161: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68664/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58031/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 162: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68647/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58014/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 163: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68668/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58035/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 164: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68646/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58013/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 165: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[31][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61304/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59663/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58832/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 166: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68577/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57944/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 167: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68893/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58286/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 168: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68892/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58284/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 169: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68890/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58281/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 170: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68887/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58277/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 171: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68981/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58397/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 172: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68980/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58396/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 173: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68992/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58413/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 174: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68894/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58287/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 175: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68889/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58280/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 176: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68545/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57912/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 177: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68888/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58279/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 178: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69128/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58597/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 179: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69013/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58443/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 180: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69174/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58691/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 181: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69265/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58818/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 182: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69175/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58692/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 183: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69017/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58449/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 184: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69261/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58813/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 185: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69006/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58433/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 186: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69183/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58713/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 187: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69184/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58714/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 188: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69185/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58715/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 189: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69231/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58775/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 190: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69230/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58774/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 191: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69033/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58471/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 192: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69221/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58765/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 193: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69227/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58771/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 194: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69032/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58468/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 195: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69218/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58761/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 196: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69228/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58772/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 197: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[30][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61168/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59612/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58859/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 198: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68551/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57918/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 199: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69274/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58829/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 200: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69411/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59015/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 201: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69409/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59013/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 202: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69405/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59008/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 203: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68641/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58008/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 204: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69450/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59054/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 205: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69444/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59048/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 206: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69451/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 207: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69406/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59009/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 208: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69412/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59016/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 209: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69283/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58870/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 210: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68674/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58041/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 211: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69431/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59035/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 212: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68584/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57951/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 213: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68676/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58043/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 214: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68645/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58012/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 215: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68811/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58178/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 216: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68582/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57949/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 217: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68670/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58037/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 218: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68644/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58011/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 219: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68671/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58038/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 220: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68643/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58010/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 221: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68657/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58024/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 222: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68675/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58042/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 223: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68672/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58039/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 224: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68642/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58009/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 225: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68673/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58040/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 226: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68640/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58007/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 227: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68639/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58006/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 228: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68591/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57958/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 229: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[29][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61309/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59642/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58843/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 230: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68570/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57937/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 231: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68874/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58259/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 232: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68879/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58266/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 233: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69004/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58431/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 234: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68880/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58267/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 235: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68878/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58265/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 236: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68873/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58258/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 237: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69009/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58438/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 238: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68965/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58379/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 239: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68872/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58256/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 240: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68882/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58270/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 241: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68875/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58260/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 242: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69029/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58465/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 243: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68883/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58272/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 244: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69229/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58773/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 245: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69237/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58781/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 246: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69213/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58754/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 247: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69232/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58776/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 248: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69212/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58753/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 249: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69233/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58777/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 250: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69203/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58737/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 251: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69234/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58778/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 252: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69198/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58731/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 253: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69238/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58782/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 254: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68967/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58381/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 255: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69189/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58721/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 256: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69188/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58720/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 257: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69236/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58780/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 258: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69166/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58665/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 259: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69186/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58716/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 260: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68843/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58213/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 261: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[28][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61248/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59601/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58865/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 262: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68555/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57922/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 263: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69453/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59057/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 264: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69403/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59004/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 265: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69441/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59045/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 266: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68625/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57992/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 267: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68607/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57974/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 268: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69402/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59001/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 269: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69425/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59029/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 270: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68604/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57971/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 271: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69401/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58998/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 272: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69439/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59043/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 273: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68614/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57981/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 274: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68638/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58005/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 275: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68609/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57976/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 276: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68637/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58004/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 277: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68653/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58020/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 278: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68636/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58003/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 279: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68688/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 280: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68581/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57948/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 281: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58048/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 282: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68634/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58001/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 283: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68682/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58049/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 284: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68633/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58000/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 285: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68683/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58050/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 286: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68684/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58051/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 287: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68632/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57999/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 288: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68685/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58052/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 289: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68631/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57998/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 290: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68686/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 291: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68689/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58056/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 292: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68802/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58169/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 293: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[27][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61310/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59639/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58844/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 294: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68579/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57946/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 295: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68997/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58420/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 296: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69005/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58432/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 297: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68548/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57915/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 298: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68844/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58215/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 299: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68902/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58298/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 300: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68905/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58302/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 301: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68983/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58400/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 302: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68984/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58401/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 303: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68865/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58247/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 304: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69150/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58627/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 305: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68884/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58273/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 306: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69024/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58457/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 307: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68982/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58398/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 308: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68924/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58328/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 309: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69025/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58460/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 310: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68934/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58342/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 311: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69256/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58807/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 312: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68814/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58181/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 313: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69257/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58808/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 314: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68815/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58182/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 315: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69258/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58809/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 316: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68816/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58183/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 317: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68817/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58184/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 318: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68818/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58185/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 319: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69253/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58803/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 320: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68819/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58186/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 321: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69254/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58804/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 322: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68964/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58378/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 323: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69250/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58799/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 324: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68820/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58187/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 325: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[26][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61328/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59609/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58860/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 326: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68556/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57923/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 327: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69459/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59063/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 328: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68600/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57967/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 329: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69428/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 330: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69460/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 331: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69434/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59038/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 332: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68594/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57961/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 333: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69462/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59066/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 334: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69419/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59023/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 335: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68592/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57959/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 336: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68580/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57947/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 337: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69463/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59067/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 338: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68698/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 339: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69165/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58664/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 340: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68807/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58174/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 341: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68630/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57997/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 342: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68805/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58172/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 343: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68629/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57996/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 344: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68700/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58067/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 345: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68693/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58060/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 346: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68715/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58082/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 347: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68628/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57995/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 348: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68800/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58167/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 349: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68694/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58061/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 350: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68626/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57993/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 351: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68714/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58081/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 352: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68706/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 353: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68713/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58080/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 354: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68716/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58083/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 355: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68624/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57991/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 356: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68804/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58171/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 357: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[25][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61288/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59633/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58848/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 358: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68578/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57945/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 359: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69148/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58623/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 360: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68854/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58230/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 361: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69139/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58612/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 362: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68877/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58263/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 363: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69129/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58600/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 364: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69120/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58589/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 365: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68848/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58221/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 366: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69111/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58578/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 367: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68850/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58224/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 368: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69101/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58566/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 369: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69100/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58565/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 370: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68821/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58188/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 371: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68852/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58227/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 372: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68994/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58417/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 373: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68822/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58189/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 374: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68823/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58190/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 375: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68824/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58191/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 376: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68989/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58409/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 377: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68825/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58192/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 378: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68826/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58193/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 379: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69246/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58793/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 380: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68827/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58194/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 381: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68828/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58195/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 382: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69244/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58790/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 383: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68988/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58408/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 384: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68829/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58196/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 385: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68830/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58197/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 386: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69248/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58796/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 387: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68990/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58410/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 388: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68831/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58198/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 389: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[24][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61244/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59598/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58866/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 390: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68552/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57919/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 391: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68588/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57955/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 392: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69474/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 393: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69154/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58637/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 394: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69465/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59069/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 395: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69214/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58755/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 396: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69193/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58726/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 397: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69249/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58798/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 398: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69215/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58757/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 399: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69196/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58729/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 400: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69199/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58733/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 401: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69328/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58924/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 402: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68810/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58177/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 403: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69223/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58767/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 404: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68602/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57969/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 405: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68801/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58168/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 406: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68806/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58173/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 407: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68753/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58120/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 408: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68750/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58117/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 409: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68803/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58170/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 410: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68717/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58084/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 411: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68687/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58054/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 412: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68710/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58077/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 413: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68758/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58125/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 414: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68711/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 415: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68620/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57987/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 416: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68775/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58142/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 417: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68755/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58122/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 418: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68661/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58028/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 419: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68707/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58074/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 420: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68690/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58057/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 421: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[23][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61285/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59636/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58847/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 422: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68565/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57932/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 423: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68846/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58218/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 424: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69099/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58564/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 425: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68842/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58212/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 426: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69095/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58558/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 427: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68547/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57914/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 428: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69094/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58557/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 429: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68998/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58422/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 430: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68856/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58233/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 431: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68860/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58239/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 432: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69093/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58555/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 433: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68999/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58423/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 434: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68832/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58199/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 435: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68861/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58241/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 436: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68833/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58200/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 437: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69239/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58783/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 438: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68834/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58201/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 439: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68972/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58386/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 440: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68835/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58202/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 441: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69240/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58784/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 442: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69242/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58787/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 443: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68985/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58404/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 444: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68836/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58203/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 445: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68971/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58385/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 446: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68837/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58204/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 447: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68970/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58384/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 448: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68838/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58205/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 449: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68963/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58377/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 450: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69224/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58768/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 451: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68841/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58210/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 452: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68969/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58383/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 453: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[22][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61198/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59627/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58850/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 454: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68558/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57925/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 455: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68585/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57952/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 456: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69422/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59026/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 457: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69416/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59020/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 458: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69414/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59018/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 459: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69210/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58749/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 460: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69275/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58831/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 461: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68583/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57950/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 462: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69468/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59072/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 463: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69417/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59021/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 464: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69205/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58739/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 465: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69442/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59046/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 466: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68738/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58105/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 467: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69243/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58789/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 468: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68692/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58059/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 469: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68759/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58126/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 470: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68762/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58129/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 471: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68618/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57985/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 472: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68768/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58135/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 473: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68772/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58139/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 474: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68751/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58118/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 475: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68767/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58134/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 476: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68748/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58115/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 477: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68616/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57983/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 478: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68766/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58133/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 479: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68761/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58128/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 480: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68747/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58114/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 481: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68650/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58017/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 482: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68745/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58112/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 483: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68764/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58131/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 484: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68705/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58072/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 485: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[21][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61760/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61258/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59651/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58838/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 486: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68554/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57921/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 487: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69279/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58853/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 488: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69211/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58751/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 489: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69204/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58738/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 490: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69202/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58736/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 491: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69207/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58741/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 492: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69219/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58763/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 493: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69278/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58846/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 494: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69277/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58841/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 495: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69271/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58826/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 496: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69267/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58821/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 497: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69208/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58742/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 498: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68743/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58110/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 499: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69209/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58743/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 500: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68622/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57989/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 501: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68708/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58075/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 502: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68709/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58076/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 503: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68754/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58121/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 504: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68737/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58104/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 505: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68613/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57980/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 506: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68744/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 507: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68812/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58179/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 508: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68771/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58138/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 509: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68770/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58137/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 510: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68663/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58030/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 511: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68719/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58086/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 512: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68734/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58101/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 513: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68691/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58058/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 514: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68799/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58166/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 515: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68742/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58109/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 516: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68677/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58044/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 517: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[19][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61270/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59654/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58837/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 518: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68568/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57935/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 519: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69082/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58541/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 520: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69078/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 521: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69077/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58534/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 522: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69014/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58444/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 523: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69018/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58450/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 524: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69076/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58532/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 525: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68895/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58288/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 526: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69075/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58531/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 527: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68839/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58207/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 528: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69074/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58530/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 529: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68840/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58209/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 530: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69146/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58619/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 531: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68979/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58395/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 532: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69235/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58779/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 533: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69145/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58618/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 534: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69046/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58489/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 535: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69162/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58657/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 536: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69035/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58473/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 537: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69268/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58822/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 538: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68941/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58350/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 539: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69147/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58620/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 540: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69016/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58448/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 541: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68940/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58349/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 542: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69144/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58617/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 543: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69131/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58602/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 544: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69127/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58596/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 545: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68847/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58219/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 546: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68938/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58347/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 547: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68973/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58387/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 548: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69252/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58802/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 549: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[18][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61190/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59621/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58854/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 550: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68550/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57917/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 551: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69157/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58644/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 552: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69259/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58811/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 553: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69281/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58863/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 554: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68623/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57990/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 555: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68635/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58002/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 556: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69454/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59058/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 557: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68597/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57964/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 558: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69273/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58828/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 559: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68549/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57916/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 560: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69282/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58868/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 561: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69195/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58728/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 562: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68733/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58100/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 563: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69194/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58727/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 564: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68794/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58161/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 565: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68786/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58153/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 566: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68778/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58145/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 567: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68752/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58119/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 568: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68773/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58140/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 569: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68732/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58099/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 570: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68784/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58151/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 571: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68749/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58116/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 572: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68727/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58094/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 573: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68731/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58098/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 574: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68728/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58095/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 575: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68776/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58143/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 576: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68795/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58162/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 577: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68722/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58089/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 578: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68730/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58097/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 579: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68703/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58070/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 580: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68729/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58096/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 581: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[17][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61769/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61271/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59648/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58839/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 582: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68557/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57924/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 583: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69163/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58658/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 584: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69448/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59052/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 585: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69206/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58740/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 586: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69413/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59017/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 587: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69447/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59051/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 588: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69410/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59014/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 589: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69216/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58759/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 590: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69445/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59049/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 591: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69470/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59074/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 592: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69469/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 593: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69280/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58858/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 594: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68656/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58023/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 595: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69201/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58735/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 596: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68697/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 597: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68763/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58130/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 598: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68660/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58027/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 599: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68649/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58016/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 600: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68654/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58021/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 601: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68658/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58025/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 602: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68659/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58026/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 603: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68726/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58093/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 604: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68769/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58136/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 605: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68765/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58132/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 606: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68648/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58015/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 607: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68782/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58149/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 608: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68780/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58147/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 609: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68725/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58092/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 610: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68651/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58018/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 611: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68779/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58146/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 612: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68611/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57978/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 613: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[15][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61276/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59645/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58842/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 614: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68573/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57940/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 615: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69066/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58519/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 616: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68939/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58348/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 617: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69065/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58518/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 618: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68944/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58354/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 619: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69028/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58463/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 620: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69061/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58512/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 621: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69060/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58511/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 622: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69030/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58466/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 623: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69059/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58509/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 624: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68987/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58406/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 625: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69031/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58467/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 626: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68853/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58228/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 627: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69034/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58472/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 628: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69089/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58551/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 629: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68855/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58231/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 630: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69088/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58548/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 631: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68896/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58290/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 632: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68857/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58234/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 633: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68948/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58360/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 634: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68955/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58367/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 635: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69264/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58817/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 636: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68859/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58237/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 637: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69085/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58545/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 638: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68862/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58242/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 639: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68891/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58283/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 640: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68864/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58245/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 641: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68958/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58371/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 642: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69000/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58426/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 643: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68866/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58248/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 644: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68886/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58276/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 645: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[14][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61318/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59606/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58861/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 646: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68563/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57930/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 647: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69473/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59077/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 648: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68627/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57994/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 649: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69464/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59068/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 650: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69423/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59027/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 651: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69182/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58712/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 652: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69251/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58801/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 653: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69187/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58719/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 654: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69255/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58806/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 655: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69461/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 656: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69457/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59061/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 657: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69164/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58661/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 658: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68596/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57963/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 659: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69178/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58700/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 660: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68741/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58108/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 661: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68669/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58036/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 662: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68783/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58150/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 663: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68621/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57988/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 664: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68599/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57966/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 665: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57977/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 666: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68598/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57965/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 667: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68721/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58088/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 668: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68595/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57962/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 669: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68788/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58155/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 670: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68808/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58175/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 671: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68813/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58180/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 672: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68720/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58087/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 673: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68608/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57975/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 674: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68601/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57968/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 675: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68791/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58158/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 676: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68809/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58176/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 677: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[13][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61295/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59660/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58833/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 678: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68567/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57934/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 679: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69044/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58486/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 680: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69058/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58508/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 681: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69045/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58488/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 682: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69057/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58507/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 683: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68959/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58372/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 684: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69053/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58501/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 685: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68957/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58369/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 686: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69052/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58498/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 687: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68960/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58374/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 688: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69050/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58496/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 689: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68961/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58375/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 690: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68871/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58255/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 691: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69047/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58490/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 692: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69063/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58514/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 693: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69068/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58521/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 694: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69008/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58437/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 695: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68876/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58262/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 696: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69064/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58517/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 697: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69072/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58528/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 698: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69071/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58525/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 699: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68943/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58353/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 700: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69073/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58529/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 701: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69081/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58540/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 702: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69114/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58581/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 703: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69079/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58536/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 704: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68867/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58249/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 705: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69136/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58607/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 706: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68914/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58314/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 707: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68881/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58269/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 708: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69080/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58537/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 709: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[12][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61177/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59618/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58855/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 710: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68571/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57938/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 711: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69043/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58485/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 712: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68956/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58368/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 713: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69042/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58484/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 714: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68962/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58376/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 715: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69038/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58478/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 716: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68954/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58366/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 717: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68951/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58363/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 718: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69037/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58477/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 719: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68953/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58365/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 720: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68952/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58364/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 721: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69036/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58475/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 722: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69007/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58434/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 723: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58274/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 724: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68901/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58297/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 725: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69091/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58553/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 726: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69012/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58441/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 727: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69096/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58559/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 728: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69056/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58506/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 729: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68904/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58301/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 730: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69097/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58561/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 731: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69055/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58505/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 732: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69098/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58563/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 733: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68906/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58303/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 734: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69102/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58567/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 735: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69103/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58568/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 736: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69104/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58569/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 737: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69106/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58571/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 738: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69105/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58570/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 739: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69107/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58572/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 740: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69108/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58573/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 741: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[10][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61770/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61171/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59615/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58856/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 742: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68572/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57939/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 743: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68950/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58362/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 744: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68966/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58380/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 745: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68947/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58358/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 746: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68949/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58361/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 747: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68946/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58357/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 748: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68945/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58356/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 749: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68931/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58338/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 750: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68937/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58346/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 751: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68936/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58345/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 752: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68935/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58343/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 753: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68933/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58340/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 754: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69112/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58579/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 755: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68932/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58339/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 756: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69113/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58580/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 757: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69118/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58585/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 758: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69115/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58582/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 759: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68908/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58306/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 760: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69116/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58583/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 761: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69119/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58586/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 762: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69117/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58584/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 763: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69121/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58590/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 764: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69054/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58502/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 765: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69123/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58592/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 766: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69122/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58591/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 767: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69110/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58577/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 768: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69124/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58593/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 769: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69125/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58594/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 770: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69051/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58497/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 771: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68913/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58313/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 772: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69126/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58595/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 773: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[8][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61767/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61315/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59604/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58864/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 774: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68562/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57929/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 775: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69200/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58734/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 776: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69226/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58770/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 777: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69245/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58792/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 778: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69192/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58725/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 779: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69225/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58769/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 780: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69222/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58766/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 781: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69190/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58722/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 782: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69191/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58724/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 783: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69181/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58709/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 784: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69220/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58764/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 785: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69197/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58730/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 786: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68695/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58062/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 787: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69466/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59070/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 788: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68739/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58106/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 789: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68774/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58141/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 790: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68777/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58144/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 791: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68615/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57982/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 792: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68756/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58123/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 793: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68617/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57984/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 794: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68760/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58127/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 795: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68735/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58102/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 796: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68736/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58103/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 797: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68785/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58152/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 798: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68712/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58079/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 799: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68787/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58154/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 800: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68798/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58165/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 801: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68740/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 802: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68724/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58091/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 803: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68781/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58148/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 804: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68723/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58090/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 805: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61264/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59657/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58834/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[7][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 806: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68574/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57941/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 807: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69001/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58427/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 808: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68930/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58336/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 809: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68928/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58333/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 810: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68927/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58332/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 811: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68926/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58331/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 812: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68968/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58382/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 813: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69027/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58462/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 814: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68925/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58329/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 815: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69026/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58461/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 816: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68923/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58326/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 817: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68922/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58325/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 818: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69130/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58601/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 819: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68974/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58389/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 820: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69049/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58494/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 821: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69132/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58603/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 822: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69133/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58604/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 823: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68919/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58321/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 824: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69134/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58605/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 825: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69135/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58606/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 826: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68851/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58225/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 827: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69048/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58491/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 828: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69137/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58608/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 829: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68929/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58335/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 830: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69138/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58609/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 831: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69140/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58613/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 832: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69141/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58614/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 833: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69142/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58615/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 834: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69062/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58513/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 835: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69143/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58616/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 836: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68849/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58222/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 837: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61182/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59624/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58851/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[6][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 838: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68559/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57926/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 839: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69408/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59012/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 840: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69285/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58873/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 841: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69458/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59062/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 842: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68590/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57957/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 843: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69179/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58703/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 844: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69180/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58706/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 845: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69472/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59076/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 846: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69455/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59059/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 847: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69263/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58816/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 848: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69177/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58697/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 849: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69452/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59056/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 850: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68790/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58157/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 851: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69167/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58668/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 852: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68789/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58156/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 853: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68606/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57973/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 854: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68679/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58046/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 855: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68662/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58029/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 856: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68680/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58047/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 857: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68757/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58124/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 858: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68619/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57986/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 859: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68792/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58159/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 860: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68793/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58160/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 861: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68605/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57972/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 862: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68796/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58163/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 863: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68797/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58164/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 864: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68718/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58085/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 865: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68612/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57979/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 866: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68603/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57970/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 867: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68746/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58113/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 868: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68652/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58019/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 869: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[5][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61768/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61279/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59630/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58849/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[5][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 870: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68576/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57943/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 871: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68977/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58393/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 872: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68903/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58300/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 873: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68995/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58418/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 874: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68900/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58295/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 875: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68899/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58294/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 876: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68978/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58394/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 877: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68993/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58414/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 878: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68898/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58293/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 879: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68991/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58411/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 880: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68897/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58291/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 881: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69011/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58440/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 882: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69041/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58483/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 883: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68546/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g57913/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 884: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69149/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58625/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 885: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69266/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58819/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 886: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69152/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58633/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 887: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69109/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58574/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 888: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69270/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58824/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 889: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69015/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58445/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 890: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68845/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58216/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 891: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69023/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58456/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 892: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69040/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58481/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 893: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69272/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58827/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 894: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69039/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58479/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 895: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69156/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58641/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 896: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69260/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58812/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 897: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69159/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58649/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 898: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69269/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58823/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 899: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g68942/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58351/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 900: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g69262/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58814/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 901: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -199                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61771/z               (u)     in_0->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g61202/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g59595/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g58869/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[2][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 902: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68566/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g57933/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 903: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69002/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58428/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 904: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69092/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58554/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 905: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68869/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58252/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 906: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69090/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58552/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 907: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68870/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58253/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 908: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69083/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58542/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 909: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69087/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58547/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 910: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69003/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58429/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 911: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69086/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58546/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 912: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68868/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58251/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 913: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69084/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58543/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 914: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69347/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58944/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 915: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68858/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58236/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 916: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69348/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58945/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 917: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69367/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58964/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 918: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69396/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58993/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 919: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69393/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58990/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 920: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69365/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58962/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 921: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69349/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58946/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 922: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69354/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58951/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 923: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69400/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58997/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 924: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69350/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58947/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 925: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69370/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58967/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 926: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69372/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58969/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 927: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69353/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58950/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 928: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69351/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58948/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 929: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69371/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58968/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 930: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69392/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58989/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 931: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69363/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58960/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 932: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69352/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58949/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 933: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61191/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g59259/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59003/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[20][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 934: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68569/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g57936/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 935: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69070/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58524/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 936: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69021/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58454/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 937: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69069/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58523/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 938: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68917/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58318/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 939: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68918/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58319/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 940: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68920/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58322/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 941: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68921/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58324/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 942: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69067/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58520/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 943: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68996/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58419/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 944: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68863/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58244/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 945: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69010/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58439/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 946: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69399/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58996/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 947: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69020/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58452/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 948: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69355/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58952/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 949: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69368/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58965/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 950: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69366/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58963/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 951: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69394/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58991/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 952: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69369/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58966/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 953: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69360/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58957/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 954: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69356/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 955: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69378/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58975/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 956: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69377/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58974/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 957: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69357/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58954/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 958: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69376/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58973/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 959: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69358/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58955/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 960: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69374/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58971/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 961: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69397/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58994/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 962: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69375/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58972/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 963: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69398/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58995/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 964: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69359/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58956/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 965: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[16][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61324/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g59256/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59005/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[16][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 966: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68561/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g57928/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 967: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69313/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58908/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 968: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69449/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 969: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69155/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58640/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 970: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69467/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59071/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 971: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69172/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58686/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 972: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69289/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58878/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 973: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69426/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59030/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 974: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69471/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59075/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 975: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69293/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58883/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 976: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69176/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58694/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 977: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69446/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59050/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 978: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69306/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58899/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 979: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69427/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59031/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 980: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69300/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58891/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 981: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69344/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58941/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 982: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69298/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58889/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 983: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69308/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58901/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 984: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69307/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58900/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 985: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69291/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58880/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 986: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69299/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58890/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 987: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69337/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58934/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 988: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69304/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58896/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 989: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69292/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58881/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 990: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69329/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58925/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 991: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69338/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58935/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 992: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69322/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58917/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 993: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69320/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58915/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 994: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69303/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58895/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 995: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69290/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58879/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 996: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69331/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58927/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 997: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[11][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61297/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g59268/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58999/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[11][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 998: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68564/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g57931/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 999: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69276/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58836/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1000: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69161/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58654/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1001: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69247/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58795/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1002: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69424/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59028/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1003: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69421/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59025/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1004: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69305/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58898/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1005: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69241/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58786/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1006: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69160/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58651/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1007: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69173/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58689/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1008: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69440/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59044/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1009: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69418/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59022/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1010: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69296/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58886/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1011: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69415/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59019/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1012: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69295/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58885/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1013: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69287/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58875/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1014: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69302/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58894/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1015: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69286/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58874/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1016: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69288/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58876/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1017: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69284/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58871/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1018: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69294/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58884/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1019: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69345/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58942/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1020: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69324/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58919/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1021: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69325/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58920/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1022: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69333/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58930/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1023: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69330/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58926/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1024: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69319/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58914/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1025: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69318/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58913/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1026: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69327/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58922/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1027: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69321/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58916/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1028: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69326/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58921/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1029: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[9][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61301/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g59262/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59002/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[9][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1030: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68575/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g57942/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1031: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68986/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58405/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1032: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68916/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58317/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1033: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69022/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58455/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1034: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68915/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58315/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1035: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68912/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58311/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1036: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68975/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58390/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1037: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68907/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58304/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1038: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68911/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58310/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1039: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68976/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58391/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1040: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68910/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58309/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1041: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69019/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58451/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1042: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69380/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58977/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1043: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68909/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58307/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1044: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69381/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58978/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1045: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69382/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58979/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1046: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69383/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58980/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1047: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69384/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58981/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1048: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69373/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58970/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1049: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69361/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58958/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1050: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69385/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58982/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1051: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69362/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58959/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1052: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69386/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58983/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1053: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69387/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58984/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1054: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69388/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58985/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1055: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69389/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58986/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1056: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69395/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58992/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1057: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69390/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58987/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1058: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69379/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58976/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1059: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69364/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58961/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1060: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69391/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58988/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1061: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[4][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61866/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g61761/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61291/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g59253/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59006/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1062: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g68560/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g57927/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1063: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69297/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58888/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1064: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69151/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58630/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1065: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69169/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58674/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1066: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69170/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58680/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1067: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69456/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59060/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1068: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69301/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58893/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1069: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69171/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58683/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1070: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69158/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58647/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1071: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69217/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58760/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1072: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69168/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58671/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1073: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69437/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59041/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1074: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69332/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58928/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1075: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69309/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58903/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1076: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69336/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58933/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1077: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69339/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58936/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1078: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69346/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58943/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1079: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69317/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58912/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1080: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69343/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58940/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1081: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69316/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58911/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1082: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69341/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58938/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1083: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69315/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58910/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1084: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69340/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58937/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1085: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69314/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58909/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1086: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69342/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58939/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1087: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69312/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58906/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1088: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69311/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58905/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1089: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69334/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58931/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1090: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69323/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58918/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1091: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69310/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58904/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1092: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g69335/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g58932/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1093: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -196                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g61964/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g61766/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g61283/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g59265/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g59000/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1094: VIOLATED (-194 ps) Setup Check with Pin reg_next_pc_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -194                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33426/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33339/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g728/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g729/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  g66777/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     390    (-,-) 
  g68522/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     406    (-,-) 
  reg_next_pc_reg[4]/d             -       -       R     unmapped_d_flop        1     -     -     0     406    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1095: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[31]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61815/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[31]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1096: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[30]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61814/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[30]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1097: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[29]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61813/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[29]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1098: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[28]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61812/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[28]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1099: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[27]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61811/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[27]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1100: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[26]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61810/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[26]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1101: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[25]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61809/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[25]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1102: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[24]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61808/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[24]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1103: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[23]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61807/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[23]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1104: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[22]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61806/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[22]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1105: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[21]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61805/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[21]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1106: VIOLATED (-191 ps) Setup Check with Pin decoded_imm_reg[20]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61963/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g61804/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[20]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1107: VIOLATED (-191 ps) Setup Check with Pin reg_sh_reg[1]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -191                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g67804/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68199/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     190    (-,-) 
  g66592/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g63917/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g63746/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g62479/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g52502/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g52505/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g52507/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g58758/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g57805/z                 (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     372    (-,-) 
  g57686/z                 (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     388    (-,-) 
  g57617/z                 (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  reg_sh_reg[1]/d          -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1108: VIOLATED (-188 ps) Setup Check with Pin reg_out_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -188                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g648/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     353    (-,-) 
  add_1801_23/g649/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     369    (-,-) 
  g67866/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     384    (-,-) 
  g68534/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     400    (-,-) 
  reg_out_reg[16]/d  -       -       R     unmapped_d_flop        1    -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1109: VIOLATED (-186 ps) Setup Check with Pin reg_out_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g33242/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     314    (-,-) 
  g68206/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     351    (-,-) 
  g62385/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  g68489/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     382    (-,-) 
  g61249/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     398    (-,-) 
  reg_out_reg[14]/d       -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1110: VIOLATED (-186 ps) Setup Check with Pin reg_out_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g33242/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     314    (-,-) 
  g68206/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     351    (-,-) 
  g62333/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  g68486/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     382    (-,-) 
  g61243/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     398    (-,-) 
  reg_out_reg[13]/d       -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1111: VIOLATED (-186 ps) Setup Check with Pin reg_out_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g33242/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     314    (-,-) 
  g68206/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     351    (-,-) 
  g62403/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  g68490/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     382    (-,-) 
  g61251/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     398    (-,-) 
  reg_out_reg[12]/d       -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1112: VIOLATED (-186 ps) Setup Check with Pin reg_out_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g33242/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     314    (-,-) 
  g68206/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     351    (-,-) 
  g62367/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  g68488/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     382    (-,-) 
  g61247/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     398    (-,-) 
  reg_out_reg[11]/d       -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1113: VIOLATED (-186 ps) Setup Check with Pin reg_out_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g33242/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     314    (-,-) 
  g68206/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     351    (-,-) 
  g62420/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  g68491/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     382    (-,-) 
  g61253/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     398    (-,-) 
  reg_out_reg[10]/d       -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1114: VIOLATED (-186 ps) Setup Check with Pin reg_out_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g33242/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     314    (-,-) 
  g68206/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     351    (-,-) 
  g62350/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     367    (-,-) 
  g68487/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     382    (-,-) 
  g61245/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     398    (-,-) 
  reg_out_reg[9]/d        -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1115: VIOLATED (-186 ps) Setup Check with Pin cpu_state_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g69613/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g68216/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66116/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g68288/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g62159/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g59846/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g69476/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g57787/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g69531/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     367    (-,-) 
  g57614/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     382    (-,-) 
  g57572/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     398    (-,-) 
  cpu_state_reg[7]/d      -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1116: VIOLATED (-186 ps) Setup Check with Pin cpu_state_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g69613/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g68216/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66116/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g68288/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g62159/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g59846/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g69476/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g57787/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g69531/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     367    (-,-) 
  g57615/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     382    (-,-) 
  g57570/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     398    (-,-) 
  cpu_state_reg[3]/d      -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1117: VIOLATED (-186 ps) Setup Check with Pin cpu_state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g69613/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g68216/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66116/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g68288/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g62159/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g59846/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g69476/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g57787/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g69531/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     367    (-,-) 
  g57616/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     382    (-,-) 
  g57590/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     398    (-,-) 
  cpu_state_reg[0]/d      -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1118: VIOLATED (-184 ps) Setup Check with Pin decoded_rd_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z            (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59488/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58923/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69514/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1119: VIOLATED (-184 ps) Setup Check with Pin decoded_rd_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z            (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59530/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58907/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69513/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1120: VIOLATED (-184 ps) Setup Check with Pin decoded_rd_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z            (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59539/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58902/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69512/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1121: VIOLATED (-184 ps) Setup Check with Pin decoded_rd_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z            (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59548/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58897/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69511/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1122: VIOLATED (-184 ps) Setup Check with Pin decoded_rd_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z            (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59557/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58892/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69525/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_rd_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1123: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59566/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58887/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69524/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[20]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1124: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59575/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58882/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69523/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[19]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1125: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59584/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58877/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69522/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[18]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1126: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59594/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58872/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69521/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[17]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1127: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59603/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58867/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69520/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[16]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1128: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59611/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58862/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69519/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1129: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59620/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58857/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69518/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1130: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59629/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58852/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69517/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1131: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59644/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58845/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69516/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[9]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1132: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59653/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58840/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69515/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1133: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59662/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58835/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69510/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1134: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59669/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58830/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69509/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[6]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1135: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59678/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58825/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69508/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[5]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1136: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59687/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58820/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69507/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1137: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59696/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58815/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69506/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1138: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59705/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58810/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69505/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1139: VIOLATED (-184 ps) Setup Check with Pin decoded_imm_j_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z               (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61144/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g59714/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     365    (-,-) 
  g58805/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g69504/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     396    (-,-) 
  decoded_imm_j_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1140: VIOLATED (-184 ps) Setup Check with Pin is_sb_sh_sw_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_sb_sh_sw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z          (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61351/z          (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61054/z          (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  g58762/z          (u)     in_0->z F     unmapped_or2           3  12.0     0    22     365    (-,-) 
  g57811/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     381    (-,-) 
  g57680/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     396    (-,-) 
  is_sb_sh_sw_reg/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1141: VIOLATED (-184 ps) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk         -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q           (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                  (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                  (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                  (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                  (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61351/z                  (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61054/z                  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  g58762/z                  (u)     in_0->z F     unmapped_or2           3  12.0     0    22     365    (-,-) 
  g57807/z                  (u)     in_1->z F     unmapped_or2           1   4.0     0    16     381    (-,-) 
  g57684/z                  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     396    (-,-) 
  is_lb_lh_lw_lbu_lhu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1142: VIOLATED (-184 ps) Setup Check with Pin is_alu_reg_imm_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_imm_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -184                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z             (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61351/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61054/z             (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  g58762/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     365    (-,-) 
  g57809/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     381    (-,-) 
  g57682/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     396    (-,-) 
  is_alu_reg_imm_reg/d -       -       R     unmapped_d_flop        1     -     -     0     396    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1143: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g564/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6711/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6712/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g68043/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66851/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68492/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61292/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][31]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1144: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g563/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6714/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6715/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67776/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66679/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68466/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61140/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][30]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1145: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g562/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6717/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6718/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67777/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66681/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68485/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61200/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][29]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1146: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g561/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6720/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6721/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67778/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66683/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68484/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61197/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][28]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1147: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g560/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6723/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6724/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67779/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66685/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68483/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61193/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][27]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1148: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g559/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6726/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6727/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67781/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66686/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68482/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61189/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][26]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1149: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g558/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6729/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6730/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67782/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66688/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68481/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61186/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][25]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1150: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6750/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6732/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6733/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67783/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66690/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68472/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61157/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][24]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1151: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6749/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6735/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6736/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67784/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66692/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68471/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61154/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][23]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1152: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6748/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6738/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6739/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67785/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66694/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68470/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61151/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][22]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1153: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6747/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6741/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6742/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67787/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66696/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68469/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61149/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][21]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1154: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g553/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6705/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6706/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67788/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66698/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68468/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61146/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][20]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1155: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -182                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6778/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6744/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6745/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g67790/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g66700/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g68467/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g61143/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][18]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1156: VIOLATED (-181 ps) Setup Check with Pin alu_out_q_reg[8]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1308/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     331    (-,-) 
  sub_1235_38_g1309/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     346    (-,-) 
  g69740/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     362    (-,-) 
  g62712/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     377    (-,-) 
  g68444/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     393    (-,-) 
  alu_out_q_reg[8]/d  -       -       R     unmapped_d_flop        1    -     -     0     393    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1157: VIOLATED (-179 ps) Setup Check with Pin cpu_state_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g69613/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g68216/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66116/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g68288/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g62159/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g59846/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g69476/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g57787/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g69540/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g57621/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  g69598/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     391    (-,-) 
  cpu_state_reg[6]/d      -       -       R     unmapped_d_flop        1     -     -     0     391    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1158: VIOLATED (-173 ps) Setup Check with Pin reg_next_pc_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    -173                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33442/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33329/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g7/z   (u)     in_1->z R     unmapped_nand2         5  21.0     0    28     288    (-,-) 
  add_1564_33_Y_add_1555_32/g842/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     303    (-,-) 
  add_1564_33_Y_add_1555_32/g133/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     323    (-,-) 
  add_1564_33_Y_add_1555_32/g755/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     338    (-,-) 
  add_1564_33_Y_add_1555_32/g756/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     354    (-,-) 
  g66670/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     369    (-,-) 
  g68523/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     385    (-,-) 
  reg_next_pc_reg[3]/d             -       -       R     unmapped_d_flop        1     -     -     0     385    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1159: VIOLATED (-172 ps) Setup Check with Pin reg_op1_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -172                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61772/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g61365/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g59803/z          (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     353    (-,-) 
  g58717/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     368    (-,-) 
  g69596/z          (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     384    (-,-) 
  reg_op1_reg[0]/d  -       -       R     unmapped_d_flop        1     -     -     0     384    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1160: VIOLATED (-170 ps) Setup Check with Pin reg_out_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     382                  
             Slack:=    -170                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g33242/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     314    (-,-) 
  g68206/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     351    (-,-) 
  g68533/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     367    (-,-) 
  g60545/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     382    (-,-) 
  reg_out_reg[15]/d       -       -       R     unmapped_d_flop        1     -     -     0     382    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1161: VIOLATED (-166 ps) Setup Check with Pin cpu_state_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -166                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14  58.8     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z R     unmapped_or2          25 105.0     0    51     193    (-,-) 
  g69613/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     213    (-,-) 
  g68216/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     228    (-,-) 
  g66116/z                (u)     in_1->z R     unmapped_complex2      3  12.6     0    22     250    (-,-) 
  g68288/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     266    (-,-) 
  g62159/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     281    (-,-) 
  g59846/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     297    (-,-) 
  g69476/z                (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     316    (-,-) 
  g69488/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     348    (-,-) 
  g57699/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     363    (-,-) 
  g57618/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     378    (-,-) 
  cpu_state_reg[2]/d      -       -       R     unmapped_d_flop        1     -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1162: VIOLATED (-166 ps) Setup Check with Pin cpu_state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -166                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14  58.8     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z R     unmapped_or2          25 105.0     0    51     193    (-,-) 
  g69613/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     213    (-,-) 
  g68216/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     228    (-,-) 
  g66116/z                (u)     in_1->z R     unmapped_complex2      3  12.6     0    22     250    (-,-) 
  g68288/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     266    (-,-) 
  g62159/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     281    (-,-) 
  g59846/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     297    (-,-) 
  g69476/z                (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     316    (-,-) 
  g69488/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     348    (-,-) 
  g57697/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     363    (-,-) 
  g57619/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     378    (-,-) 
  cpu_state_reg[1]/d      -       -       R     unmapped_d_flop        1     -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1163: VIOLATED (-165 ps) Setup Check with Pin is_alu_reg_reg_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_reg_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=    -165                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z             (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61351/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g59738/z             (u)     in_1->z F     unmapped_or2           3  12.0     0    22     346    (-,-) 
  g58791/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     361    (-,-) 
  g57817/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     377    (-,-) 
  is_alu_reg_reg_reg/d -       -       R     unmapped_d_flop        1     -     -     0     377    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1164: VIOLATED (-165 ps) Setup Check with Pin instr_lui_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lui_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=    -165                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z          (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61351/z          (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g59738/z          (u)     in_1->z F     unmapped_or2           3  12.0     0    22     346    (-,-) 
  g58788/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     361    (-,-) 
  g57815/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     377    (-,-) 
  instr_lui_reg/d   -       -       R     unmapped_d_flop        1     -     -     0     377    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1165: VIOLATED (-165 ps) Setup Check with Pin instr_auipc_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_auipc_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=    -165                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z          (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61351/z          (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g59738/z          (u)     in_1->z F     unmapped_or2           3  12.0     0    22     346    (-,-) 
  g58785/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     361    (-,-) 
  g57813/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     377    (-,-) 
  instr_auipc_reg/d -       -       R     unmapped_d_flop        1     -     -     0     377    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1166: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[63]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[63]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g648/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g543/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g544/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66746/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65749/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[63]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1167: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[62]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[62]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g649/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g546/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g547/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66748/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65756/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[62]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1168: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[61]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[61]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g650/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g549/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g550/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66750/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65763/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[61]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1169: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[60]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[60]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g651/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g552/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g553/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66752/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65769/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[60]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1170: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[59]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[59]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g652/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g555/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g556/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66755/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65779/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[59]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1171: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[58]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[58]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g653/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g558/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g559/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66757/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65782/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[58]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1172: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[57]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[57]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g654/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g561/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g562/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66759/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65792/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[57]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1173: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[56]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[56]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g655/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g564/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g565/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66761/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65798/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[56]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1174: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[55]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[55]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g656/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g567/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g568/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66763/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65803/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[55]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1175: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[54]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[54]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g657/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g570/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g571/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66765/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65812/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[54]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1176: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[53]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[53]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g658/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g573/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g574/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66767/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65819/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[53]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1177: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[52]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[52]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g659/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g576/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g577/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66769/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65829/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[52]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1178: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[51]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[51]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g660/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g579/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g580/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66771/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65833/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[51]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1179: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[50]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[50]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g661/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g582/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g583/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66773/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65839/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[50]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1180: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[49]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[49]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g662/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g585/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g586/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66775/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65849/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[49]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1181: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[48]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[48]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g697/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g588/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g589/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66709/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65610/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[48]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1182: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[47]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[47]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g704/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g591/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g592/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66711/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65615/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[47]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1183: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[46]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[46]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g641/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g594/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g595/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66713/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65620/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[46]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1184: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[45]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[45]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g642/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g597/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g598/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66715/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65630/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[45]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1185: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[44]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[44]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g646/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g600/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g601/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66717/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65633/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[44]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1186: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[43]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[43]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g668/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g603/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g604/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66719/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65642/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[43]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1187: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[42]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[42]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g677/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g606/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g607/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66721/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65647/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[42]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1188: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[41]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[41]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g693/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g609/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g610/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66723/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65653/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[41]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1189: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[40]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[40]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g663/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g612/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g613/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66725/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65660/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[40]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1190: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[39]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[39]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g664/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g615/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g616/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66728/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65673/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[39]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1191: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[38]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[38]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g665/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g618/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g619/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66730/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65679/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[38]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1192: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[37]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[37]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g666/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g621/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g622/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66732/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65686/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[37]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1193: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[36]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[36]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g672/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g624/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g625/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66734/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65692/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[36]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1194: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[35]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[35]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g676/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g627/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g628/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66736/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65700/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[35]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1195: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[34]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[34]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g667/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g540/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g541/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66738/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65709/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[34]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1196: VIOLATED (-163 ps) Setup Check with Pin count_instr_reg[33]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[33]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g647/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g537/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g538/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g66740/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g65713/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[33]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1197: VIOLATED (-163 ps) Setup Check with Pin cpuregs_reg[1][16]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -163                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6758/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     259    (-,-) 
  add_1312_30/g6759/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g68038/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     290    (-,-) 
  g66843/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     344    (-,-) 
  g68465/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g61135/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  cpuregs_reg[1][16]/d -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1198: VIOLATED (-162 ps) Setup Check with Pin alu_out_q_reg[7]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -162                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g633/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1330/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     297    (-,-) 
  sub_1235_38_g1296/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     312    (-,-) 
  sub_1235_38_g1297/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     328    (-,-) 
  g33460/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     343    (-,-) 
  g33311/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     359    (-,-) 
  g33279/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  alu_out_q_reg[7]/d  -       -       R     unmapped_d_flop        1    -     -     0     374    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1199: VIOLATED (-162 ps) Setup Check with Pin alu_out_q_reg[6]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -162                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g1351/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1332/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     297    (-,-) 
  sub_1235_38_g1300/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     312    (-,-) 
  sub_1235_38_g1301/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     328    (-,-) 
  g69741/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     343    (-,-) 
  g62829/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     359    (-,-) 
  g68447/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  alu_out_q_reg[6]/d  -       -       R     unmapped_d_flop        1    -     -     0     374    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1200: VIOLATED (-162 ps) Setup Check with Pin alu_out_q_reg[5]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -162                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g1352/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     277    (-,-) 
  sub_1235_38_g241/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     297    (-,-) 
  sub_1235_38_g1304/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     312    (-,-) 
  sub_1235_38_g1305/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     328    (-,-) 
  g33563/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     343    (-,-) 
  g33289/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     359    (-,-) 
  g33278/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  alu_out_q_reg[5]/d  -       -       R     unmapped_d_flop        1    -     -     0     374    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1201: VIOLATED (-162 ps) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -162                  

#----------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk                  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q                    (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                           (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                           (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                           (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                           (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                           (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61351/z                           (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g61054/z                           (u)     in_1->z F     unmapped_or2           2   8.0     0    20     343    (-,-) 
  g59011/z                           (u)     in_0->z F     unmapped_or2           1   4.0     0    16     358    (-,-) 
  g57837/z                           (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     374    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     374    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1202: VIOLATED (-160 ps) Setup Check with Pin reg_sh_reg[4]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -160                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g67804/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68199/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     190    (-,-) 
  g66592/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g64014/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g63690/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g62406/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g52526/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g52529/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g52531/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g69483/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g69526/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     372    (-,-) 
  reg_sh_reg[4]/d          -       -       R     unmapped_d_flop        1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1203: VIOLATED (-160 ps) Setup Check with Pin reg_sh_reg[3]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -160                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g67804/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68199/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     190    (-,-) 
  g66592/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g64103/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g63635/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g62335/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g52550/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g52553/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g52555/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g69486/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g69529/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     372    (-,-) 
  reg_sh_reg[3]/d          -       -       R     unmapped_d_flop        1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1204: VIOLATED (-160 ps) Setup Check with Pin reg_sh_reg[2]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -160                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g67804/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68199/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     190    (-,-) 
  g66592/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g64197/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g63579/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g62266/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g52574/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g52577/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g52579/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g69484/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g69527/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     372    (-,-) 
  reg_sh_reg[2]/d          -       -       R     unmapped_d_flop        1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1205: VIOLATED (-160 ps) Setup Check with Pin reg_sh_reg[0]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -160                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g67804/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68199/z                 (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     190    (-,-) 
  g66592/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g64309/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g63524/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g62202/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g52598/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g52601/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g52603/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g69485/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g69528/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     372    (-,-) 
  reg_sh_reg[0]/d          -       -       R     unmapped_d_flop        1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1206: VIOLATED (-155 ps) Setup Check with Pin reg_out_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -155                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g33242/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     314    (-,-) 
  g68206/z                (u)     in_0->z F     unmapped_complex2      9  36.0     0    37     351    (-,-) 
  g68538/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     367    (-,-) 
  reg_out_reg[8]/d        -       -       R     unmapped_d_flop        1     -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1207: VIOLATED (-153 ps) Setup Check with Pin mem_wstrb_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65226/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g63007/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     334    (-,-) 
  g62135/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     350    (-,-) 
  g61423/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  mem_wstrb_reg[3]/d   -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1208: VIOLATED (-153 ps) Setup Check with Pin mem_wstrb_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65226/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g63007/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     334    (-,-) 
  g62140/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     350    (-,-) 
  g61428/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  mem_wstrb_reg[2]/d   -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1209: VIOLATED (-153 ps) Setup Check with Pin mem_wstrb_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65226/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g63007/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     334    (-,-) 
  g68432/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     350    (-,-) 
  g61433/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  mem_wstrb_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1210: VIOLATED (-153 ps) Setup Check with Pin mem_wstrb_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65226/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g63007/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     334    (-,-) 
  g68433/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     350    (-,-) 
  g61435/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  mem_wstrb_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1211: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[1][15]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6780/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6761/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6762/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g68021/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g66826/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g68462/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g61126/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][15]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1212: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[1][14]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6790/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6764/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6765/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g68026/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g66830/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g68464/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g61132/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][14]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1213: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[1][13]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6791/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6767/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6768/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g68042/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g66848/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g68463/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g61129/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][13]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1214: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[1][12]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g543/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6770/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6771/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g68028/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g66833/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g68461/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g61123/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][12]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1215: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[1][11]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g542/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6773/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6774/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g68033/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g66839/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g68459/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g61117/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][11]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1216: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[1][10]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6794/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6776/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6777/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g68023/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g66827/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g68460/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g61120/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][10]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1217: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[1][9]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -153                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g540/z  (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     233    (-,-) 
  add_1312_30/g6752/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6753/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g68034/z            (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g66840/z            (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g68458/z            (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g61114/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][9]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1218: VIOLATED (-151 ps) Setup Check with Pin reg_next_pc_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z                         (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33421/z                         (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33343/z                         (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g574/z (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g810/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     301    (-,-) 
  add_1564_33_Y_add_1555_32/g783/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  add_1564_33_Y_add_1555_32/g784/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  g66447/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g68524/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_next_pc_reg[2]/d             -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1219: VIOLATED (-151 ps) Setup Check with Pin mem_wordsize_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wordsize_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z              (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z              (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61162/z              (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g60654/z              (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     313    (-,-) 
  g58500/z              (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     332    (-,-) 
  g57798/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g57698/z              (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  mem_wordsize_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1220: VIOLATED (-151 ps) Setup Check with Pin mem_wordsize_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wordsize_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z              (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z              (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61162/z              (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g60654/z              (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     313    (-,-) 
  g58500/z              (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     332    (-,-) 
  g57801/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g57702/z              (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  mem_wordsize_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1221: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[19]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g62192/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[19]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1222: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[18]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g62171/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[18]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1223: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[17]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g62498/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[17]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1224: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[16]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g62360/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[16]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1225: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[15]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g62334/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[15]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1226: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[14]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g62299/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[14]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1227: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[13]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g62290/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[13]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1228: VIOLATED (-151 ps) Setup Check with Pin decoded_imm_reg[12]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -151                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g62825/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g61918/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[12]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1229: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68457/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1230: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68456/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61108/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1231: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68473/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61163/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1232: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68474/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61166/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1233: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68475/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61169/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1234: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68476/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61172/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1235: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68477/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61175/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1236: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68478/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61178/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1237: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68479/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61181/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1238: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g68480/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61184/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1239: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[1][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -148                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g67891/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g67379/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g68240/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g62822/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g62146/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g61403/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g61160/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1240: VIOLATED (-148 ps) Setup Check with Pin cpu_state_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -148                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g69613/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g68216/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66116/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g68288/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g62159/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g59846/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g69476/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g57787/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g68128/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  cpu_state_reg[5]/d      -       -       R     unmapped_d_flop        1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1241: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[63]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[63]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g648/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g543/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g544/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68124/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[63]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1242: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[62]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[62]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g649/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g546/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g547/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68123/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[62]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1243: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[61]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[61]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g650/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g549/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g550/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68122/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[61]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1244: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[60]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[60]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g651/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g552/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g553/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68121/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[60]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1245: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[59]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[59]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g652/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g555/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g556/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68120/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[59]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1246: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[58]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[58]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g653/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g558/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g559/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68119/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[58]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1247: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[57]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[57]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g654/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g561/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g562/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68118/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[57]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1248: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[56]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[56]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g655/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g564/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g565/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68117/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[56]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1249: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[55]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[55]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g656/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g567/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g568/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68116/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[55]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1250: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[54]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[54]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g657/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g570/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g571/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68115/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[54]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1251: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[53]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[53]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g658/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g573/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g574/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68114/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[53]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1252: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[52]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[52]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g659/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g576/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g577/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68113/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[52]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1253: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[51]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[51]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g660/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g579/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g580/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68112/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[51]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1254: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[50]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[50]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g661/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g582/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g583/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68111/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[50]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1255: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[49]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[49]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g662/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g585/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g586/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68110/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[49]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1256: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[48]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[48]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g697/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g588/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g589/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68109/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[48]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1257: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[47]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[47]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g704/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g591/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g592/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68108/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[47]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1258: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[46]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[46]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g641/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g594/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g595/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68107/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[46]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1259: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[45]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[45]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g642/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g597/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g598/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68106/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[45]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1260: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[44]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[44]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g646/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g600/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g601/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68105/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[44]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1261: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[43]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[43]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g668/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g603/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g604/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68104/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[43]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1262: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[42]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[42]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g677/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g606/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g607/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68103/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[42]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1263: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[41]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[41]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g693/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g609/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g610/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68102/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[41]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1264: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[40]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[40]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g663/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g612/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g613/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68101/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[40]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1265: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[39]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[39]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g664/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g615/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g616/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68100/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[39]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1266: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[38]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[38]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g665/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g618/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g619/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68099/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[38]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1267: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[37]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[37]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g666/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g621/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g622/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68098/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[37]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1268: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[36]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[36]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g672/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g624/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g625/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68097/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[36]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1269: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[35]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[35]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g676/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g627/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g628/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68096/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[35]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1270: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[34]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[34]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g667/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g540/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g541/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g68095/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[34]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1271: VIOLATED (-145 ps) Setup Check with Pin count_cycle_reg[33]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[33]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -145                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g647/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g537/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g538/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     342    (-,-) 
  g68094/z               (u)     in_1->z R     unmapped_and2          1   4.2     0    16     357    (-,-) 
  count_cycle_reg[33]/d  -       -       R     unmapped_d_flop        1     -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1272: VIOLATED (-144 ps) Setup Check with Pin count_instr_reg[32]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[32]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g699/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     309    (-,-) 
  inc_add_1559_34/g700/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     325    (-,-) 
  g66644/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     340    (-,-) 
  g65329/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     356    (-,-) 
  count_instr_reg[32]/d  -       -       R     unmapped_d_flop        1     -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1273: VIOLATED (-142 ps) Setup Check with Pin instr_jalr_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_jalr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -142                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z          (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61351/z          (u)     in_0->z F     unmapped_or2           3  12.0     0    22     323    (-,-) 
  g59473/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     339    (-,-) 
  g58929/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     354    (-,-) 
  instr_jalr_reg/d  -       -       R     unmapped_d_flop        1     -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1274: VIOLATED (-141 ps) Setup Check with Pin reg_next_pc_reg[1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -141                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g67177/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g66461/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     253    (-,-) 
  g64533/z               (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     307    (-,-) 
  g63627/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     322    (-,-) 
  g62260/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  g68494/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     353    (-,-) 
  reg_next_pc_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1275: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66413/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63820/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68308/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61869/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61468/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[31]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1276: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66415/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63823/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68307/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61854/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61466/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[30]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1277: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66411/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63827/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68309/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61877/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61469/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[29]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1278: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66417/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63837/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68306/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61838/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61464/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[28]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1279: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66409/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63839/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68310/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61895/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61471/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[27]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1280: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66419/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63900/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68305/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62508/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61462/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[26]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1281: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66406/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63850/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68311/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61910/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61473/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[25]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1282: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66421/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63940/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68304/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62472/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61461/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[24]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1283: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66404/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63857/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68312/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61926/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61475/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[23]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1284: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66423/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64018/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68303/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62404/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[22]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1285: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66402/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63869/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68313/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61936/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61476/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[21]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1286: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66425/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68302/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62363/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61457/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[20]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1287: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66400/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63881/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68314/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61953/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61478/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[19]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1288: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66383/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63959/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68322/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62074/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61492/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[18]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1289: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66427/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64165/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68301/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62327/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61456/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[17]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1290: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66429/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64202/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68300/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62263/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61454/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[16]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1291: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66397/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63887/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68315/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61968/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61480/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[15]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1292: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66431/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64315/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68299/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62216/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61452/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[14]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1293: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66395/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63899/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68316/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61976/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61481/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[13]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1294: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66435/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64323/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68298/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62193/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61451/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[12]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1295: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66393/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63911/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68317/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g61992/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61483/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[11]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1296: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66437/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64338/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68297/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62181/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61450/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[10]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1297: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66391/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63922/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68318/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62012/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61485/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[9]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1298: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66439/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64357/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68296/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62172/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61449/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[8]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1299: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66389/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63929/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68319/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62022/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61486/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[7]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1300: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66441/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64367/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68295/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62163/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61448/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[6]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1301: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66387/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63941/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68320/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62041/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61488/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[5]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1302: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66443/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64384/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68294/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62153/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61447/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[4]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1303: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66385/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g63952/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68321/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62059/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61490/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[3]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1304: VIOLATED (-140 ps) Setup Check with Pin mem_addr_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g69629/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g66445/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g64394/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g68293/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g62143/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g61446/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[2]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1305: VIOLATED (-130 ps) Setup Check with Pin decoded_imm_reg[10]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g63629/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g62244/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[10]/d   -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1306: VIOLATED (-130 ps) Setup Check with Pin decoded_imm_reg[9]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g63632/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g61986/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[9]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1307: VIOLATED (-130 ps) Setup Check with Pin decoded_imm_reg[8]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g63634/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g61984/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[8]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1308: VIOLATED (-130 ps) Setup Check with Pin decoded_imm_reg[7]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g63637/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g62396/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[7]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1309: VIOLATED (-130 ps) Setup Check with Pin decoded_imm_reg[6]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g63642/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g62095/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[6]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1310: VIOLATED (-130 ps) Setup Check with Pin decoded_imm_reg[5]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28560/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g63645/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g62091/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[5]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1311: VIOLATED (-129 ps) Setup Check with Pin reg_out_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33298/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33284/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33245/z                (u)     in_1->z R     unmapped_or2           2   8.4     0    20     295    (-,-) 
  g67598/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68437/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     326    (-,-) 
  g61822/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  reg_out_reg[7]/d        -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1312: VIOLATED (-128 ps) Setup Check with Pin mem_state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -128                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65226/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g63441/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     324    (-,-) 
  g68537/z             (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     340    (-,-) 
  mem_state_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     340    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1313: VIOLATED (-128 ps) Setup Check with Pin mem_instr_reg/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_instr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -128                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65226/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g68336/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     324    (-,-) 
  g62089/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     340    (-,-) 
  mem_instr_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     340    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1314: VIOLATED (-127 ps) Setup Check with Pin alu_out_q_reg[4]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -127                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g1339/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     277    (-,-) 
  sub_1235_38_g1340/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     293    (-,-) 
  g33605/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     308    (-,-) 
  g33295/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     324    (-,-) 
  g33274/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     339    (-,-) 
  alu_out_q_reg[4]/d  -       -       R     unmapped_d_flop        1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1315: VIOLATED (-126 ps) Setup Check with Pin latched_is_lu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -126                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61162/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g60645/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     307    (-,-) 
  g58794/z            (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     322    (-,-) 
  g57818/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  latched_is_lu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1316: VIOLATED (-126 ps) Setup Check with Pin latched_is_lh_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -126                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61162/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g60645/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     307    (-,-) 
  g58800/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     322    (-,-) 
  g57820/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  latched_is_lh_reg/d -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1317: VIOLATED (-126 ps) Setup Check with Pin latched_is_lb_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -126                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68203/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g65883/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g68286/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g62422/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g61162/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g60645/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     307    (-,-) 
  g58797/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     322    (-,-) 
  g57819/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  latched_is_lb_reg/d -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1318: VIOLATED (-125 ps) Setup Check with Pin reg_out_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -125                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g66621/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g64522/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g68292/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g62067/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g61443/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  g68536/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     338    (-,-) 
  reg_out_reg[6]/d        -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1319: VIOLATED (-125 ps) Setup Check with Pin reg_out_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -125                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g66617/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g64953/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g68291/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g62495/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g61442/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  g68535/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     338    (-,-) 
  reg_out_reg[5]/d        -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1320: VIOLATED (-125 ps) Setup Check with Pin count_cycle_reg[32]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[32]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -125                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g699/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     306    (-,-) 
  inc_add_1428_40/g700/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     322    (-,-) 
  g68093/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     338    (-,-) 
  count_cycle_reg[32]/d  -       -       R     unmapped_d_flop      1     -     -     0     338    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1321: VIOLATED (-120 ps) Setup Check with Pin instr_jal_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_jal_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z          (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g61105/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     317    (-,-) 
  g59106/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  instr_jal_reg/d   -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1322: VIOLATED (-120 ps) Setup Check with Pin decoded_imm_j_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g68532/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  g59515/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1323: VIOLATED (-120 ps) Setup Check with Pin decoded_imm_j_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g68531/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  g59506/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1324: VIOLATED (-120 ps) Setup Check with Pin decoded_imm_j_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g68452/z                (u)     in_0->z F     unmapped_complex2     43 172.0     0    58     301    (-,-) 
  g68530/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  g59497/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1325: VIOLATED (-116 ps) Setup Check with Pin reg_pc_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -116                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33498/z               (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     244    (-,-) 
  g33436/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g33316/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g33293/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g66967/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g66247/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[31]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1326: VIOLATED (-116 ps) Setup Check with Pin reg_pc_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -116                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33498/z               (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     244    (-,-) 
  g33394/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g33357/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g33300/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g66965/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g66245/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[30]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1327: VIOLATED (-116 ps) Setup Check with Pin reg_pc_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -116                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33498/z               (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     244    (-,-) 
  g33415/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g33377/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g33310/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g66962/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g66244/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[29]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1328: VIOLATED (-116 ps) Setup Check with Pin alu_out_q_reg[3]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -116                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1374/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     231    (-,-) 
  sub_1235_38_g166/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     250    (-,-) 
  sub_1235_38_g1336/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     266    (-,-) 
  sub_1235_38_g1337/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     281    (-,-) 
  g69738/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     297    (-,-) 
  g63422/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     312    (-,-) 
  g68445/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     328    (-,-) 
  alu_out_q_reg[3]/d  -       -       R     unmapped_d_flop        1    -     -     0     328    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1329: VIOLATED (-112 ps) Setup Check with Pin mem_valid_reg/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_valid_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -112                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65226/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g68448/z             (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     324    (-,-) 
  mem_valid_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     324    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1330: VIOLATED (-111 ps) Setup Check with Pin decoded_imm_reg[11]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -111                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g64314/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     292    (-,-) 
  g63238/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     308    (-,-) 
  g62463/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     323    (-,-) 
  decoded_imm_reg[11]/d   -       -       R     unmapped_d_flop        1     -     -     0     323    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1331: VIOLATED (-110 ps) Setup Check with Pin reg_out_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -110                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g66632/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g65086/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g68325/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g62419/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g61820/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  reg_out_reg[4]/d        -       -       R     unmapped_d_flop        1     -     -     0     322    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1332: VIOLATED (-110 ps) Setup Check with Pin reg_out_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -110                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g66628/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g65215/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g68324/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g62322/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g61819/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  reg_out_reg[3]/d        -       -       R     unmapped_d_flop        1     -     -     0     322    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1333: VIOLATED (-110 ps) Setup Check with Pin reg_out_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -110                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g66625/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g64628/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g68326/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g61980/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g61821/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  reg_out_reg[2]/d        -       -       R     unmapped_d_flop        1     -     -     0     322    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1334: VIOLATED (-110 ps) Setup Check with Pin reg_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -110                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33787/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33448/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33325/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g66642/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g65297/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g68323/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g62280/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g61818/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  reg_out_reg[0]/d        -       -       R     unmapped_d_flop        1     -     -     0     322    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1335: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[31]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g748/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g702/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g703/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66368/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g63997/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[31]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1336: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[30]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g749/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g706/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g707/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66370/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g63993/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[30]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1337: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[29]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g750/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g633/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g634/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66372/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g63986/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[29]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1338: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[28]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g751/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g639/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g640/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66374/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g63983/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[28]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1339: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[27]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g753/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g644/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g645/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66376/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g63979/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[27]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1340: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[26]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g756/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g670/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g671/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66378/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g63972/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[26]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1341: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[25]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g757/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g674/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g675/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66380/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g63969/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[25]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1342: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[24]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g735/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g679/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g680/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66350/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g64036/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[24]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1343: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[23]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g742/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g682/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g683/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66353/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g64029/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[23]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1344: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[22]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g743/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g685/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g686/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66355/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g64025/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[22]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1345: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[21]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g760/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g688/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g689/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66357/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g64021/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[21]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1346: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[20]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g759/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g691/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g692/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66360/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g64015/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1347: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[19]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g754/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g695/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g696/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66362/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g64011/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1348: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[18]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g746/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g630/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g631/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66364/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g64007/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[18]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1349: VIOLATED (-109 ps) Setup Check with Pin count_instr_reg[17]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -109                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g762/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g636/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g637/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g66366/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g64000/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1350: VIOLATED (-103 ps) Setup Check with Pin reg_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -103                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g33499/z                (u)     in_1->z F     unmapped_or2           8 32.0     0    36     222    (-,-) 
  g33446/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     238    (-,-) 
  g33326/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     254    (-,-) 
  g33307/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     269    (-,-) 
  g33267/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     284    (-,-) 
  g33252/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     300    (-,-) 
  g33241/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     316    (-,-) 
  reg_out_reg[1]/d        -       -       R     unmapped_d_flop        1    -     -     0     316    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1351: VIOLATED (-103 ps) Setup Check with Pin mem_do_prefetch_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_prefetch_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -103                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  F     unmapped_d_flop      3   8.3     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z R     unmapped_nand2      70 294.0     0    67     187    (-,-) 
  g66190/z              (u)     in_1->z R     unmapped_or2         1   4.2     0    16     202    (-,-) 
  g62549/z              (u)     in_1->z F     unmapped_nand2       1   4.0     0    16     218    (-,-) 
  g61981/z              (u)     in_0->z R     unmapped_nand2       4  16.8     0    25     243    (-,-) 
  g61762/z              (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     268    (-,-) 
  g61329/z              (u)     in_0->z F     unmapped_or2         1   4.0     0    16     284    (-,-) 
  g60091/z              (u)     in_1->z F     unmapped_or2         1   4.0     0    16     299    (-,-) 
  g58407/z              (u)     in_0->z R     unmapped_nand2       1   4.2     0    16     315    (-,-) 
  mem_do_prefetch_reg/d -       -       R     unmapped_d_flop      1     -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1352: VIOLATED (-96 ps) Setup Check with Pin decoded_imm_reg[4]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g64399/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g63095/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[4]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1353: VIOLATED (-96 ps) Setup Check with Pin decoded_imm_reg[3]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g64347/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g63097/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[3]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1354: VIOLATED (-96 ps) Setup Check with Pin decoded_imm_reg[2]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g64285/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g63110/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[2]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1355: VIOLATED (-96 ps) Setup Check with Pin decoded_imm_reg[1]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g64269/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g63112/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[1]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1356: VIOLATED (-96 ps) Setup Check with Pin decoded_imm_reg[0]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g67427/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g68214/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g64702/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g63094/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[0]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1357: VIOLATED (-96 ps) Setup Check with Pin instr_xor_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_xor_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g67374/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g64872/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g63600/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g62329/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_xor_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1358: VIOLATED (-96 ps) Setup Check with Pin instr_srl_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srl_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g67374/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g64872/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g63584/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g62362/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_srl_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1359: VIOLATED (-96 ps) Setup Check with Pin instr_sltu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g67374/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g64872/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g63603/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g62319/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_sltu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1360: VIOLATED (-96 ps) Setup Check with Pin instr_slt_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g67374/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g64872/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g63597/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g62332/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_slt_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1361: VIOLATED (-96 ps) Setup Check with Pin instr_sll_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sll_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g67374/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g64872/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g63589/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g62352/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_sll_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1362: VIOLATED (-96 ps) Setup Check with Pin instr_or_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_or_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g67374/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g64872/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g63592/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g62343/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_or_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1363: VIOLATED (-96 ps) Setup Check with Pin instr_and_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_and_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g67374/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g64872/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g63606/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g62313/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_and_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1364: VIOLATED (-96 ps) Setup Check with Pin instr_add_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_add_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -96                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g67374/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g64872/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g63594/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g62339/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_add_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1365: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[31]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g748/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g702/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g703/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68092/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[31]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1366: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[30]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g749/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g706/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g707/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68091/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[30]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1367: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[29]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g750/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g633/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g634/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68090/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[29]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1368: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[28]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g751/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g639/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g640/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68089/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[28]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1369: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[27]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g753/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g644/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g645/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68088/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[27]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1370: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[26]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g756/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g670/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g671/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68087/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[26]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1371: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[25]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g757/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g674/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g675/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68086/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[25]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1372: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[24]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g735/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g679/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g680/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68085/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[24]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1373: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[23]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g742/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g682/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g683/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68084/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[23]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1374: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[22]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g743/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g685/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g686/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68083/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[22]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1375: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[21]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g760/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g688/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g689/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68082/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[21]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1376: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[20]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g759/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g691/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g692/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68081/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[20]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1377: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[19]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g754/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g695/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g696/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68080/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[19]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1378: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[18]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g746/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g630/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g631/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g68079/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[18]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1379: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[17]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -90                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g762/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g636/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g637/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     287    (-,-) 
  g68078/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     302    (-,-) 
  count_cycle_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1380: VIOLATED (-89 ps) Setup Check with Pin count_instr_reg[16]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -89                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g711/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     255    (-,-) 
  inc_add_1559_34/g712/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     270    (-,-) 
  g66319/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     286    (-,-) 
  g64132/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     301    (-,-) 
  count_instr_reg[16]/d  -       -       R     unmapped_d_flop        1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1381: VIOLATED (-88 ps) Setup Check with Pin instr_rdinstrh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdinstrh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69621/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64073/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63654/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     250    (-,-) 
  g62214/z                (u)     in_1->z F     unmapped_or2           2   8.0     0    20     269    (-,-) 
  g61496/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     285    (-,-) 
  g61337/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     300    (-,-) 
  instr_rdinstrh_reg/d    -       -       R     unmapped_d_flop        1     -     -     0     300    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1382: VIOLATED (-88 ps) Setup Check with Pin instr_rdinstr_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdinstr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69621/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64073/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63654/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     250    (-,-) 
  g62214/z                (u)     in_1->z F     unmapped_or2           2   8.0     0    20     269    (-,-) 
  g61499/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     285    (-,-) 
  g61342/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     300    (-,-) 
  instr_rdinstr_reg/d     -       -       R     unmapped_d_flop        1     -     -     0     300    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1383: VIOLATED (-87 ps) Setup Check with Pin mem_do_wdata_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_wdata_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     -87                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g68040/z           (u)     in_0->z R     unmapped_nand2        70 294.0     0    67     187    (-,-) 
  g66190/z           (u)     in_1->z R     unmapped_or2           1   4.2     0    16     202    (-,-) 
  g62549/z           (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     218    (-,-) 
  g61981/z           (u)     in_0->z R     unmapped_nand2         4  16.8     0    25     243    (-,-) 
  g61762/z           (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     268    (-,-) 
  g61226/z           (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     284    (-,-) 
  g59635/z           (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     299    (-,-) 
  mem_do_wdata_reg/d -       -       R     unmapped_d_flop        1     -     -     0     299    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1384: VIOLATED (-87 ps) Setup Check with Pin mem_do_rdata_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_rdata_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     -87                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g68040/z           (u)     in_0->z R     unmapped_nand2        70 294.0     0    67     187    (-,-) 
  g66190/z           (u)     in_1->z R     unmapped_or2           1   4.2     0    16     202    (-,-) 
  g62549/z           (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     218    (-,-) 
  g61981/z           (u)     in_0->z R     unmapped_nand2         4  16.8     0    25     243    (-,-) 
  g61762/z           (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     268    (-,-) 
  g61213/z           (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     284    (-,-) 
  g59521/z           (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     299    (-,-) 
  mem_do_rdata_reg/d -       -       R     unmapped_d_flop        1     -     -     0     299    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1385: VIOLATED (-84 ps) Setup Check with Pin count_instr_reg[15]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     -84                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g767/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g714/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g715/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g66312/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g64142/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[15]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1386: VIOLATED (-84 ps) Setup Check with Pin count_instr_reg[14]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     -84                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g768/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g717/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g718/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g66314/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g64139/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[14]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1387: VIOLATED (-84 ps) Setup Check with Pin count_instr_reg[13]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     -84                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g769/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g720/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g721/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g66317/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g64135/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[13]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1388: VIOLATED (-84 ps) Setup Check with Pin count_instr_reg[12]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     -84                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g765/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g723/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g724/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g66304/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g64156/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1389: VIOLATED (-84 ps) Setup Check with Pin count_instr_reg[11]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     -84                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g764/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g726/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g727/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g66306/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g64152/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1390: VIOLATED (-84 ps) Setup Check with Pin count_instr_reg[10]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     -84                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g770/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g729/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g730/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g66308/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g64149/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1391: VIOLATED (-84 ps) Setup Check with Pin count_instr_reg[9]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     -84                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g805/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g732/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g733/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g66310/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g64146/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1392: VIOLATED (-80 ps) Setup Check with Pin alu_out_q_reg[2]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=     -80                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1391/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     231    (-,-) 
  sub_1235_38_g1392/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     246    (-,-) 
  g69736/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     262    (-,-) 
  g63619/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  g68449/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  alu_out_q_reg[2]/d  -       -       R     unmapped_d_flop        1    -     -     0     293    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1393: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33384/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33371/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66948/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66230/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[28]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1394: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33378/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33346/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66946/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66229/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[27]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1395: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33383/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33372/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66944/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66228/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[26]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1396: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33389/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33366/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66942/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66227/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[25]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1397: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33395/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33359/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66940/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66226/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[24]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1398: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33401/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33355/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66938/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66224/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[23]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1399: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33417/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33342/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66898/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66382/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[22]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1400: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33423/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33338/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66895/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66407/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[21]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1401: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33379/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33374/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66893/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66434/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[20]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1402: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33403/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33356/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66881/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66542/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[19]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1403: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33405/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33354/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66879/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66567/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[18]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1404: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33416/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33345/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66873/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66634/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[17]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1405: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33408/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33352/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66877/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66594/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[16]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1406: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33380/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33376/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66891/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[15]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1407: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33404/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33353/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66889/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66474/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[14]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1408: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33386/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33373/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66887/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66501/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[13]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1409: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33429/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33334/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66514/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[12]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1410: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33382/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33375/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66871/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66661/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[11]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1411: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33413/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33347/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66875/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66619/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[10]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1412: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33388/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33369/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67429/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66837/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[9]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1413: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33390/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33367/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67454/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66847/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[8]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1414: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33428/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33337/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66869/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66674/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[7]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1415: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33400/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33365/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67457/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66850/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[6]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1416: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33431/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33335/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66867/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66701/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[5]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1417: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33440/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33333/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66865/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66726/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[4]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1418: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33426/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33339/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g67460/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66220/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[3]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1419: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33421/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33343/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66929/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66221/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[2]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1420: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33820/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33442/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33329/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g66932/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g66222/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[1]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1421: VIOLATED (-72 ps) Setup Check with Pin mem_wdata_reg[23]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     -72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g69606/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g66960/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g66240/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g68269/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g63020/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[23]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1422: VIOLATED (-72 ps) Setup Check with Pin mem_wdata_reg[22]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     -72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g69606/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g66959/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g66239/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g68270/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g63027/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[22]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1423: VIOLATED (-72 ps) Setup Check with Pin mem_wdata_reg[21]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     -72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g69606/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g66957/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g66238/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g68271/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g63041/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[21]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1424: VIOLATED (-72 ps) Setup Check with Pin mem_wdata_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     -72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g69606/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g66956/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g66237/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g68272/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g63055/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[20]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1425: VIOLATED (-72 ps) Setup Check with Pin mem_wdata_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     -72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g69606/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g66955/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g66235/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g68273/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g63070/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[19]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1426: VIOLATED (-72 ps) Setup Check with Pin mem_wdata_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     -72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g69606/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g66953/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g66234/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g68274/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g63083/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[18]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1427: VIOLATED (-72 ps) Setup Check with Pin mem_wdata_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     -72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g69606/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g66952/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g66233/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g68275/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g63092/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[17]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1428: VIOLATED (-72 ps) Setup Check with Pin mem_wdata_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     -72                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g69606/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g66951/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g66231/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g68280/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g63119/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[16]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1429: VIOLATED (-71 ps) Setup Check with Pin count_cycle_reg[16]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     283                  
             Slack:=     -71                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g711/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     252    (-,-) 
  inc_add_1428_40/g712/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     267    (-,-) 
  g68077/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     283    (-,-) 
  count_cycle_reg[16]/d  -       -       R     unmapped_d_flop      1    -     -     0     283    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1430: VIOLATED (-69 ps) Setup Check with Pin is_slli_srli_srai_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/clk
          Clock: (R) clk
       Endpoint: (R) is_slli_srli_srai_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g39472/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     148    (-,-) 
  g39473/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     173    (-,-) 
  g66608/z                (u)     in_0->z F     unmapped_or2           2  8.0     0    20     193    (-,-) 
  g65173/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     215    (-,-) 
  g63676/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     231    (-,-) 
  g62175/z                (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     250    (-,-) 
  g61497/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     266    (-,-) 
  g61339/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     281    (-,-) 
  is_slli_srli_srai_reg/d -       -       R     unmapped_d_flop        1    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1431: VIOLATED (-69 ps) Setup Check with Pin is_sll_srl_sra_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/clk
          Clock: (R) clk
       Endpoint: (R) is_sll_srl_sra_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g39472/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     148    (-,-) 
  g39473/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     173    (-,-) 
  g66608/z                (u)     in_0->z F     unmapped_or2           2  8.0     0    20     193    (-,-) 
  g65173/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     215    (-,-) 
  g63676/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     231    (-,-) 
  g62175/z                (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     250    (-,-) 
  g61494/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     266    (-,-) 
  g61334/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     281    (-,-) 
  is_sll_srl_sra_reg/d    -       -       R     unmapped_d_flop        1    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1432: VIOLATED (-69 ps) Setup Check with Pin instr_xori_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_xori_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68212/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66515/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64756/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_xori_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1433: VIOLATED (-69 ps) Setup Check with Pin instr_sltiu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltiu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68212/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66510/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64742/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_sltiu_reg/d       -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1434: VIOLATED (-69 ps) Setup Check with Pin instr_slti_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slti_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68212/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66507/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64722/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_slti_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1435: VIOLATED (-69 ps) Setup Check with Pin instr_ori_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_ori_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68212/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66518/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64778/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_ori_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1436: VIOLATED (-69 ps) Setup Check with Pin instr_bne_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bne_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68211/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66236/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64925/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bne_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1437: VIOLATED (-69 ps) Setup Check with Pin instr_bltu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68211/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66255/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64340/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bltu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1438: VIOLATED (-69 ps) Setup Check with Pin instr_blt_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_blt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68211/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66268/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64324/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_blt_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1439: VIOLATED (-69 ps) Setup Check with Pin instr_bgeu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bgeu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68211/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66232/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64980/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bgeu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1440: VIOLATED (-69 ps) Setup Check with Pin instr_bge_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bge_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68211/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66273/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64105/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bge_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1441: VIOLATED (-69 ps) Setup Check with Pin instr_beq_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_beq_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68211/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66344/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64417/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_beq_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1442: VIOLATED (-69 ps) Setup Check with Pin instr_andi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_andi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68212/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66522/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64794/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_andi_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1443: VIOLATED (-69 ps) Setup Check with Pin instr_addi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_addi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -69                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69655/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68212/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g66495/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64625/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_addi_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1444: VIOLATED (-68 ps) Setup Check with Pin instr_rdcycleh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdcycleh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69621/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64073/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63654/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     250    (-,-) 
  g62336/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g61758/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_rdcycleh_reg/d    -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1445: VIOLATED (-68 ps) Setup Check with Pin instr_rdcycle_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdcycle_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69621/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g64073/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g63654/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     250    (-,-) 
  g62147/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g61525/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_rdcycle_reg/d     -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1446: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[8]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66283/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g64261/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1447: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[7]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66285/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g64253/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1448: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[6]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66287/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g64245/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[6]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1449: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[5]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66289/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g64237/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[5]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1450: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66291/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g64229/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1451: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[3]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66293/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g64221/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1452: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[2]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66295/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g64213/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1453: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[1]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66297/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g64205/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1454: VIOLATED (-68 ps) Setup Check with Pin count_instr_reg[0]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=     -68                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39459/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g67243/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g66301/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g64198/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1455: VIOLATED (-66 ps) Setup Check with Pin count_cycle_reg[15]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -66                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g767/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g714/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g715/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g68076/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[15]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1456: VIOLATED (-66 ps) Setup Check with Pin count_cycle_reg[14]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -66                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g768/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g717/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g718/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g68075/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[14]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1457: VIOLATED (-66 ps) Setup Check with Pin count_cycle_reg[13]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -66                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g769/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g720/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g721/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g68074/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[13]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1458: VIOLATED (-66 ps) Setup Check with Pin count_cycle_reg[12]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -66                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g765/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g723/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g724/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g68073/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[12]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1459: VIOLATED (-66 ps) Setup Check with Pin count_cycle_reg[11]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -66                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g764/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g726/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g727/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g68072/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[11]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1460: VIOLATED (-66 ps) Setup Check with Pin count_cycle_reg[10]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -66                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g770/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g729/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g730/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g68071/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[10]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1461: VIOLATED (-66 ps) Setup Check with Pin count_cycle_reg[9]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -66                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g805/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g732/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g733/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     262    (-,-) 
  g68070/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     278    (-,-) 
  count_cycle_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1462: VIOLATED (-66 ps) Setup Check with Pin decoder_pseudo_trigger_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoder_pseudo_trigger_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -66                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk            -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q              (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z                     (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66190/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g62549/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g61981/z                     (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g61585/z                     (u)     in_0->z F     unmapped_or2           2   8.0     0    20     262    (-,-) 
  g68539/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     278    (-,-) 
  decoder_pseudo_trigger_reg/d -       -       R     unmapped_d_flop        1     -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1463: VIOLATED (-64 ps) Setup Check with Pin mem_state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g68040/z           (u)     in_0->z R     unmapped_nand2        70 294.0     0    67     187    (-,-) 
  g66457/z           (u)     in_1->z R     unmapped_or2           2   8.4     0    20     206    (-,-) 
  g64470/z           (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     226    (-,-) 
  g63440/z           (u)     in_0->z F     unmapped_or2           2   8.0     0    20     245    (-,-) 
  g62286/z           (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     261    (-,-) 
  g61824/z           (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  mem_state_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1464: VIOLATED (-64 ps) Setup Check with Pin instr_sub_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sub_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=     -64                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z R     unmapped_complex2     62 260.4     0    65     196    (-,-) 
  g69654/z                (u)     in_0->z F     unmapped_nand2        22  88.0     0    49     245    (-,-) 
  g66900/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g62122/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  instr_sub_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1465: VIOLATED (-64 ps) Setup Check with Pin instr_sra_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sra_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=     -64                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z R     unmapped_complex2     62 260.4     0    65     196    (-,-) 
  g69654/z                (u)     in_0->z F     unmapped_nand2        22  88.0     0    49     245    (-,-) 
  g66970/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g62412/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  instr_sra_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1466: VIOLATED (-62 ps) Setup Check with Pin instr_srli_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srli_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=     -62                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69609/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66242/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g64834/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     258    (-,-) 
  g63224/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     274    (-,-) 
  instr_srli_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     274    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1467: VIOLATED (-62 ps) Setup Check with Pin instr_slli_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slli_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=     -62                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69609/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66243/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g64808/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     258    (-,-) 
  g63241/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     274    (-,-) 
  instr_slli_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     274    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1468: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[31]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g68282/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g63639/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[31]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1469: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[30]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g68264/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62579/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[30]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1470: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[29]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g68265/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62608/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[29]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1471: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[28]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g68263/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62554/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[28]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1472: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[27]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g68266/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62632/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[27]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1473: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[26]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g68268/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62958/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[26]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1474: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[25]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g68267/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62661/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[25]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1475: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[24]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g68281/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g63531/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[24]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1476: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65908/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62686/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[15]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1477: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65856/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62706/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[14]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1478: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65815/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62727/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[13]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1479: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65773/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62749/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[12]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1480: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65721/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62772/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[11]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1481: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65669/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62788/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[10]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1482: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65629/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62803/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[9]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1483: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65589/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62831/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[8]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1484: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65537/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62850/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[7]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1485: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65510/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62864/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[6]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1486: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65497/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62871/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[5]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1487: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65470/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62885/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[4]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1488: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65455/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62899/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[3]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1489: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65430/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62909/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[2]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1490: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65403/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62924/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1491: VIOLATED (-61 ps) Setup Check with Pin mem_wdata_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=     -61                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g68045/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g67306/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g66615/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g65378/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g62929/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1492: VIOLATED (-60 ps) Setup Check with Pin latched_rd_reg[4]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=     -60                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g67797/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g68202/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g66251/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g64532/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g63383/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1493: VIOLATED (-60 ps) Setup Check with Pin latched_rd_reg[3]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=     -60                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g67797/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g68202/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g66251/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g64557/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g63369/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1494: VIOLATED (-60 ps) Setup Check with Pin latched_rd_reg[2]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=     -60                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g67797/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g68202/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g66251/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g64584/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g63354/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1495: VIOLATED (-60 ps) Setup Check with Pin latched_rd_reg[1]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=     -60                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g67797/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g68202/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g66251/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g64609/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g63348/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1496: VIOLATED (-60 ps) Setup Check with Pin latched_rd_reg[0]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=     -60                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g67797/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g68202/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g66251/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g64624/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g63332/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[0]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1497: VIOLATED (-56 ps) Setup Check with Pin alu_out_q_reg[1]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=     -56                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1235_58_g1424/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     171    (-,-) 
  add_1235_58_g1361/z (u)     in_0->z R     unmapped_nand2         2  8.4     0    20     191    (-,-) 
  add_1235_58_g1314/z (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     206    (-,-) 
  add_1235_58_g1315/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g69732/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     237    (-,-) 
  g63419/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     253    (-,-) 
  g68446/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     268    (-,-) 
  alu_out_q_reg[1]/d  -       -       R     unmapped_d_flop        1    -     -     0     268    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1498: VIOLATED (-49 ps) Setup Check with Pin latched_stalu_reg/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) latched_stalu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     -49                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  F     unmapped_d_flop        9  36.0     0   137     137    (-,-) 
  g67834/z             (u)     in_0->z F     unmapped_complex2     35 140.0     0    55     193    (-,-) 
  g67244/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     215    (-,-) 
  g42145/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     230    (-,-) 
  g65350/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     246    (-,-) 
  g62942/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     261    (-,-) 
  latched_stalu_reg/d  -       -       R     unmapped_d_flop        1     -     -     0     261    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1499: VIOLATED (-46 ps) Setup Check with Pin count_cycle_reg[8]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g780/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     228    (-,-) 
  inc_add_1428_40/g781/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     243    (-,-) 
  g68069/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     258    (-,-) 
  count_cycle_reg[8]/d   -       -       R     unmapped_d_flop      1    -     -     0     258    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1500: VIOLATED (-46 ps) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk                     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q                       (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                                    (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69609/z                                    (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68213/z                                    (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     243    (-,-) 
  g66525/z                                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     258    (-,-) 
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/d -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1501: VIOLATED (-46 ps) Setup Check with Pin instr_sw_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69610/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66610/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g65206/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sw_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1502: VIOLATED (-46 ps) Setup Check with Pin instr_srai_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srai_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69609/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g63325/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g62366/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_srai_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1503: VIOLATED (-46 ps) Setup Check with Pin instr_sh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69610/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66583/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g65153/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sh_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1504: VIOLATED (-46 ps) Setup Check with Pin instr_sb_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69610/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66544/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g65011/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sb_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1505: VIOLATED (-46 ps) Setup Check with Pin instr_lw_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66695/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g65723/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lw_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1506: VIOLATED (-46 ps) Setup Check with Pin instr_lhu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lhu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66786/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g65952/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lhu_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1507: VIOLATED (-46 ps) Setup Check with Pin instr_lh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66651/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g65368/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lh_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1508: VIOLATED (-46 ps) Setup Check with Pin instr_lbu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lbu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66675/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g65485/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lbu_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1509: VIOLATED (-46 ps) Setup Check with Pin instr_lb_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -46                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33783/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g69608/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g66799/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66025/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lb_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1510: VIOLATED (-42 ps) Setup Check with Pin count_cycle_reg[7]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -42                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g823/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g783/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g784/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     238    (-,-) 
  g68068/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     254    (-,-) 
  count_cycle_reg[7]/d   -       -       R     unmapped_d_flop      1    -     -     0     254    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1511: VIOLATED (-42 ps) Setup Check with Pin count_cycle_reg[6]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -42                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g809/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g788/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g789/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     238    (-,-) 
  g68067/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     254    (-,-) 
  count_cycle_reg[6]/d   -       -       R     unmapped_d_flop      1    -     -     0     254    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1512: VIOLATED (-42 ps) Setup Check with Pin count_cycle_reg[5]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -42                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2           5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g820/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g791/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     238    (-,-) 
  g68066/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     254    (-,-) 
  count_cycle_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0     254    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1513: VIOLATED (-24 ps) Setup Check with Pin mem_rdata_q_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -24                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67261/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66573/z             (u)     in_1->z R     unmapped_nand2         7  29.4     0    34     236    (-,-) 
  mem_rdata_q_reg[5]/d -       -       R     unmapped_d_flop        7     -     -     0     236    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1514: VIOLATED (-22 ps) Setup Check with Pin count_cycle_reg[4]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=     -22                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g834/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     203    (-,-) 
  inc_add_1428_40/g835/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     219    (-,-) 
  g68065/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     234    (-,-) 
  count_cycle_reg[4]/d   -       -       R     unmapped_d_flop      1    -     -     0     234    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1515: VIOLATED (-18 ps) Setup Check with Pin mem_rdata_q_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -18                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67259/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66572/z             (u)     in_1->z R     unmapped_nand2         5  21.0     0    28     230    (-,-) 
  mem_rdata_q_reg[4]/d -       -       R     unmapped_d_flop        5     -     -     0     230    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1516: VIOLATED (-15 ps) Setup Check with Pin mem_rdata_q_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     -15                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67263/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66574/z             (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     227    (-,-) 
  mem_rdata_q_reg[6]/d -       -       R     unmapped_d_flop        4     -     -     0     227    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1517: VIOLATED (-14 ps) Setup Check with Pin count_cycle_reg[3]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=     -14                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g875/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     179    (-,-) 
  inc_add_1428_40/g831/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     195    (-,-) 
  inc_add_1428_40/g832/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     210    (-,-) 
  g68064/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     226    (-,-) 
  count_cycle_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0     226    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1518: VIOLATED (-12 ps) Setup Check with Pin mem_rdata_q_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67351/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66677/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[14]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1519: VIOLATED (-12 ps) Setup Check with Pin mem_rdata_q_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67348/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66676/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[13]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1520: VIOLATED (-12 ps) Setup Check with Pin mem_rdata_q_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -12                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67346/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66673/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[12]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1521: VIOLATED (-12 ps) Setup Check with Pin mem_rdata_q_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -12                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67299/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66611/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[3]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1522: VIOLATED (-12 ps) Setup Check with Pin mem_rdata_q_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -12                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67254/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66553/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[2]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1523: VIOLATED (-12 ps) Setup Check with Pin mem_rdata_q_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -12                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67257/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66554/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[1]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1524: VIOLATED (-12 ps) Setup Check with Pin mem_rdata_q_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -12                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67251/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66552/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[0]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1525: VIOLATED (-6 ps) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/clk->d
          Group: clk
     Startpoint: (R) instr_jal_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  instr_jal_reg/clk                        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  instr_jal_reg/q                          (u)     clk->q  R     unmapped_d_flop     27 113.4     0   152     152    (-,-) 
  g33754/z                                 (u)     in_1->z R     unmapped_or2         1   4.2     0    16     168    (-,-) 
  g33597/z                                 (u)     in_0->z R     unmapped_or2         2   8.4     0    20     187    (-,-) 
  g33399/z                                 (u)     in_1->z R     unmapped_or2         1   4.2     0    16     202    (-,-) 
  g33881/z                                 (u)     in_1->z R     unmapped_and2        1   4.2     0    16     218    (-,-) 
  is_lui_auipc_jal_jalr_addi_add_sub_reg/d -       -       R     unmapped_d_flop      1     -     -     0     218    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1526: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[31]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67219/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66520/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[31]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1527: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[30]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67194/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66502/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[30]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1528: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[29]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67172/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66494/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[29]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1529: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[28]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67147/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66454/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[28]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1530: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[27]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67134/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66449/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[27]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1531: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[26]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67107/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66432/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[26]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1532: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[25]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67092/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66399/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[25]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1533: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[24]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67067/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66346/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[24]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1534: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[23]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67041/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66331/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[23]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1535: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[22]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g67016/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66323/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[22]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1536: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[21]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66990/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66298/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[21]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1537: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66977/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66267/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[20]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1538: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66950/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66246/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[19]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1539: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66935/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66225/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[18]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1540: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66910/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66214/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[17]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1541: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66883/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66513/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[16]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1542: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66858/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66647/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1543: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66853/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66845/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1544: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66855/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66831/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1545: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66859/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66806/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[9]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1546: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66861/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66779/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1547: VIOLATED (-6 ps) Setup Check with Pin mem_rdata_q_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -6                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g68040/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66863/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g66754/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1548: MET (6 ps) Setup Check with Pin count_cycle_reg[2]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=       6                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g854/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g855/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     191    (-,-) 
  g68063/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     206    (-,-) 
  count_cycle_reg[2]/d   -       -       R     unmapped_d_flop      1    -     -     0     206    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1549: MET (37 ps) Setup Check with Pin count_cycle_reg[1]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=      37                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g883/z (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     144    (-,-) 
  inc_add_1428_40/g884/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     160    (-,-) 
  g68062/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     175    (-,-) 
  count_cycle_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1550: MET (45 ps) Setup Check with Pin is_lui_auipc_jal_reg/clk->d
          Group: clk
     Startpoint: (R) instr_jal_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     168                  
             Slack:=      45                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  instr_jal_reg/clk      -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  instr_jal_reg/q        (u)     clk->q  R     unmapped_d_flop     27 113.4     0   152     152    (-,-) 
  g67236/z               (u)     in_1->z R     unmapped_or2         1   4.2     0    16     168    (-,-) 
  is_lui_auipc_jal_reg/d -       -       R     unmapped_d_flop      1     -     -     0     168    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1551: MET (54 ps) Setup Check with Pin is_lbu_lhu_lw_reg/clk->d
          Group: clk
     Startpoint: (R) instr_lbu_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lbu_lhu_lw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=      54                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  instr_lbu_reg/clk   -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_lbu_reg/q     (u)     clk->q  R     unmapped_d_flop      3 12.6     0   123     123    (-,-) 
  g67861/z            (u)     in_1->z R     unmapped_or2         1  4.2     0    16     138    (-,-) 
  g67415/z            (u)     in_0->z R     unmapped_or2         2  8.4     0    20     158    (-,-) 
  is_lbu_lhu_lw_reg/d -       -       R     unmapped_d_flop      2    -     -     0     158    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1552: MET (57 ps) Setup Check with Pin is_sltiu_bltu_sltu_reg/clk->d
          Group: clk
     Startpoint: (R) instr_sltiu_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_sltiu_bltu_sltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=      57                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  instr_sltiu_reg/clk      -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_sltiu_reg/q        (u)     clk->q  R     unmapped_d_flop      2  8.4     0   120     120    (-,-) 
  g67846/z                 (u)     in_1->z R     unmapped_or2         2  8.4     0    20     139    (-,-) 
  g67245/z                 (u)     in_0->z R     unmapped_or2         1  4.2     0    16     155    (-,-) 
  is_sltiu_bltu_sltu_reg/d -       -       R     unmapped_d_flop      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1553: MET (57 ps) Setup Check with Pin is_slti_blt_slt_reg/clk->d
          Group: clk
     Startpoint: (R) instr_slt_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_slti_blt_slt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=      57                  

#------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  instr_slt_reg/clk     -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_slt_reg/q       (u)     clk->q  R     unmapped_d_flop      2  8.4     0   120     120    (-,-) 
  g67849/z              (u)     in_1->z R     unmapped_or2         2  8.4     0    20     139    (-,-) 
  g67237/z              (u)     in_0->z R     unmapped_or2         1  4.2     0    16     155    (-,-) 
  is_slti_blt_slt_reg/d -       -       R     unmapped_d_flop      1    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1554: MET (68 ps) Setup Check with Pin count_cycle_reg[0]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     144                  
             Slack:=      68                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g68061/z               (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     144    (-,-) 
  count_cycle_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0     144    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1555: MET (70 ps) Setup Check with Pin trap_reg/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) trap_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      54                  
     Required Time:=     196                  
      Launch Clock:-       0                  
         Data Path:-     126                  
             Slack:=      70                  

#----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  cpu_state_reg[7]/clk -       -      R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[7]/q   (u)     clk->q R     unmapped_d_flop      4 16.8     0   126     126    (-,-) 
  trap_reg/d           -       -      R     unmapped_d_flop      4    -     -     0     126    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

