<html><head><meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
<!-- base href="http://www.vdlande.com/VHDL/var_ass.html" --><title>VHDL Reference Guide - Variable Assignment</title></head><body bgcolor="mintcream"><div style="border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;"><div style="border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;">This is Google's cache of <a href="http://www.vdlande.com/VHDL/var_ass.html" style="text-decoration: underline; color: rgb(0, 0, 204);">http://www.vdlande.com/VHDL/var_ass.html</a>. It is a snapshot of the page as it appeared on Sep 8, 2009 11:07:22 GMT. The <a href="http://www.vdlande.com/VHDL/var_ass.html" style="text-decoration: underline; color: rgb(0, 0, 204);">current page</a> could have changed in the meantime. <a href="http://www.google.com/intl/en/help/features_list.html#cached" style="text-decoration: underline; color: rgb(0, 0, 204);">Learn more</a><br><br><div style="float: right;"><a href="http://74.125.155.132/search?q=cache:GA4TMLSv46kJ:www.vdlande.com/VHDL/var_ass.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1" style="text-decoration: underline; color: rgb(0, 0, 204);">Text-only version</a></div>
<div>These search terms are highlighted: <span style="background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style="font-weight: bold;">reference</span>&nbsp;<span style="font-weight: bold;">guide</span>&nbsp;<span style="font-weight: bold;">vdlande</span>&nbsp;&nbsp;</div></div></div><div style="position: relative;">





<div align="center">
<table border="0" cellpadding="5">
<caption><b>Variable Assignment</b></caption>
<tbody><tr><td colspan="3"><hr></td></tr>
<tr>
<td bgcolor="lightcyan">Sequential Statement</td>
<td>---- used in ----&gt;</td>
<td bgcolor="lightgreen">Process<br>Procedure<br>Function</td>
</tr>
</tbody></table>

<p><table border="0">
<tbody><tr><td><hr width="150"></td><td>Syntax</td><td><hr width="150"></td></tr>
</tbody></table></p><p>
</p></div>

<div align="center">
<table border="1" cellpadding="5" width="40%">
<tbody><tr>
<td><pre>variable_name := expression;</pre></td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
See LRM section 8.4

<p><table align="center" border="0">
<tbody><tr><td><hr width="150"></td><td>Rules and Examples</td><td><hr width="150"></td></tr>
</tbody></table></p><p>
</p></div>

<div align="left">
<table border="1" cellpadding="5" width="60%">
<tbody><tr>
<td>Assignments may be made from signals to variables and vice-versa,
providing the types match:
<pre>process (A, B, C, SEL)
  variable X : integer range 0 to 7;
begin
  if SEL = '1' then
    X := B;
  else
    X := C;
  end if;
    Z &lt;= A + X;
end process;</pre></td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
<table border="1" cellpadding="5" width="70%">
<tbody><tr>
<td colspan="2">A variable assignment takes effect immediately:
<pre>architecture EX1 of V is
  signal A,B,Y,Z : integer;
begin
  process (A, B) 
    variable M, N : integer;
  begin
    M := A;
    N := B;
    Z &lt;= M + N;
    M := 2*A;
    Y &lt;= M + N;
  end process;
end EX1;</pre></td>
</tr>
<tr>
<td width="50%">&nbsp;</td>
<td rowspan="2">An equivalent architecture with concurrent signal assignments<pre>architecture EX2 of V is
  signal A,B,Y,Z:integer;
begin
  Z &lt;= A + B;
  Y &lt;= 2*A + B;
end EX2;</pre></td>
</tr>
<tr>
<td>A variable assignment may not be given a delay.</td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
<table border="1" cellpadding="5" width="70%">
<tbody><tr>
<td>A variable in a process can act as a register, if it is read before
it has been written to, since it retains its value between sucessive
process activations.
<pre>process (CLK)
   variable Q : std_ulogic;
begin
  if CLK'event and CLK='1' then
    PULSE &lt;= D and not(Q);
    Q := D;
    -- PULSE and Q act as registers
  end if;
end process;</pre></td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
<p><table align="center" border="0">
<tbody><tr><td><hr width="150"></td><td>Synthesis Issues</td><td><hr width="150"></td></tr>
</tbody></table></p><p>
</p></div>

<div align="center">
<table border="0" cellpadding="5" width="70%">
<tbody><tr>
<td>Variable assignments are generally synthesisable, providing they use
types and operators acceptable to the synthesis tool.
<p>
In a "clocked process", each variable which has its value read before it
has had an assignment to it will be synthesised as the output of a
register.
</p><p>
In a "combinational process", reading a variable before it has had an
assignment may cause a latch to be synthesised.
</p><p>
Variables declared in a subprogram are synthesised as combinational
logic.
</p></td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
<p><table border="0">
<tbody><tr><td><hr width="150"></td><td>Whats New in '93</td><td><hr width="150"></td></tr>
</tbody></table></p><p>

In <b style="color: black; background-color: rgb(255, 255, 102);">VHDL</b>-93, a variable assignment may have a label:
</p><pre>label: variable_name := expression;</pre>
<b style="color: black; background-color: rgb(255, 255, 102);">VHDL</b>-93 supports <b>shared variables</b> which may be accessed by more
than one process.However, the language does not define what happens if
two or more processes make conflicting accesses to a shared variable at
the same time. 

</div>

<hr width="80%">
</div></body></html>