
PA_UHF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072c0  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000354  08007378  08007378  00017378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076cc  080076cc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080076cc  080076cc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080076cc  080076cc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076cc  080076cc  000176cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076d0  080076d0  000176d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080076d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000070  08007744  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08007744  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011304  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030b2  00000000  00000000  0003139c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  00034450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c48  00000000  00000000  000351f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018272  00000000  00000000  00035e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e3d  00000000  00000000  0004e0b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bdf4  00000000  00000000  00061eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000edce3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003474  00000000  00000000  000edd34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000070 	.word	0x20000070
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08007360 	.word	0x08007360

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000074 	.word	0x20000074
 80000fc:	08007360 	.word	0x08007360

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	; 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	; 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_cfrcmple>:
 8000400:	4684      	mov	ip, r0
 8000402:	0008      	movs	r0, r1
 8000404:	4661      	mov	r1, ip
 8000406:	e7ff      	b.n	8000408 <__aeabi_cfcmpeq>

08000408 <__aeabi_cfcmpeq>:
 8000408:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800040a:	f000 fb6d 	bl	8000ae8 <__lesf2>
 800040e:	2800      	cmp	r0, #0
 8000410:	d401      	bmi.n	8000416 <__aeabi_cfcmpeq+0xe>
 8000412:	2100      	movs	r1, #0
 8000414:	42c8      	cmn	r0, r1
 8000416:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000418 <__aeabi_fcmpeq>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 faf9 	bl	8000a10 <__eqsf2>
 800041e:	4240      	negs	r0, r0
 8000420:	3001      	adds	r0, #1
 8000422:	bd10      	pop	{r4, pc}

08000424 <__aeabi_fcmplt>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f000 fb5f 	bl	8000ae8 <__lesf2>
 800042a:	2800      	cmp	r0, #0
 800042c:	db01      	blt.n	8000432 <__aeabi_fcmplt+0xe>
 800042e:	2000      	movs	r0, #0
 8000430:	bd10      	pop	{r4, pc}
 8000432:	2001      	movs	r0, #1
 8000434:	bd10      	pop	{r4, pc}
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_fcmple>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f000 fb55 	bl	8000ae8 <__lesf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	dd01      	ble.n	8000446 <__aeabi_fcmple+0xe>
 8000442:	2000      	movs	r0, #0
 8000444:	bd10      	pop	{r4, pc}
 8000446:	2001      	movs	r0, #1
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			; (mov r8, r8)

0800044c <__aeabi_fcmpgt>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fb05 	bl	8000a5c <__gesf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	dc01      	bgt.n	800045a <__aeabi_fcmpgt+0xe>
 8000456:	2000      	movs	r0, #0
 8000458:	bd10      	pop	{r4, pc}
 800045a:	2001      	movs	r0, #1
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__aeabi_fcmpge>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f000 fafb 	bl	8000a5c <__gesf2>
 8000466:	2800      	cmp	r0, #0
 8000468:	da01      	bge.n	800046e <__aeabi_fcmpge+0xe>
 800046a:	2000      	movs	r0, #0
 800046c:	bd10      	pop	{r4, pc}
 800046e:	2001      	movs	r0, #1
 8000470:	bd10      	pop	{r4, pc}
 8000472:	46c0      	nop			; (mov r8, r8)

08000474 <__aeabi_f2uiz>:
 8000474:	219e      	movs	r1, #158	; 0x9e
 8000476:	b510      	push	{r4, lr}
 8000478:	05c9      	lsls	r1, r1, #23
 800047a:	1c04      	adds	r4, r0, #0
 800047c:	f7ff fff0 	bl	8000460 <__aeabi_fcmpge>
 8000480:	2800      	cmp	r0, #0
 8000482:	d103      	bne.n	800048c <__aeabi_f2uiz+0x18>
 8000484:	1c20      	adds	r0, r4, #0
 8000486:	f000 fe5d 	bl	8001144 <__aeabi_f2iz>
 800048a:	bd10      	pop	{r4, pc}
 800048c:	219e      	movs	r1, #158	; 0x9e
 800048e:	1c20      	adds	r0, r4, #0
 8000490:	05c9      	lsls	r1, r1, #23
 8000492:	f000 fc93 	bl	8000dbc <__aeabi_fsub>
 8000496:	f000 fe55 	bl	8001144 <__aeabi_f2iz>
 800049a:	2380      	movs	r3, #128	; 0x80
 800049c:	061b      	lsls	r3, r3, #24
 800049e:	469c      	mov	ip, r3
 80004a0:	4460      	add	r0, ip
 80004a2:	e7f2      	b.n	800048a <__aeabi_f2uiz+0x16>

080004a4 <__aeabi_fadd>:
 80004a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a6:	46c6      	mov	lr, r8
 80004a8:	0243      	lsls	r3, r0, #9
 80004aa:	0a5b      	lsrs	r3, r3, #9
 80004ac:	024e      	lsls	r6, r1, #9
 80004ae:	0045      	lsls	r5, r0, #1
 80004b0:	004f      	lsls	r7, r1, #1
 80004b2:	00da      	lsls	r2, r3, #3
 80004b4:	0fc4      	lsrs	r4, r0, #31
 80004b6:	469c      	mov	ip, r3
 80004b8:	0a70      	lsrs	r0, r6, #9
 80004ba:	4690      	mov	r8, r2
 80004bc:	b500      	push	{lr}
 80004be:	0e2d      	lsrs	r5, r5, #24
 80004c0:	0e3f      	lsrs	r7, r7, #24
 80004c2:	0fc9      	lsrs	r1, r1, #31
 80004c4:	09b6      	lsrs	r6, r6, #6
 80004c6:	428c      	cmp	r4, r1
 80004c8:	d04b      	beq.n	8000562 <__aeabi_fadd+0xbe>
 80004ca:	1bea      	subs	r2, r5, r7
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	dd36      	ble.n	800053e <__aeabi_fadd+0x9a>
 80004d0:	2f00      	cmp	r7, #0
 80004d2:	d061      	beq.n	8000598 <__aeabi_fadd+0xf4>
 80004d4:	2dff      	cmp	r5, #255	; 0xff
 80004d6:	d100      	bne.n	80004da <__aeabi_fadd+0x36>
 80004d8:	e0ad      	b.n	8000636 <__aeabi_fadd+0x192>
 80004da:	2380      	movs	r3, #128	; 0x80
 80004dc:	04db      	lsls	r3, r3, #19
 80004de:	431e      	orrs	r6, r3
 80004e0:	2a1b      	cmp	r2, #27
 80004e2:	dc00      	bgt.n	80004e6 <__aeabi_fadd+0x42>
 80004e4:	e0d3      	b.n	800068e <__aeabi_fadd+0x1ea>
 80004e6:	2001      	movs	r0, #1
 80004e8:	4643      	mov	r3, r8
 80004ea:	1a18      	subs	r0, r3, r0
 80004ec:	0143      	lsls	r3, r0, #5
 80004ee:	d400      	bmi.n	80004f2 <__aeabi_fadd+0x4e>
 80004f0:	e08c      	b.n	800060c <__aeabi_fadd+0x168>
 80004f2:	0180      	lsls	r0, r0, #6
 80004f4:	0987      	lsrs	r7, r0, #6
 80004f6:	0038      	movs	r0, r7
 80004f8:	f000 fed4 	bl	80012a4 <__clzsi2>
 80004fc:	3805      	subs	r0, #5
 80004fe:	4087      	lsls	r7, r0
 8000500:	4285      	cmp	r5, r0
 8000502:	dc00      	bgt.n	8000506 <__aeabi_fadd+0x62>
 8000504:	e0b6      	b.n	8000674 <__aeabi_fadd+0x1d0>
 8000506:	1a2d      	subs	r5, r5, r0
 8000508:	48b3      	ldr	r0, [pc, #716]	; (80007d8 <__aeabi_fadd+0x334>)
 800050a:	4038      	ands	r0, r7
 800050c:	0743      	lsls	r3, r0, #29
 800050e:	d004      	beq.n	800051a <__aeabi_fadd+0x76>
 8000510:	230f      	movs	r3, #15
 8000512:	4003      	ands	r3, r0
 8000514:	2b04      	cmp	r3, #4
 8000516:	d000      	beq.n	800051a <__aeabi_fadd+0x76>
 8000518:	3004      	adds	r0, #4
 800051a:	0143      	lsls	r3, r0, #5
 800051c:	d400      	bmi.n	8000520 <__aeabi_fadd+0x7c>
 800051e:	e078      	b.n	8000612 <__aeabi_fadd+0x16e>
 8000520:	1c6a      	adds	r2, r5, #1
 8000522:	2dfe      	cmp	r5, #254	; 0xfe
 8000524:	d065      	beq.n	80005f2 <__aeabi_fadd+0x14e>
 8000526:	0180      	lsls	r0, r0, #6
 8000528:	0a43      	lsrs	r3, r0, #9
 800052a:	469c      	mov	ip, r3
 800052c:	b2d2      	uxtb	r2, r2
 800052e:	4663      	mov	r3, ip
 8000530:	05d0      	lsls	r0, r2, #23
 8000532:	4318      	orrs	r0, r3
 8000534:	07e4      	lsls	r4, r4, #31
 8000536:	4320      	orrs	r0, r4
 8000538:	bc80      	pop	{r7}
 800053a:	46b8      	mov	r8, r7
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	2a00      	cmp	r2, #0
 8000540:	d035      	beq.n	80005ae <__aeabi_fadd+0x10a>
 8000542:	1b7a      	subs	r2, r7, r5
 8000544:	2d00      	cmp	r5, #0
 8000546:	d000      	beq.n	800054a <__aeabi_fadd+0xa6>
 8000548:	e0af      	b.n	80006aa <__aeabi_fadd+0x206>
 800054a:	4643      	mov	r3, r8
 800054c:	2b00      	cmp	r3, #0
 800054e:	d100      	bne.n	8000552 <__aeabi_fadd+0xae>
 8000550:	e0a7      	b.n	80006a2 <__aeabi_fadd+0x1fe>
 8000552:	1e53      	subs	r3, r2, #1
 8000554:	2a01      	cmp	r2, #1
 8000556:	d100      	bne.n	800055a <__aeabi_fadd+0xb6>
 8000558:	e12f      	b.n	80007ba <__aeabi_fadd+0x316>
 800055a:	2aff      	cmp	r2, #255	; 0xff
 800055c:	d069      	beq.n	8000632 <__aeabi_fadd+0x18e>
 800055e:	001a      	movs	r2, r3
 8000560:	e0aa      	b.n	80006b8 <__aeabi_fadd+0x214>
 8000562:	1be9      	subs	r1, r5, r7
 8000564:	2900      	cmp	r1, #0
 8000566:	dd70      	ble.n	800064a <__aeabi_fadd+0x1a6>
 8000568:	2f00      	cmp	r7, #0
 800056a:	d037      	beq.n	80005dc <__aeabi_fadd+0x138>
 800056c:	2dff      	cmp	r5, #255	; 0xff
 800056e:	d062      	beq.n	8000636 <__aeabi_fadd+0x192>
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	04db      	lsls	r3, r3, #19
 8000574:	431e      	orrs	r6, r3
 8000576:	291b      	cmp	r1, #27
 8000578:	dc00      	bgt.n	800057c <__aeabi_fadd+0xd8>
 800057a:	e0b0      	b.n	80006de <__aeabi_fadd+0x23a>
 800057c:	2001      	movs	r0, #1
 800057e:	4440      	add	r0, r8
 8000580:	0143      	lsls	r3, r0, #5
 8000582:	d543      	bpl.n	800060c <__aeabi_fadd+0x168>
 8000584:	3501      	adds	r5, #1
 8000586:	2dff      	cmp	r5, #255	; 0xff
 8000588:	d033      	beq.n	80005f2 <__aeabi_fadd+0x14e>
 800058a:	2301      	movs	r3, #1
 800058c:	4a93      	ldr	r2, [pc, #588]	; (80007dc <__aeabi_fadd+0x338>)
 800058e:	4003      	ands	r3, r0
 8000590:	0840      	lsrs	r0, r0, #1
 8000592:	4010      	ands	r0, r2
 8000594:	4318      	orrs	r0, r3
 8000596:	e7b9      	b.n	800050c <__aeabi_fadd+0x68>
 8000598:	2e00      	cmp	r6, #0
 800059a:	d100      	bne.n	800059e <__aeabi_fadd+0xfa>
 800059c:	e083      	b.n	80006a6 <__aeabi_fadd+0x202>
 800059e:	1e51      	subs	r1, r2, #1
 80005a0:	2a01      	cmp	r2, #1
 80005a2:	d100      	bne.n	80005a6 <__aeabi_fadd+0x102>
 80005a4:	e0d8      	b.n	8000758 <__aeabi_fadd+0x2b4>
 80005a6:	2aff      	cmp	r2, #255	; 0xff
 80005a8:	d045      	beq.n	8000636 <__aeabi_fadd+0x192>
 80005aa:	000a      	movs	r2, r1
 80005ac:	e798      	b.n	80004e0 <__aeabi_fadd+0x3c>
 80005ae:	27fe      	movs	r7, #254	; 0xfe
 80005b0:	1c6a      	adds	r2, r5, #1
 80005b2:	4217      	tst	r7, r2
 80005b4:	d000      	beq.n	80005b8 <__aeabi_fadd+0x114>
 80005b6:	e086      	b.n	80006c6 <__aeabi_fadd+0x222>
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	d000      	beq.n	80005be <__aeabi_fadd+0x11a>
 80005bc:	e0b7      	b.n	800072e <__aeabi_fadd+0x28a>
 80005be:	4643      	mov	r3, r8
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d100      	bne.n	80005c6 <__aeabi_fadd+0x122>
 80005c4:	e0f3      	b.n	80007ae <__aeabi_fadd+0x30a>
 80005c6:	2200      	movs	r2, #0
 80005c8:	2e00      	cmp	r6, #0
 80005ca:	d0b0      	beq.n	800052e <__aeabi_fadd+0x8a>
 80005cc:	1b98      	subs	r0, r3, r6
 80005ce:	0143      	lsls	r3, r0, #5
 80005d0:	d400      	bmi.n	80005d4 <__aeabi_fadd+0x130>
 80005d2:	e0fa      	b.n	80007ca <__aeabi_fadd+0x326>
 80005d4:	4643      	mov	r3, r8
 80005d6:	000c      	movs	r4, r1
 80005d8:	1af0      	subs	r0, r6, r3
 80005da:	e797      	b.n	800050c <__aeabi_fadd+0x68>
 80005dc:	2e00      	cmp	r6, #0
 80005de:	d100      	bne.n	80005e2 <__aeabi_fadd+0x13e>
 80005e0:	e0c8      	b.n	8000774 <__aeabi_fadd+0x2d0>
 80005e2:	1e4a      	subs	r2, r1, #1
 80005e4:	2901      	cmp	r1, #1
 80005e6:	d100      	bne.n	80005ea <__aeabi_fadd+0x146>
 80005e8:	e0ae      	b.n	8000748 <__aeabi_fadd+0x2a4>
 80005ea:	29ff      	cmp	r1, #255	; 0xff
 80005ec:	d023      	beq.n	8000636 <__aeabi_fadd+0x192>
 80005ee:	0011      	movs	r1, r2
 80005f0:	e7c1      	b.n	8000576 <__aeabi_fadd+0xd2>
 80005f2:	2300      	movs	r3, #0
 80005f4:	22ff      	movs	r2, #255	; 0xff
 80005f6:	469c      	mov	ip, r3
 80005f8:	e799      	b.n	800052e <__aeabi_fadd+0x8a>
 80005fa:	21fe      	movs	r1, #254	; 0xfe
 80005fc:	1c6a      	adds	r2, r5, #1
 80005fe:	4211      	tst	r1, r2
 8000600:	d077      	beq.n	80006f2 <__aeabi_fadd+0x24e>
 8000602:	2aff      	cmp	r2, #255	; 0xff
 8000604:	d0f5      	beq.n	80005f2 <__aeabi_fadd+0x14e>
 8000606:	0015      	movs	r5, r2
 8000608:	4446      	add	r6, r8
 800060a:	0870      	lsrs	r0, r6, #1
 800060c:	0743      	lsls	r3, r0, #29
 800060e:	d000      	beq.n	8000612 <__aeabi_fadd+0x16e>
 8000610:	e77e      	b.n	8000510 <__aeabi_fadd+0x6c>
 8000612:	08c3      	lsrs	r3, r0, #3
 8000614:	2dff      	cmp	r5, #255	; 0xff
 8000616:	d00e      	beq.n	8000636 <__aeabi_fadd+0x192>
 8000618:	025b      	lsls	r3, r3, #9
 800061a:	0a5b      	lsrs	r3, r3, #9
 800061c:	469c      	mov	ip, r3
 800061e:	b2ea      	uxtb	r2, r5
 8000620:	e785      	b.n	800052e <__aeabi_fadd+0x8a>
 8000622:	2e00      	cmp	r6, #0
 8000624:	d007      	beq.n	8000636 <__aeabi_fadd+0x192>
 8000626:	2280      	movs	r2, #128	; 0x80
 8000628:	03d2      	lsls	r2, r2, #15
 800062a:	4213      	tst	r3, r2
 800062c:	d003      	beq.n	8000636 <__aeabi_fadd+0x192>
 800062e:	4210      	tst	r0, r2
 8000630:	d101      	bne.n	8000636 <__aeabi_fadd+0x192>
 8000632:	000c      	movs	r4, r1
 8000634:	0003      	movs	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d0db      	beq.n	80005f2 <__aeabi_fadd+0x14e>
 800063a:	2080      	movs	r0, #128	; 0x80
 800063c:	03c0      	lsls	r0, r0, #15
 800063e:	4318      	orrs	r0, r3
 8000640:	0240      	lsls	r0, r0, #9
 8000642:	0a43      	lsrs	r3, r0, #9
 8000644:	469c      	mov	ip, r3
 8000646:	22ff      	movs	r2, #255	; 0xff
 8000648:	e771      	b.n	800052e <__aeabi_fadd+0x8a>
 800064a:	2900      	cmp	r1, #0
 800064c:	d0d5      	beq.n	80005fa <__aeabi_fadd+0x156>
 800064e:	1b7a      	subs	r2, r7, r5
 8000650:	2d00      	cmp	r5, #0
 8000652:	d160      	bne.n	8000716 <__aeabi_fadd+0x272>
 8000654:	4643      	mov	r3, r8
 8000656:	2b00      	cmp	r3, #0
 8000658:	d024      	beq.n	80006a4 <__aeabi_fadd+0x200>
 800065a:	1e53      	subs	r3, r2, #1
 800065c:	2a01      	cmp	r2, #1
 800065e:	d073      	beq.n	8000748 <__aeabi_fadd+0x2a4>
 8000660:	2aff      	cmp	r2, #255	; 0xff
 8000662:	d0e7      	beq.n	8000634 <__aeabi_fadd+0x190>
 8000664:	001a      	movs	r2, r3
 8000666:	2a1b      	cmp	r2, #27
 8000668:	dc00      	bgt.n	800066c <__aeabi_fadd+0x1c8>
 800066a:	e085      	b.n	8000778 <__aeabi_fadd+0x2d4>
 800066c:	2001      	movs	r0, #1
 800066e:	003d      	movs	r5, r7
 8000670:	1980      	adds	r0, r0, r6
 8000672:	e785      	b.n	8000580 <__aeabi_fadd+0xdc>
 8000674:	2320      	movs	r3, #32
 8000676:	003a      	movs	r2, r7
 8000678:	1b45      	subs	r5, r0, r5
 800067a:	0038      	movs	r0, r7
 800067c:	3501      	adds	r5, #1
 800067e:	40ea      	lsrs	r2, r5
 8000680:	1b5d      	subs	r5, r3, r5
 8000682:	40a8      	lsls	r0, r5
 8000684:	1e43      	subs	r3, r0, #1
 8000686:	4198      	sbcs	r0, r3
 8000688:	2500      	movs	r5, #0
 800068a:	4310      	orrs	r0, r2
 800068c:	e73e      	b.n	800050c <__aeabi_fadd+0x68>
 800068e:	2320      	movs	r3, #32
 8000690:	0030      	movs	r0, r6
 8000692:	1a9b      	subs	r3, r3, r2
 8000694:	0031      	movs	r1, r6
 8000696:	4098      	lsls	r0, r3
 8000698:	40d1      	lsrs	r1, r2
 800069a:	1e43      	subs	r3, r0, #1
 800069c:	4198      	sbcs	r0, r3
 800069e:	4308      	orrs	r0, r1
 80006a0:	e722      	b.n	80004e8 <__aeabi_fadd+0x44>
 80006a2:	000c      	movs	r4, r1
 80006a4:	0003      	movs	r3, r0
 80006a6:	0015      	movs	r5, r2
 80006a8:	e7b4      	b.n	8000614 <__aeabi_fadd+0x170>
 80006aa:	2fff      	cmp	r7, #255	; 0xff
 80006ac:	d0c1      	beq.n	8000632 <__aeabi_fadd+0x18e>
 80006ae:	2380      	movs	r3, #128	; 0x80
 80006b0:	4640      	mov	r0, r8
 80006b2:	04db      	lsls	r3, r3, #19
 80006b4:	4318      	orrs	r0, r3
 80006b6:	4680      	mov	r8, r0
 80006b8:	2a1b      	cmp	r2, #27
 80006ba:	dd51      	ble.n	8000760 <__aeabi_fadd+0x2bc>
 80006bc:	2001      	movs	r0, #1
 80006be:	000c      	movs	r4, r1
 80006c0:	003d      	movs	r5, r7
 80006c2:	1a30      	subs	r0, r6, r0
 80006c4:	e712      	b.n	80004ec <__aeabi_fadd+0x48>
 80006c6:	4643      	mov	r3, r8
 80006c8:	1b9f      	subs	r7, r3, r6
 80006ca:	017b      	lsls	r3, r7, #5
 80006cc:	d42b      	bmi.n	8000726 <__aeabi_fadd+0x282>
 80006ce:	2f00      	cmp	r7, #0
 80006d0:	d000      	beq.n	80006d4 <__aeabi_fadd+0x230>
 80006d2:	e710      	b.n	80004f6 <__aeabi_fadd+0x52>
 80006d4:	2300      	movs	r3, #0
 80006d6:	2400      	movs	r4, #0
 80006d8:	2200      	movs	r2, #0
 80006da:	469c      	mov	ip, r3
 80006dc:	e727      	b.n	800052e <__aeabi_fadd+0x8a>
 80006de:	2320      	movs	r3, #32
 80006e0:	0032      	movs	r2, r6
 80006e2:	0030      	movs	r0, r6
 80006e4:	40ca      	lsrs	r2, r1
 80006e6:	1a59      	subs	r1, r3, r1
 80006e8:	4088      	lsls	r0, r1
 80006ea:	1e43      	subs	r3, r0, #1
 80006ec:	4198      	sbcs	r0, r3
 80006ee:	4310      	orrs	r0, r2
 80006f0:	e745      	b.n	800057e <__aeabi_fadd+0xda>
 80006f2:	2d00      	cmp	r5, #0
 80006f4:	d14a      	bne.n	800078c <__aeabi_fadd+0x2e8>
 80006f6:	4643      	mov	r3, r8
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d063      	beq.n	80007c4 <__aeabi_fadd+0x320>
 80006fc:	2200      	movs	r2, #0
 80006fe:	2e00      	cmp	r6, #0
 8000700:	d100      	bne.n	8000704 <__aeabi_fadd+0x260>
 8000702:	e714      	b.n	800052e <__aeabi_fadd+0x8a>
 8000704:	0030      	movs	r0, r6
 8000706:	4440      	add	r0, r8
 8000708:	0143      	lsls	r3, r0, #5
 800070a:	d400      	bmi.n	800070e <__aeabi_fadd+0x26a>
 800070c:	e77e      	b.n	800060c <__aeabi_fadd+0x168>
 800070e:	4b32      	ldr	r3, [pc, #200]	; (80007d8 <__aeabi_fadd+0x334>)
 8000710:	3501      	adds	r5, #1
 8000712:	4018      	ands	r0, r3
 8000714:	e77a      	b.n	800060c <__aeabi_fadd+0x168>
 8000716:	2fff      	cmp	r7, #255	; 0xff
 8000718:	d08c      	beq.n	8000634 <__aeabi_fadd+0x190>
 800071a:	2380      	movs	r3, #128	; 0x80
 800071c:	4641      	mov	r1, r8
 800071e:	04db      	lsls	r3, r3, #19
 8000720:	4319      	orrs	r1, r3
 8000722:	4688      	mov	r8, r1
 8000724:	e79f      	b.n	8000666 <__aeabi_fadd+0x1c2>
 8000726:	4643      	mov	r3, r8
 8000728:	000c      	movs	r4, r1
 800072a:	1af7      	subs	r7, r6, r3
 800072c:	e6e3      	b.n	80004f6 <__aeabi_fadd+0x52>
 800072e:	4642      	mov	r2, r8
 8000730:	2a00      	cmp	r2, #0
 8000732:	d000      	beq.n	8000736 <__aeabi_fadd+0x292>
 8000734:	e775      	b.n	8000622 <__aeabi_fadd+0x17e>
 8000736:	2e00      	cmp	r6, #0
 8000738:	d000      	beq.n	800073c <__aeabi_fadd+0x298>
 800073a:	e77a      	b.n	8000632 <__aeabi_fadd+0x18e>
 800073c:	2380      	movs	r3, #128	; 0x80
 800073e:	03db      	lsls	r3, r3, #15
 8000740:	2400      	movs	r4, #0
 8000742:	469c      	mov	ip, r3
 8000744:	22ff      	movs	r2, #255	; 0xff
 8000746:	e6f2      	b.n	800052e <__aeabi_fadd+0x8a>
 8000748:	0030      	movs	r0, r6
 800074a:	4440      	add	r0, r8
 800074c:	2501      	movs	r5, #1
 800074e:	0143      	lsls	r3, r0, #5
 8000750:	d400      	bmi.n	8000754 <__aeabi_fadd+0x2b0>
 8000752:	e75b      	b.n	800060c <__aeabi_fadd+0x168>
 8000754:	2502      	movs	r5, #2
 8000756:	e718      	b.n	800058a <__aeabi_fadd+0xe6>
 8000758:	4643      	mov	r3, r8
 800075a:	2501      	movs	r5, #1
 800075c:	1b98      	subs	r0, r3, r6
 800075e:	e6c5      	b.n	80004ec <__aeabi_fadd+0x48>
 8000760:	2320      	movs	r3, #32
 8000762:	4644      	mov	r4, r8
 8000764:	4640      	mov	r0, r8
 8000766:	40d4      	lsrs	r4, r2
 8000768:	1a9a      	subs	r2, r3, r2
 800076a:	4090      	lsls	r0, r2
 800076c:	1e43      	subs	r3, r0, #1
 800076e:	4198      	sbcs	r0, r3
 8000770:	4320      	orrs	r0, r4
 8000772:	e7a4      	b.n	80006be <__aeabi_fadd+0x21a>
 8000774:	000d      	movs	r5, r1
 8000776:	e74d      	b.n	8000614 <__aeabi_fadd+0x170>
 8000778:	2320      	movs	r3, #32
 800077a:	4641      	mov	r1, r8
 800077c:	4640      	mov	r0, r8
 800077e:	40d1      	lsrs	r1, r2
 8000780:	1a9a      	subs	r2, r3, r2
 8000782:	4090      	lsls	r0, r2
 8000784:	1e43      	subs	r3, r0, #1
 8000786:	4198      	sbcs	r0, r3
 8000788:	4308      	orrs	r0, r1
 800078a:	e770      	b.n	800066e <__aeabi_fadd+0x1ca>
 800078c:	4642      	mov	r2, r8
 800078e:	2a00      	cmp	r2, #0
 8000790:	d100      	bne.n	8000794 <__aeabi_fadd+0x2f0>
 8000792:	e74f      	b.n	8000634 <__aeabi_fadd+0x190>
 8000794:	2e00      	cmp	r6, #0
 8000796:	d100      	bne.n	800079a <__aeabi_fadd+0x2f6>
 8000798:	e74d      	b.n	8000636 <__aeabi_fadd+0x192>
 800079a:	2280      	movs	r2, #128	; 0x80
 800079c:	03d2      	lsls	r2, r2, #15
 800079e:	4213      	tst	r3, r2
 80007a0:	d100      	bne.n	80007a4 <__aeabi_fadd+0x300>
 80007a2:	e748      	b.n	8000636 <__aeabi_fadd+0x192>
 80007a4:	4210      	tst	r0, r2
 80007a6:	d000      	beq.n	80007aa <__aeabi_fadd+0x306>
 80007a8:	e745      	b.n	8000636 <__aeabi_fadd+0x192>
 80007aa:	0003      	movs	r3, r0
 80007ac:	e743      	b.n	8000636 <__aeabi_fadd+0x192>
 80007ae:	2e00      	cmp	r6, #0
 80007b0:	d090      	beq.n	80006d4 <__aeabi_fadd+0x230>
 80007b2:	000c      	movs	r4, r1
 80007b4:	4684      	mov	ip, r0
 80007b6:	2200      	movs	r2, #0
 80007b8:	e6b9      	b.n	800052e <__aeabi_fadd+0x8a>
 80007ba:	4643      	mov	r3, r8
 80007bc:	000c      	movs	r4, r1
 80007be:	1af0      	subs	r0, r6, r3
 80007c0:	3501      	adds	r5, #1
 80007c2:	e693      	b.n	80004ec <__aeabi_fadd+0x48>
 80007c4:	4684      	mov	ip, r0
 80007c6:	2200      	movs	r2, #0
 80007c8:	e6b1      	b.n	800052e <__aeabi_fadd+0x8a>
 80007ca:	2800      	cmp	r0, #0
 80007cc:	d000      	beq.n	80007d0 <__aeabi_fadd+0x32c>
 80007ce:	e71d      	b.n	800060c <__aeabi_fadd+0x168>
 80007d0:	2300      	movs	r3, #0
 80007d2:	2400      	movs	r4, #0
 80007d4:	469c      	mov	ip, r3
 80007d6:	e6aa      	b.n	800052e <__aeabi_fadd+0x8a>
 80007d8:	fbffffff 	.word	0xfbffffff
 80007dc:	7dffffff 	.word	0x7dffffff

080007e0 <__aeabi_fdiv>:
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	464f      	mov	r7, r9
 80007e4:	4646      	mov	r6, r8
 80007e6:	46d6      	mov	lr, sl
 80007e8:	0245      	lsls	r5, r0, #9
 80007ea:	b5c0      	push	{r6, r7, lr}
 80007ec:	0047      	lsls	r7, r0, #1
 80007ee:	1c0c      	adds	r4, r1, #0
 80007f0:	0a6d      	lsrs	r5, r5, #9
 80007f2:	0e3f      	lsrs	r7, r7, #24
 80007f4:	0fc6      	lsrs	r6, r0, #31
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	d100      	bne.n	80007fc <__aeabi_fdiv+0x1c>
 80007fa:	e070      	b.n	80008de <__aeabi_fdiv+0xfe>
 80007fc:	2fff      	cmp	r7, #255	; 0xff
 80007fe:	d100      	bne.n	8000802 <__aeabi_fdiv+0x22>
 8000800:	e075      	b.n	80008ee <__aeabi_fdiv+0x10e>
 8000802:	00eb      	lsls	r3, r5, #3
 8000804:	2580      	movs	r5, #128	; 0x80
 8000806:	04ed      	lsls	r5, r5, #19
 8000808:	431d      	orrs	r5, r3
 800080a:	2300      	movs	r3, #0
 800080c:	4699      	mov	r9, r3
 800080e:	469a      	mov	sl, r3
 8000810:	3f7f      	subs	r7, #127	; 0x7f
 8000812:	0260      	lsls	r0, r4, #9
 8000814:	0a43      	lsrs	r3, r0, #9
 8000816:	4698      	mov	r8, r3
 8000818:	0063      	lsls	r3, r4, #1
 800081a:	0e1b      	lsrs	r3, r3, #24
 800081c:	0fe4      	lsrs	r4, r4, #31
 800081e:	2b00      	cmp	r3, #0
 8000820:	d04e      	beq.n	80008c0 <__aeabi_fdiv+0xe0>
 8000822:	2bff      	cmp	r3, #255	; 0xff
 8000824:	d046      	beq.n	80008b4 <__aeabi_fdiv+0xd4>
 8000826:	4642      	mov	r2, r8
 8000828:	00d0      	lsls	r0, r2, #3
 800082a:	2280      	movs	r2, #128	; 0x80
 800082c:	04d2      	lsls	r2, r2, #19
 800082e:	4302      	orrs	r2, r0
 8000830:	4690      	mov	r8, r2
 8000832:	2200      	movs	r2, #0
 8000834:	3b7f      	subs	r3, #127	; 0x7f
 8000836:	0031      	movs	r1, r6
 8000838:	1aff      	subs	r7, r7, r3
 800083a:	464b      	mov	r3, r9
 800083c:	4061      	eors	r1, r4
 800083e:	b2c9      	uxtb	r1, r1
 8000840:	4313      	orrs	r3, r2
 8000842:	2b0f      	cmp	r3, #15
 8000844:	d900      	bls.n	8000848 <__aeabi_fdiv+0x68>
 8000846:	e0b5      	b.n	80009b4 <__aeabi_fdiv+0x1d4>
 8000848:	486e      	ldr	r0, [pc, #440]	; (8000a04 <__aeabi_fdiv+0x224>)
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	58c3      	ldr	r3, [r0, r3]
 800084e:	469f      	mov	pc, r3
 8000850:	2300      	movs	r3, #0
 8000852:	4698      	mov	r8, r3
 8000854:	0026      	movs	r6, r4
 8000856:	4645      	mov	r5, r8
 8000858:	4692      	mov	sl, r2
 800085a:	4653      	mov	r3, sl
 800085c:	2b02      	cmp	r3, #2
 800085e:	d100      	bne.n	8000862 <__aeabi_fdiv+0x82>
 8000860:	e089      	b.n	8000976 <__aeabi_fdiv+0x196>
 8000862:	2b03      	cmp	r3, #3
 8000864:	d100      	bne.n	8000868 <__aeabi_fdiv+0x88>
 8000866:	e09e      	b.n	80009a6 <__aeabi_fdiv+0x1c6>
 8000868:	2b01      	cmp	r3, #1
 800086a:	d018      	beq.n	800089e <__aeabi_fdiv+0xbe>
 800086c:	003b      	movs	r3, r7
 800086e:	337f      	adds	r3, #127	; 0x7f
 8000870:	2b00      	cmp	r3, #0
 8000872:	dd69      	ble.n	8000948 <__aeabi_fdiv+0x168>
 8000874:	076a      	lsls	r2, r5, #29
 8000876:	d004      	beq.n	8000882 <__aeabi_fdiv+0xa2>
 8000878:	220f      	movs	r2, #15
 800087a:	402a      	ands	r2, r5
 800087c:	2a04      	cmp	r2, #4
 800087e:	d000      	beq.n	8000882 <__aeabi_fdiv+0xa2>
 8000880:	3504      	adds	r5, #4
 8000882:	012a      	lsls	r2, r5, #4
 8000884:	d503      	bpl.n	800088e <__aeabi_fdiv+0xae>
 8000886:	4b60      	ldr	r3, [pc, #384]	; (8000a08 <__aeabi_fdiv+0x228>)
 8000888:	401d      	ands	r5, r3
 800088a:	003b      	movs	r3, r7
 800088c:	3380      	adds	r3, #128	; 0x80
 800088e:	2bfe      	cmp	r3, #254	; 0xfe
 8000890:	dd00      	ble.n	8000894 <__aeabi_fdiv+0xb4>
 8000892:	e070      	b.n	8000976 <__aeabi_fdiv+0x196>
 8000894:	01ad      	lsls	r5, r5, #6
 8000896:	0a6d      	lsrs	r5, r5, #9
 8000898:	b2d8      	uxtb	r0, r3
 800089a:	e002      	b.n	80008a2 <__aeabi_fdiv+0xc2>
 800089c:	000e      	movs	r6, r1
 800089e:	2000      	movs	r0, #0
 80008a0:	2500      	movs	r5, #0
 80008a2:	05c0      	lsls	r0, r0, #23
 80008a4:	4328      	orrs	r0, r5
 80008a6:	07f6      	lsls	r6, r6, #31
 80008a8:	4330      	orrs	r0, r6
 80008aa:	bce0      	pop	{r5, r6, r7}
 80008ac:	46ba      	mov	sl, r7
 80008ae:	46b1      	mov	r9, r6
 80008b0:	46a8      	mov	r8, r5
 80008b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008b4:	4643      	mov	r3, r8
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d13f      	bne.n	800093a <__aeabi_fdiv+0x15a>
 80008ba:	2202      	movs	r2, #2
 80008bc:	3fff      	subs	r7, #255	; 0xff
 80008be:	e003      	b.n	80008c8 <__aeabi_fdiv+0xe8>
 80008c0:	4643      	mov	r3, r8
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d12d      	bne.n	8000922 <__aeabi_fdiv+0x142>
 80008c6:	2201      	movs	r2, #1
 80008c8:	0031      	movs	r1, r6
 80008ca:	464b      	mov	r3, r9
 80008cc:	4061      	eors	r1, r4
 80008ce:	b2c9      	uxtb	r1, r1
 80008d0:	4313      	orrs	r3, r2
 80008d2:	2b0f      	cmp	r3, #15
 80008d4:	d834      	bhi.n	8000940 <__aeabi_fdiv+0x160>
 80008d6:	484d      	ldr	r0, [pc, #308]	; (8000a0c <__aeabi_fdiv+0x22c>)
 80008d8:	009b      	lsls	r3, r3, #2
 80008da:	58c3      	ldr	r3, [r0, r3]
 80008dc:	469f      	mov	pc, r3
 80008de:	2d00      	cmp	r5, #0
 80008e0:	d113      	bne.n	800090a <__aeabi_fdiv+0x12a>
 80008e2:	2304      	movs	r3, #4
 80008e4:	4699      	mov	r9, r3
 80008e6:	3b03      	subs	r3, #3
 80008e8:	2700      	movs	r7, #0
 80008ea:	469a      	mov	sl, r3
 80008ec:	e791      	b.n	8000812 <__aeabi_fdiv+0x32>
 80008ee:	2d00      	cmp	r5, #0
 80008f0:	d105      	bne.n	80008fe <__aeabi_fdiv+0x11e>
 80008f2:	2308      	movs	r3, #8
 80008f4:	4699      	mov	r9, r3
 80008f6:	3b06      	subs	r3, #6
 80008f8:	27ff      	movs	r7, #255	; 0xff
 80008fa:	469a      	mov	sl, r3
 80008fc:	e789      	b.n	8000812 <__aeabi_fdiv+0x32>
 80008fe:	230c      	movs	r3, #12
 8000900:	4699      	mov	r9, r3
 8000902:	3b09      	subs	r3, #9
 8000904:	27ff      	movs	r7, #255	; 0xff
 8000906:	469a      	mov	sl, r3
 8000908:	e783      	b.n	8000812 <__aeabi_fdiv+0x32>
 800090a:	0028      	movs	r0, r5
 800090c:	f000 fcca 	bl	80012a4 <__clzsi2>
 8000910:	2776      	movs	r7, #118	; 0x76
 8000912:	1f43      	subs	r3, r0, #5
 8000914:	409d      	lsls	r5, r3
 8000916:	2300      	movs	r3, #0
 8000918:	427f      	negs	r7, r7
 800091a:	4699      	mov	r9, r3
 800091c:	469a      	mov	sl, r3
 800091e:	1a3f      	subs	r7, r7, r0
 8000920:	e777      	b.n	8000812 <__aeabi_fdiv+0x32>
 8000922:	4640      	mov	r0, r8
 8000924:	f000 fcbe 	bl	80012a4 <__clzsi2>
 8000928:	4642      	mov	r2, r8
 800092a:	1f43      	subs	r3, r0, #5
 800092c:	409a      	lsls	r2, r3
 800092e:	2376      	movs	r3, #118	; 0x76
 8000930:	425b      	negs	r3, r3
 8000932:	4690      	mov	r8, r2
 8000934:	1a1b      	subs	r3, r3, r0
 8000936:	2200      	movs	r2, #0
 8000938:	e77d      	b.n	8000836 <__aeabi_fdiv+0x56>
 800093a:	23ff      	movs	r3, #255	; 0xff
 800093c:	2203      	movs	r2, #3
 800093e:	e77a      	b.n	8000836 <__aeabi_fdiv+0x56>
 8000940:	000e      	movs	r6, r1
 8000942:	20ff      	movs	r0, #255	; 0xff
 8000944:	2500      	movs	r5, #0
 8000946:	e7ac      	b.n	80008a2 <__aeabi_fdiv+0xc2>
 8000948:	2001      	movs	r0, #1
 800094a:	1ac0      	subs	r0, r0, r3
 800094c:	281b      	cmp	r0, #27
 800094e:	dca6      	bgt.n	800089e <__aeabi_fdiv+0xbe>
 8000950:	379e      	adds	r7, #158	; 0x9e
 8000952:	002a      	movs	r2, r5
 8000954:	40bd      	lsls	r5, r7
 8000956:	40c2      	lsrs	r2, r0
 8000958:	1e6b      	subs	r3, r5, #1
 800095a:	419d      	sbcs	r5, r3
 800095c:	4315      	orrs	r5, r2
 800095e:	076b      	lsls	r3, r5, #29
 8000960:	d004      	beq.n	800096c <__aeabi_fdiv+0x18c>
 8000962:	230f      	movs	r3, #15
 8000964:	402b      	ands	r3, r5
 8000966:	2b04      	cmp	r3, #4
 8000968:	d000      	beq.n	800096c <__aeabi_fdiv+0x18c>
 800096a:	3504      	adds	r5, #4
 800096c:	016b      	lsls	r3, r5, #5
 800096e:	d544      	bpl.n	80009fa <__aeabi_fdiv+0x21a>
 8000970:	2001      	movs	r0, #1
 8000972:	2500      	movs	r5, #0
 8000974:	e795      	b.n	80008a2 <__aeabi_fdiv+0xc2>
 8000976:	20ff      	movs	r0, #255	; 0xff
 8000978:	2500      	movs	r5, #0
 800097a:	e792      	b.n	80008a2 <__aeabi_fdiv+0xc2>
 800097c:	2580      	movs	r5, #128	; 0x80
 800097e:	2600      	movs	r6, #0
 8000980:	20ff      	movs	r0, #255	; 0xff
 8000982:	03ed      	lsls	r5, r5, #15
 8000984:	e78d      	b.n	80008a2 <__aeabi_fdiv+0xc2>
 8000986:	2300      	movs	r3, #0
 8000988:	4698      	mov	r8, r3
 800098a:	2080      	movs	r0, #128	; 0x80
 800098c:	03c0      	lsls	r0, r0, #15
 800098e:	4205      	tst	r5, r0
 8000990:	d009      	beq.n	80009a6 <__aeabi_fdiv+0x1c6>
 8000992:	4643      	mov	r3, r8
 8000994:	4203      	tst	r3, r0
 8000996:	d106      	bne.n	80009a6 <__aeabi_fdiv+0x1c6>
 8000998:	4645      	mov	r5, r8
 800099a:	4305      	orrs	r5, r0
 800099c:	026d      	lsls	r5, r5, #9
 800099e:	0026      	movs	r6, r4
 80009a0:	20ff      	movs	r0, #255	; 0xff
 80009a2:	0a6d      	lsrs	r5, r5, #9
 80009a4:	e77d      	b.n	80008a2 <__aeabi_fdiv+0xc2>
 80009a6:	2080      	movs	r0, #128	; 0x80
 80009a8:	03c0      	lsls	r0, r0, #15
 80009aa:	4305      	orrs	r5, r0
 80009ac:	026d      	lsls	r5, r5, #9
 80009ae:	20ff      	movs	r0, #255	; 0xff
 80009b0:	0a6d      	lsrs	r5, r5, #9
 80009b2:	e776      	b.n	80008a2 <__aeabi_fdiv+0xc2>
 80009b4:	4642      	mov	r2, r8
 80009b6:	016b      	lsls	r3, r5, #5
 80009b8:	0150      	lsls	r0, r2, #5
 80009ba:	4283      	cmp	r3, r0
 80009bc:	d219      	bcs.n	80009f2 <__aeabi_fdiv+0x212>
 80009be:	221b      	movs	r2, #27
 80009c0:	2500      	movs	r5, #0
 80009c2:	3f01      	subs	r7, #1
 80009c4:	2601      	movs	r6, #1
 80009c6:	001c      	movs	r4, r3
 80009c8:	006d      	lsls	r5, r5, #1
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	2c00      	cmp	r4, #0
 80009ce:	db01      	blt.n	80009d4 <__aeabi_fdiv+0x1f4>
 80009d0:	4298      	cmp	r0, r3
 80009d2:	d801      	bhi.n	80009d8 <__aeabi_fdiv+0x1f8>
 80009d4:	1a1b      	subs	r3, r3, r0
 80009d6:	4335      	orrs	r5, r6
 80009d8:	3a01      	subs	r2, #1
 80009da:	2a00      	cmp	r2, #0
 80009dc:	d1f3      	bne.n	80009c6 <__aeabi_fdiv+0x1e6>
 80009de:	1e5a      	subs	r2, r3, #1
 80009e0:	4193      	sbcs	r3, r2
 80009e2:	431d      	orrs	r5, r3
 80009e4:	003b      	movs	r3, r7
 80009e6:	337f      	adds	r3, #127	; 0x7f
 80009e8:	000e      	movs	r6, r1
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	dd00      	ble.n	80009f0 <__aeabi_fdiv+0x210>
 80009ee:	e741      	b.n	8000874 <__aeabi_fdiv+0x94>
 80009f0:	e7aa      	b.n	8000948 <__aeabi_fdiv+0x168>
 80009f2:	221a      	movs	r2, #26
 80009f4:	2501      	movs	r5, #1
 80009f6:	1a1b      	subs	r3, r3, r0
 80009f8:	e7e4      	b.n	80009c4 <__aeabi_fdiv+0x1e4>
 80009fa:	01ad      	lsls	r5, r5, #6
 80009fc:	2000      	movs	r0, #0
 80009fe:	0a6d      	lsrs	r5, r5, #9
 8000a00:	e74f      	b.n	80008a2 <__aeabi_fdiv+0xc2>
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	080074cc 	.word	0x080074cc
 8000a08:	f7ffffff 	.word	0xf7ffffff
 8000a0c:	0800750c 	.word	0x0800750c

08000a10 <__eqsf2>:
 8000a10:	b570      	push	{r4, r5, r6, lr}
 8000a12:	0042      	lsls	r2, r0, #1
 8000a14:	0245      	lsls	r5, r0, #9
 8000a16:	024e      	lsls	r6, r1, #9
 8000a18:	004c      	lsls	r4, r1, #1
 8000a1a:	0fc3      	lsrs	r3, r0, #31
 8000a1c:	0a6d      	lsrs	r5, r5, #9
 8000a1e:	2001      	movs	r0, #1
 8000a20:	0e12      	lsrs	r2, r2, #24
 8000a22:	0a76      	lsrs	r6, r6, #9
 8000a24:	0e24      	lsrs	r4, r4, #24
 8000a26:	0fc9      	lsrs	r1, r1, #31
 8000a28:	2aff      	cmp	r2, #255	; 0xff
 8000a2a:	d006      	beq.n	8000a3a <__eqsf2+0x2a>
 8000a2c:	2cff      	cmp	r4, #255	; 0xff
 8000a2e:	d003      	beq.n	8000a38 <__eqsf2+0x28>
 8000a30:	42a2      	cmp	r2, r4
 8000a32:	d101      	bne.n	8000a38 <__eqsf2+0x28>
 8000a34:	42b5      	cmp	r5, r6
 8000a36:	d006      	beq.n	8000a46 <__eqsf2+0x36>
 8000a38:	bd70      	pop	{r4, r5, r6, pc}
 8000a3a:	2d00      	cmp	r5, #0
 8000a3c:	d1fc      	bne.n	8000a38 <__eqsf2+0x28>
 8000a3e:	2cff      	cmp	r4, #255	; 0xff
 8000a40:	d1fa      	bne.n	8000a38 <__eqsf2+0x28>
 8000a42:	2e00      	cmp	r6, #0
 8000a44:	d1f8      	bne.n	8000a38 <__eqsf2+0x28>
 8000a46:	428b      	cmp	r3, r1
 8000a48:	d006      	beq.n	8000a58 <__eqsf2+0x48>
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	2a00      	cmp	r2, #0
 8000a4e:	d1f3      	bne.n	8000a38 <__eqsf2+0x28>
 8000a50:	0028      	movs	r0, r5
 8000a52:	1e43      	subs	r3, r0, #1
 8000a54:	4198      	sbcs	r0, r3
 8000a56:	e7ef      	b.n	8000a38 <__eqsf2+0x28>
 8000a58:	2000      	movs	r0, #0
 8000a5a:	e7ed      	b.n	8000a38 <__eqsf2+0x28>

08000a5c <__gesf2>:
 8000a5c:	b570      	push	{r4, r5, r6, lr}
 8000a5e:	0042      	lsls	r2, r0, #1
 8000a60:	0245      	lsls	r5, r0, #9
 8000a62:	024e      	lsls	r6, r1, #9
 8000a64:	004c      	lsls	r4, r1, #1
 8000a66:	0fc3      	lsrs	r3, r0, #31
 8000a68:	0a6d      	lsrs	r5, r5, #9
 8000a6a:	0e12      	lsrs	r2, r2, #24
 8000a6c:	0a76      	lsrs	r6, r6, #9
 8000a6e:	0e24      	lsrs	r4, r4, #24
 8000a70:	0fc8      	lsrs	r0, r1, #31
 8000a72:	2aff      	cmp	r2, #255	; 0xff
 8000a74:	d01b      	beq.n	8000aae <__gesf2+0x52>
 8000a76:	2cff      	cmp	r4, #255	; 0xff
 8000a78:	d00e      	beq.n	8000a98 <__gesf2+0x3c>
 8000a7a:	2a00      	cmp	r2, #0
 8000a7c:	d11b      	bne.n	8000ab6 <__gesf2+0x5a>
 8000a7e:	2c00      	cmp	r4, #0
 8000a80:	d101      	bne.n	8000a86 <__gesf2+0x2a>
 8000a82:	2e00      	cmp	r6, #0
 8000a84:	d01c      	beq.n	8000ac0 <__gesf2+0x64>
 8000a86:	2d00      	cmp	r5, #0
 8000a88:	d00c      	beq.n	8000aa4 <__gesf2+0x48>
 8000a8a:	4283      	cmp	r3, r0
 8000a8c:	d01c      	beq.n	8000ac8 <__gesf2+0x6c>
 8000a8e:	2102      	movs	r1, #2
 8000a90:	1e58      	subs	r0, r3, #1
 8000a92:	4008      	ands	r0, r1
 8000a94:	3801      	subs	r0, #1
 8000a96:	bd70      	pop	{r4, r5, r6, pc}
 8000a98:	2e00      	cmp	r6, #0
 8000a9a:	d122      	bne.n	8000ae2 <__gesf2+0x86>
 8000a9c:	2a00      	cmp	r2, #0
 8000a9e:	d1f4      	bne.n	8000a8a <__gesf2+0x2e>
 8000aa0:	2d00      	cmp	r5, #0
 8000aa2:	d1f2      	bne.n	8000a8a <__gesf2+0x2e>
 8000aa4:	2800      	cmp	r0, #0
 8000aa6:	d1f6      	bne.n	8000a96 <__gesf2+0x3a>
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	4240      	negs	r0, r0
 8000aac:	e7f3      	b.n	8000a96 <__gesf2+0x3a>
 8000aae:	2d00      	cmp	r5, #0
 8000ab0:	d117      	bne.n	8000ae2 <__gesf2+0x86>
 8000ab2:	2cff      	cmp	r4, #255	; 0xff
 8000ab4:	d0f0      	beq.n	8000a98 <__gesf2+0x3c>
 8000ab6:	2c00      	cmp	r4, #0
 8000ab8:	d1e7      	bne.n	8000a8a <__gesf2+0x2e>
 8000aba:	2e00      	cmp	r6, #0
 8000abc:	d1e5      	bne.n	8000a8a <__gesf2+0x2e>
 8000abe:	e7e6      	b.n	8000a8e <__gesf2+0x32>
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	2d00      	cmp	r5, #0
 8000ac4:	d0e7      	beq.n	8000a96 <__gesf2+0x3a>
 8000ac6:	e7e2      	b.n	8000a8e <__gesf2+0x32>
 8000ac8:	42a2      	cmp	r2, r4
 8000aca:	dc05      	bgt.n	8000ad8 <__gesf2+0x7c>
 8000acc:	dbea      	blt.n	8000aa4 <__gesf2+0x48>
 8000ace:	42b5      	cmp	r5, r6
 8000ad0:	d802      	bhi.n	8000ad8 <__gesf2+0x7c>
 8000ad2:	d3e7      	bcc.n	8000aa4 <__gesf2+0x48>
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	e7de      	b.n	8000a96 <__gesf2+0x3a>
 8000ad8:	4243      	negs	r3, r0
 8000ada:	4158      	adcs	r0, r3
 8000adc:	0040      	lsls	r0, r0, #1
 8000ade:	3801      	subs	r0, #1
 8000ae0:	e7d9      	b.n	8000a96 <__gesf2+0x3a>
 8000ae2:	2002      	movs	r0, #2
 8000ae4:	4240      	negs	r0, r0
 8000ae6:	e7d6      	b.n	8000a96 <__gesf2+0x3a>

08000ae8 <__lesf2>:
 8000ae8:	b570      	push	{r4, r5, r6, lr}
 8000aea:	0042      	lsls	r2, r0, #1
 8000aec:	0245      	lsls	r5, r0, #9
 8000aee:	024e      	lsls	r6, r1, #9
 8000af0:	004c      	lsls	r4, r1, #1
 8000af2:	0fc3      	lsrs	r3, r0, #31
 8000af4:	0a6d      	lsrs	r5, r5, #9
 8000af6:	0e12      	lsrs	r2, r2, #24
 8000af8:	0a76      	lsrs	r6, r6, #9
 8000afa:	0e24      	lsrs	r4, r4, #24
 8000afc:	0fc8      	lsrs	r0, r1, #31
 8000afe:	2aff      	cmp	r2, #255	; 0xff
 8000b00:	d00b      	beq.n	8000b1a <__lesf2+0x32>
 8000b02:	2cff      	cmp	r4, #255	; 0xff
 8000b04:	d00d      	beq.n	8000b22 <__lesf2+0x3a>
 8000b06:	2a00      	cmp	r2, #0
 8000b08:	d11f      	bne.n	8000b4a <__lesf2+0x62>
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d116      	bne.n	8000b3c <__lesf2+0x54>
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d114      	bne.n	8000b3c <__lesf2+0x54>
 8000b12:	2000      	movs	r0, #0
 8000b14:	2d00      	cmp	r5, #0
 8000b16:	d010      	beq.n	8000b3a <__lesf2+0x52>
 8000b18:	e009      	b.n	8000b2e <__lesf2+0x46>
 8000b1a:	2d00      	cmp	r5, #0
 8000b1c:	d10c      	bne.n	8000b38 <__lesf2+0x50>
 8000b1e:	2cff      	cmp	r4, #255	; 0xff
 8000b20:	d113      	bne.n	8000b4a <__lesf2+0x62>
 8000b22:	2e00      	cmp	r6, #0
 8000b24:	d108      	bne.n	8000b38 <__lesf2+0x50>
 8000b26:	2a00      	cmp	r2, #0
 8000b28:	d008      	beq.n	8000b3c <__lesf2+0x54>
 8000b2a:	4283      	cmp	r3, r0
 8000b2c:	d012      	beq.n	8000b54 <__lesf2+0x6c>
 8000b2e:	2102      	movs	r1, #2
 8000b30:	1e58      	subs	r0, r3, #1
 8000b32:	4008      	ands	r0, r1
 8000b34:	3801      	subs	r0, #1
 8000b36:	e000      	b.n	8000b3a <__lesf2+0x52>
 8000b38:	2002      	movs	r0, #2
 8000b3a:	bd70      	pop	{r4, r5, r6, pc}
 8000b3c:	2d00      	cmp	r5, #0
 8000b3e:	d1f4      	bne.n	8000b2a <__lesf2+0x42>
 8000b40:	2800      	cmp	r0, #0
 8000b42:	d1fa      	bne.n	8000b3a <__lesf2+0x52>
 8000b44:	2001      	movs	r0, #1
 8000b46:	4240      	negs	r0, r0
 8000b48:	e7f7      	b.n	8000b3a <__lesf2+0x52>
 8000b4a:	2c00      	cmp	r4, #0
 8000b4c:	d1ed      	bne.n	8000b2a <__lesf2+0x42>
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	d1eb      	bne.n	8000b2a <__lesf2+0x42>
 8000b52:	e7ec      	b.n	8000b2e <__lesf2+0x46>
 8000b54:	42a2      	cmp	r2, r4
 8000b56:	dc05      	bgt.n	8000b64 <__lesf2+0x7c>
 8000b58:	dbf2      	blt.n	8000b40 <__lesf2+0x58>
 8000b5a:	42b5      	cmp	r5, r6
 8000b5c:	d802      	bhi.n	8000b64 <__lesf2+0x7c>
 8000b5e:	d3ef      	bcc.n	8000b40 <__lesf2+0x58>
 8000b60:	2000      	movs	r0, #0
 8000b62:	e7ea      	b.n	8000b3a <__lesf2+0x52>
 8000b64:	4243      	negs	r3, r0
 8000b66:	4158      	adcs	r0, r3
 8000b68:	0040      	lsls	r0, r0, #1
 8000b6a:	3801      	subs	r0, #1
 8000b6c:	e7e5      	b.n	8000b3a <__lesf2+0x52>
 8000b6e:	46c0      	nop			; (mov r8, r8)

08000b70 <__aeabi_fmul>:
 8000b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b72:	464f      	mov	r7, r9
 8000b74:	4646      	mov	r6, r8
 8000b76:	46d6      	mov	lr, sl
 8000b78:	0244      	lsls	r4, r0, #9
 8000b7a:	0045      	lsls	r5, r0, #1
 8000b7c:	b5c0      	push	{r6, r7, lr}
 8000b7e:	0a64      	lsrs	r4, r4, #9
 8000b80:	1c0f      	adds	r7, r1, #0
 8000b82:	0e2d      	lsrs	r5, r5, #24
 8000b84:	0fc6      	lsrs	r6, r0, #31
 8000b86:	2d00      	cmp	r5, #0
 8000b88:	d100      	bne.n	8000b8c <__aeabi_fmul+0x1c>
 8000b8a:	e08d      	b.n	8000ca8 <__aeabi_fmul+0x138>
 8000b8c:	2dff      	cmp	r5, #255	; 0xff
 8000b8e:	d100      	bne.n	8000b92 <__aeabi_fmul+0x22>
 8000b90:	e092      	b.n	8000cb8 <__aeabi_fmul+0x148>
 8000b92:	2300      	movs	r3, #0
 8000b94:	2080      	movs	r0, #128	; 0x80
 8000b96:	4699      	mov	r9, r3
 8000b98:	469a      	mov	sl, r3
 8000b9a:	00e4      	lsls	r4, r4, #3
 8000b9c:	04c0      	lsls	r0, r0, #19
 8000b9e:	4304      	orrs	r4, r0
 8000ba0:	3d7f      	subs	r5, #127	; 0x7f
 8000ba2:	0278      	lsls	r0, r7, #9
 8000ba4:	0a43      	lsrs	r3, r0, #9
 8000ba6:	4698      	mov	r8, r3
 8000ba8:	007b      	lsls	r3, r7, #1
 8000baa:	0e1b      	lsrs	r3, r3, #24
 8000bac:	0fff      	lsrs	r7, r7, #31
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_fmul+0x44>
 8000bb2:	e070      	b.n	8000c96 <__aeabi_fmul+0x126>
 8000bb4:	2bff      	cmp	r3, #255	; 0xff
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fmul+0x4a>
 8000bb8:	e086      	b.n	8000cc8 <__aeabi_fmul+0x158>
 8000bba:	4642      	mov	r2, r8
 8000bbc:	00d0      	lsls	r0, r2, #3
 8000bbe:	2280      	movs	r2, #128	; 0x80
 8000bc0:	3b7f      	subs	r3, #127	; 0x7f
 8000bc2:	18ed      	adds	r5, r5, r3
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	04d2      	lsls	r2, r2, #19
 8000bc8:	4302      	orrs	r2, r0
 8000bca:	4690      	mov	r8, r2
 8000bcc:	469c      	mov	ip, r3
 8000bce:	0031      	movs	r1, r6
 8000bd0:	464b      	mov	r3, r9
 8000bd2:	4079      	eors	r1, r7
 8000bd4:	1c68      	adds	r0, r5, #1
 8000bd6:	2b0f      	cmp	r3, #15
 8000bd8:	d81c      	bhi.n	8000c14 <__aeabi_fmul+0xa4>
 8000bda:	4a76      	ldr	r2, [pc, #472]	; (8000db4 <__aeabi_fmul+0x244>)
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	58d3      	ldr	r3, [r2, r3]
 8000be0:	469f      	mov	pc, r3
 8000be2:	0039      	movs	r1, r7
 8000be4:	4644      	mov	r4, r8
 8000be6:	46e2      	mov	sl, ip
 8000be8:	4653      	mov	r3, sl
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d00f      	beq.n	8000c0e <__aeabi_fmul+0x9e>
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	d100      	bne.n	8000bf4 <__aeabi_fmul+0x84>
 8000bf2:	e0d7      	b.n	8000da4 <__aeabi_fmul+0x234>
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d137      	bne.n	8000c68 <__aeabi_fmul+0xf8>
 8000bf8:	2000      	movs	r0, #0
 8000bfa:	2400      	movs	r4, #0
 8000bfc:	05c0      	lsls	r0, r0, #23
 8000bfe:	4320      	orrs	r0, r4
 8000c00:	07c9      	lsls	r1, r1, #31
 8000c02:	4308      	orrs	r0, r1
 8000c04:	bce0      	pop	{r5, r6, r7}
 8000c06:	46ba      	mov	sl, r7
 8000c08:	46b1      	mov	r9, r6
 8000c0a:	46a8      	mov	r8, r5
 8000c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c0e:	20ff      	movs	r0, #255	; 0xff
 8000c10:	2400      	movs	r4, #0
 8000c12:	e7f3      	b.n	8000bfc <__aeabi_fmul+0x8c>
 8000c14:	0c26      	lsrs	r6, r4, #16
 8000c16:	0424      	lsls	r4, r4, #16
 8000c18:	0c22      	lsrs	r2, r4, #16
 8000c1a:	4644      	mov	r4, r8
 8000c1c:	0424      	lsls	r4, r4, #16
 8000c1e:	0c24      	lsrs	r4, r4, #16
 8000c20:	4643      	mov	r3, r8
 8000c22:	0027      	movs	r7, r4
 8000c24:	0c1b      	lsrs	r3, r3, #16
 8000c26:	4357      	muls	r7, r2
 8000c28:	4374      	muls	r4, r6
 8000c2a:	435a      	muls	r2, r3
 8000c2c:	435e      	muls	r6, r3
 8000c2e:	1912      	adds	r2, r2, r4
 8000c30:	0c3b      	lsrs	r3, r7, #16
 8000c32:	189b      	adds	r3, r3, r2
 8000c34:	429c      	cmp	r4, r3
 8000c36:	d903      	bls.n	8000c40 <__aeabi_fmul+0xd0>
 8000c38:	2280      	movs	r2, #128	; 0x80
 8000c3a:	0252      	lsls	r2, r2, #9
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	4466      	add	r6, ip
 8000c40:	043f      	lsls	r7, r7, #16
 8000c42:	041a      	lsls	r2, r3, #16
 8000c44:	0c3f      	lsrs	r7, r7, #16
 8000c46:	19d2      	adds	r2, r2, r7
 8000c48:	0194      	lsls	r4, r2, #6
 8000c4a:	1e67      	subs	r7, r4, #1
 8000c4c:	41bc      	sbcs	r4, r7
 8000c4e:	0c1b      	lsrs	r3, r3, #16
 8000c50:	0e92      	lsrs	r2, r2, #26
 8000c52:	199b      	adds	r3, r3, r6
 8000c54:	4314      	orrs	r4, r2
 8000c56:	019b      	lsls	r3, r3, #6
 8000c58:	431c      	orrs	r4, r3
 8000c5a:	011b      	lsls	r3, r3, #4
 8000c5c:	d400      	bmi.n	8000c60 <__aeabi_fmul+0xf0>
 8000c5e:	e09b      	b.n	8000d98 <__aeabi_fmul+0x228>
 8000c60:	2301      	movs	r3, #1
 8000c62:	0862      	lsrs	r2, r4, #1
 8000c64:	401c      	ands	r4, r3
 8000c66:	4314      	orrs	r4, r2
 8000c68:	0002      	movs	r2, r0
 8000c6a:	327f      	adds	r2, #127	; 0x7f
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	dd64      	ble.n	8000d3a <__aeabi_fmul+0x1ca>
 8000c70:	0763      	lsls	r3, r4, #29
 8000c72:	d004      	beq.n	8000c7e <__aeabi_fmul+0x10e>
 8000c74:	230f      	movs	r3, #15
 8000c76:	4023      	ands	r3, r4
 8000c78:	2b04      	cmp	r3, #4
 8000c7a:	d000      	beq.n	8000c7e <__aeabi_fmul+0x10e>
 8000c7c:	3404      	adds	r4, #4
 8000c7e:	0123      	lsls	r3, r4, #4
 8000c80:	d503      	bpl.n	8000c8a <__aeabi_fmul+0x11a>
 8000c82:	0002      	movs	r2, r0
 8000c84:	4b4c      	ldr	r3, [pc, #304]	; (8000db8 <__aeabi_fmul+0x248>)
 8000c86:	3280      	adds	r2, #128	; 0x80
 8000c88:	401c      	ands	r4, r3
 8000c8a:	2afe      	cmp	r2, #254	; 0xfe
 8000c8c:	dcbf      	bgt.n	8000c0e <__aeabi_fmul+0x9e>
 8000c8e:	01a4      	lsls	r4, r4, #6
 8000c90:	0a64      	lsrs	r4, r4, #9
 8000c92:	b2d0      	uxtb	r0, r2
 8000c94:	e7b2      	b.n	8000bfc <__aeabi_fmul+0x8c>
 8000c96:	4643      	mov	r3, r8
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d13d      	bne.n	8000d18 <__aeabi_fmul+0x1a8>
 8000c9c:	464a      	mov	r2, r9
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	431a      	orrs	r2, r3
 8000ca2:	4691      	mov	r9, r2
 8000ca4:	469c      	mov	ip, r3
 8000ca6:	e792      	b.n	8000bce <__aeabi_fmul+0x5e>
 8000ca8:	2c00      	cmp	r4, #0
 8000caa:	d129      	bne.n	8000d00 <__aeabi_fmul+0x190>
 8000cac:	2304      	movs	r3, #4
 8000cae:	4699      	mov	r9, r3
 8000cb0:	3b03      	subs	r3, #3
 8000cb2:	2500      	movs	r5, #0
 8000cb4:	469a      	mov	sl, r3
 8000cb6:	e774      	b.n	8000ba2 <__aeabi_fmul+0x32>
 8000cb8:	2c00      	cmp	r4, #0
 8000cba:	d11b      	bne.n	8000cf4 <__aeabi_fmul+0x184>
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	4699      	mov	r9, r3
 8000cc0:	3b06      	subs	r3, #6
 8000cc2:	25ff      	movs	r5, #255	; 0xff
 8000cc4:	469a      	mov	sl, r3
 8000cc6:	e76c      	b.n	8000ba2 <__aeabi_fmul+0x32>
 8000cc8:	4643      	mov	r3, r8
 8000cca:	35ff      	adds	r5, #255	; 0xff
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d10b      	bne.n	8000ce8 <__aeabi_fmul+0x178>
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	464a      	mov	r2, r9
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	4691      	mov	r9, r2
 8000cd8:	469c      	mov	ip, r3
 8000cda:	e778      	b.n	8000bce <__aeabi_fmul+0x5e>
 8000cdc:	4653      	mov	r3, sl
 8000cde:	0031      	movs	r1, r6
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d000      	beq.n	8000ce6 <__aeabi_fmul+0x176>
 8000ce4:	e783      	b.n	8000bee <__aeabi_fmul+0x7e>
 8000ce6:	e792      	b.n	8000c0e <__aeabi_fmul+0x9e>
 8000ce8:	2303      	movs	r3, #3
 8000cea:	464a      	mov	r2, r9
 8000cec:	431a      	orrs	r2, r3
 8000cee:	4691      	mov	r9, r2
 8000cf0:	469c      	mov	ip, r3
 8000cf2:	e76c      	b.n	8000bce <__aeabi_fmul+0x5e>
 8000cf4:	230c      	movs	r3, #12
 8000cf6:	4699      	mov	r9, r3
 8000cf8:	3b09      	subs	r3, #9
 8000cfa:	25ff      	movs	r5, #255	; 0xff
 8000cfc:	469a      	mov	sl, r3
 8000cfe:	e750      	b.n	8000ba2 <__aeabi_fmul+0x32>
 8000d00:	0020      	movs	r0, r4
 8000d02:	f000 facf 	bl	80012a4 <__clzsi2>
 8000d06:	2576      	movs	r5, #118	; 0x76
 8000d08:	1f43      	subs	r3, r0, #5
 8000d0a:	409c      	lsls	r4, r3
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	426d      	negs	r5, r5
 8000d10:	4699      	mov	r9, r3
 8000d12:	469a      	mov	sl, r3
 8000d14:	1a2d      	subs	r5, r5, r0
 8000d16:	e744      	b.n	8000ba2 <__aeabi_fmul+0x32>
 8000d18:	4640      	mov	r0, r8
 8000d1a:	f000 fac3 	bl	80012a4 <__clzsi2>
 8000d1e:	4642      	mov	r2, r8
 8000d20:	1f43      	subs	r3, r0, #5
 8000d22:	409a      	lsls	r2, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	1a2d      	subs	r5, r5, r0
 8000d28:	4690      	mov	r8, r2
 8000d2a:	469c      	mov	ip, r3
 8000d2c:	3d76      	subs	r5, #118	; 0x76
 8000d2e:	e74e      	b.n	8000bce <__aeabi_fmul+0x5e>
 8000d30:	2480      	movs	r4, #128	; 0x80
 8000d32:	2100      	movs	r1, #0
 8000d34:	20ff      	movs	r0, #255	; 0xff
 8000d36:	03e4      	lsls	r4, r4, #15
 8000d38:	e760      	b.n	8000bfc <__aeabi_fmul+0x8c>
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	1a9b      	subs	r3, r3, r2
 8000d3e:	2b1b      	cmp	r3, #27
 8000d40:	dd00      	ble.n	8000d44 <__aeabi_fmul+0x1d4>
 8000d42:	e759      	b.n	8000bf8 <__aeabi_fmul+0x88>
 8000d44:	0022      	movs	r2, r4
 8000d46:	309e      	adds	r0, #158	; 0x9e
 8000d48:	40da      	lsrs	r2, r3
 8000d4a:	4084      	lsls	r4, r0
 8000d4c:	0013      	movs	r3, r2
 8000d4e:	1e62      	subs	r2, r4, #1
 8000d50:	4194      	sbcs	r4, r2
 8000d52:	431c      	orrs	r4, r3
 8000d54:	0763      	lsls	r3, r4, #29
 8000d56:	d004      	beq.n	8000d62 <__aeabi_fmul+0x1f2>
 8000d58:	230f      	movs	r3, #15
 8000d5a:	4023      	ands	r3, r4
 8000d5c:	2b04      	cmp	r3, #4
 8000d5e:	d000      	beq.n	8000d62 <__aeabi_fmul+0x1f2>
 8000d60:	3404      	adds	r4, #4
 8000d62:	0163      	lsls	r3, r4, #5
 8000d64:	d51a      	bpl.n	8000d9c <__aeabi_fmul+0x22c>
 8000d66:	2001      	movs	r0, #1
 8000d68:	2400      	movs	r4, #0
 8000d6a:	e747      	b.n	8000bfc <__aeabi_fmul+0x8c>
 8000d6c:	2080      	movs	r0, #128	; 0x80
 8000d6e:	03c0      	lsls	r0, r0, #15
 8000d70:	4204      	tst	r4, r0
 8000d72:	d009      	beq.n	8000d88 <__aeabi_fmul+0x218>
 8000d74:	4643      	mov	r3, r8
 8000d76:	4203      	tst	r3, r0
 8000d78:	d106      	bne.n	8000d88 <__aeabi_fmul+0x218>
 8000d7a:	4644      	mov	r4, r8
 8000d7c:	4304      	orrs	r4, r0
 8000d7e:	0264      	lsls	r4, r4, #9
 8000d80:	0039      	movs	r1, r7
 8000d82:	20ff      	movs	r0, #255	; 0xff
 8000d84:	0a64      	lsrs	r4, r4, #9
 8000d86:	e739      	b.n	8000bfc <__aeabi_fmul+0x8c>
 8000d88:	2080      	movs	r0, #128	; 0x80
 8000d8a:	03c0      	lsls	r0, r0, #15
 8000d8c:	4304      	orrs	r4, r0
 8000d8e:	0264      	lsls	r4, r4, #9
 8000d90:	0031      	movs	r1, r6
 8000d92:	20ff      	movs	r0, #255	; 0xff
 8000d94:	0a64      	lsrs	r4, r4, #9
 8000d96:	e731      	b.n	8000bfc <__aeabi_fmul+0x8c>
 8000d98:	0028      	movs	r0, r5
 8000d9a:	e765      	b.n	8000c68 <__aeabi_fmul+0xf8>
 8000d9c:	01a4      	lsls	r4, r4, #6
 8000d9e:	2000      	movs	r0, #0
 8000da0:	0a64      	lsrs	r4, r4, #9
 8000da2:	e72b      	b.n	8000bfc <__aeabi_fmul+0x8c>
 8000da4:	2080      	movs	r0, #128	; 0x80
 8000da6:	03c0      	lsls	r0, r0, #15
 8000da8:	4304      	orrs	r4, r0
 8000daa:	0264      	lsls	r4, r4, #9
 8000dac:	20ff      	movs	r0, #255	; 0xff
 8000dae:	0a64      	lsrs	r4, r4, #9
 8000db0:	e724      	b.n	8000bfc <__aeabi_fmul+0x8c>
 8000db2:	46c0      	nop			; (mov r8, r8)
 8000db4:	0800754c 	.word	0x0800754c
 8000db8:	f7ffffff 	.word	0xf7ffffff

08000dbc <__aeabi_fsub>:
 8000dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dbe:	46ce      	mov	lr, r9
 8000dc0:	4647      	mov	r7, r8
 8000dc2:	0243      	lsls	r3, r0, #9
 8000dc4:	0a5b      	lsrs	r3, r3, #9
 8000dc6:	024e      	lsls	r6, r1, #9
 8000dc8:	00da      	lsls	r2, r3, #3
 8000dca:	4694      	mov	ip, r2
 8000dcc:	0a72      	lsrs	r2, r6, #9
 8000dce:	4691      	mov	r9, r2
 8000dd0:	0045      	lsls	r5, r0, #1
 8000dd2:	004a      	lsls	r2, r1, #1
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	0e2d      	lsrs	r5, r5, #24
 8000dd8:	001f      	movs	r7, r3
 8000dda:	0fc4      	lsrs	r4, r0, #31
 8000ddc:	0e12      	lsrs	r2, r2, #24
 8000dde:	0fc9      	lsrs	r1, r1, #31
 8000de0:	09b6      	lsrs	r6, r6, #6
 8000de2:	2aff      	cmp	r2, #255	; 0xff
 8000de4:	d05b      	beq.n	8000e9e <__aeabi_fsub+0xe2>
 8000de6:	2001      	movs	r0, #1
 8000de8:	4041      	eors	r1, r0
 8000dea:	428c      	cmp	r4, r1
 8000dec:	d039      	beq.n	8000e62 <__aeabi_fsub+0xa6>
 8000dee:	1aa8      	subs	r0, r5, r2
 8000df0:	2800      	cmp	r0, #0
 8000df2:	dd5a      	ble.n	8000eaa <__aeabi_fsub+0xee>
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	d06a      	beq.n	8000ece <__aeabi_fsub+0x112>
 8000df8:	2dff      	cmp	r5, #255	; 0xff
 8000dfa:	d100      	bne.n	8000dfe <__aeabi_fsub+0x42>
 8000dfc:	e0d9      	b.n	8000fb2 <__aeabi_fsub+0x1f6>
 8000dfe:	2280      	movs	r2, #128	; 0x80
 8000e00:	04d2      	lsls	r2, r2, #19
 8000e02:	4316      	orrs	r6, r2
 8000e04:	281b      	cmp	r0, #27
 8000e06:	dc00      	bgt.n	8000e0a <__aeabi_fsub+0x4e>
 8000e08:	e0e9      	b.n	8000fde <__aeabi_fsub+0x222>
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	4663      	mov	r3, ip
 8000e0e:	1a18      	subs	r0, r3, r0
 8000e10:	0143      	lsls	r3, r0, #5
 8000e12:	d400      	bmi.n	8000e16 <__aeabi_fsub+0x5a>
 8000e14:	e0b4      	b.n	8000f80 <__aeabi_fsub+0x1c4>
 8000e16:	0180      	lsls	r0, r0, #6
 8000e18:	0987      	lsrs	r7, r0, #6
 8000e1a:	0038      	movs	r0, r7
 8000e1c:	f000 fa42 	bl	80012a4 <__clzsi2>
 8000e20:	3805      	subs	r0, #5
 8000e22:	4087      	lsls	r7, r0
 8000e24:	4285      	cmp	r5, r0
 8000e26:	dc00      	bgt.n	8000e2a <__aeabi_fsub+0x6e>
 8000e28:	e0cc      	b.n	8000fc4 <__aeabi_fsub+0x208>
 8000e2a:	1a2d      	subs	r5, r5, r0
 8000e2c:	48b5      	ldr	r0, [pc, #724]	; (8001104 <__aeabi_fsub+0x348>)
 8000e2e:	4038      	ands	r0, r7
 8000e30:	0743      	lsls	r3, r0, #29
 8000e32:	d004      	beq.n	8000e3e <__aeabi_fsub+0x82>
 8000e34:	230f      	movs	r3, #15
 8000e36:	4003      	ands	r3, r0
 8000e38:	2b04      	cmp	r3, #4
 8000e3a:	d000      	beq.n	8000e3e <__aeabi_fsub+0x82>
 8000e3c:	3004      	adds	r0, #4
 8000e3e:	0143      	lsls	r3, r0, #5
 8000e40:	d400      	bmi.n	8000e44 <__aeabi_fsub+0x88>
 8000e42:	e0a0      	b.n	8000f86 <__aeabi_fsub+0x1ca>
 8000e44:	1c6a      	adds	r2, r5, #1
 8000e46:	2dfe      	cmp	r5, #254	; 0xfe
 8000e48:	d100      	bne.n	8000e4c <__aeabi_fsub+0x90>
 8000e4a:	e08d      	b.n	8000f68 <__aeabi_fsub+0x1ac>
 8000e4c:	0180      	lsls	r0, r0, #6
 8000e4e:	0a47      	lsrs	r7, r0, #9
 8000e50:	b2d2      	uxtb	r2, r2
 8000e52:	05d0      	lsls	r0, r2, #23
 8000e54:	4338      	orrs	r0, r7
 8000e56:	07e4      	lsls	r4, r4, #31
 8000e58:	4320      	orrs	r0, r4
 8000e5a:	bcc0      	pop	{r6, r7}
 8000e5c:	46b9      	mov	r9, r7
 8000e5e:	46b0      	mov	r8, r6
 8000e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e62:	1aa8      	subs	r0, r5, r2
 8000e64:	4680      	mov	r8, r0
 8000e66:	2800      	cmp	r0, #0
 8000e68:	dd45      	ble.n	8000ef6 <__aeabi_fsub+0x13a>
 8000e6a:	2a00      	cmp	r2, #0
 8000e6c:	d070      	beq.n	8000f50 <__aeabi_fsub+0x194>
 8000e6e:	2dff      	cmp	r5, #255	; 0xff
 8000e70:	d100      	bne.n	8000e74 <__aeabi_fsub+0xb8>
 8000e72:	e09e      	b.n	8000fb2 <__aeabi_fsub+0x1f6>
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	04db      	lsls	r3, r3, #19
 8000e78:	431e      	orrs	r6, r3
 8000e7a:	4643      	mov	r3, r8
 8000e7c:	2b1b      	cmp	r3, #27
 8000e7e:	dc00      	bgt.n	8000e82 <__aeabi_fsub+0xc6>
 8000e80:	e0d2      	b.n	8001028 <__aeabi_fsub+0x26c>
 8000e82:	2001      	movs	r0, #1
 8000e84:	4460      	add	r0, ip
 8000e86:	0143      	lsls	r3, r0, #5
 8000e88:	d57a      	bpl.n	8000f80 <__aeabi_fsub+0x1c4>
 8000e8a:	3501      	adds	r5, #1
 8000e8c:	2dff      	cmp	r5, #255	; 0xff
 8000e8e:	d06b      	beq.n	8000f68 <__aeabi_fsub+0x1ac>
 8000e90:	2301      	movs	r3, #1
 8000e92:	4a9d      	ldr	r2, [pc, #628]	; (8001108 <__aeabi_fsub+0x34c>)
 8000e94:	4003      	ands	r3, r0
 8000e96:	0840      	lsrs	r0, r0, #1
 8000e98:	4010      	ands	r0, r2
 8000e9a:	4318      	orrs	r0, r3
 8000e9c:	e7c8      	b.n	8000e30 <__aeabi_fsub+0x74>
 8000e9e:	2e00      	cmp	r6, #0
 8000ea0:	d020      	beq.n	8000ee4 <__aeabi_fsub+0x128>
 8000ea2:	428c      	cmp	r4, r1
 8000ea4:	d023      	beq.n	8000eee <__aeabi_fsub+0x132>
 8000ea6:	0028      	movs	r0, r5
 8000ea8:	38ff      	subs	r0, #255	; 0xff
 8000eaa:	2800      	cmp	r0, #0
 8000eac:	d039      	beq.n	8000f22 <__aeabi_fsub+0x166>
 8000eae:	1b57      	subs	r7, r2, r5
 8000eb0:	2d00      	cmp	r5, #0
 8000eb2:	d000      	beq.n	8000eb6 <__aeabi_fsub+0xfa>
 8000eb4:	e09d      	b.n	8000ff2 <__aeabi_fsub+0x236>
 8000eb6:	4663      	mov	r3, ip
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d100      	bne.n	8000ebe <__aeabi_fsub+0x102>
 8000ebc:	e0db      	b.n	8001076 <__aeabi_fsub+0x2ba>
 8000ebe:	1e7b      	subs	r3, r7, #1
 8000ec0:	2f01      	cmp	r7, #1
 8000ec2:	d100      	bne.n	8000ec6 <__aeabi_fsub+0x10a>
 8000ec4:	e10d      	b.n	80010e2 <__aeabi_fsub+0x326>
 8000ec6:	2fff      	cmp	r7, #255	; 0xff
 8000ec8:	d071      	beq.n	8000fae <__aeabi_fsub+0x1f2>
 8000eca:	001f      	movs	r7, r3
 8000ecc:	e098      	b.n	8001000 <__aeabi_fsub+0x244>
 8000ece:	2e00      	cmp	r6, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_fsub+0x118>
 8000ed2:	e0a7      	b.n	8001024 <__aeabi_fsub+0x268>
 8000ed4:	1e42      	subs	r2, r0, #1
 8000ed6:	2801      	cmp	r0, #1
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x120>
 8000eda:	e0e6      	b.n	80010aa <__aeabi_fsub+0x2ee>
 8000edc:	28ff      	cmp	r0, #255	; 0xff
 8000ede:	d068      	beq.n	8000fb2 <__aeabi_fsub+0x1f6>
 8000ee0:	0010      	movs	r0, r2
 8000ee2:	e78f      	b.n	8000e04 <__aeabi_fsub+0x48>
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	4041      	eors	r1, r0
 8000ee8:	42a1      	cmp	r1, r4
 8000eea:	d000      	beq.n	8000eee <__aeabi_fsub+0x132>
 8000eec:	e77f      	b.n	8000dee <__aeabi_fsub+0x32>
 8000eee:	20ff      	movs	r0, #255	; 0xff
 8000ef0:	4240      	negs	r0, r0
 8000ef2:	4680      	mov	r8, r0
 8000ef4:	44a8      	add	r8, r5
 8000ef6:	4640      	mov	r0, r8
 8000ef8:	2800      	cmp	r0, #0
 8000efa:	d038      	beq.n	8000f6e <__aeabi_fsub+0x1b2>
 8000efc:	1b51      	subs	r1, r2, r5
 8000efe:	2d00      	cmp	r5, #0
 8000f00:	d100      	bne.n	8000f04 <__aeabi_fsub+0x148>
 8000f02:	e0ae      	b.n	8001062 <__aeabi_fsub+0x2a6>
 8000f04:	2aff      	cmp	r2, #255	; 0xff
 8000f06:	d100      	bne.n	8000f0a <__aeabi_fsub+0x14e>
 8000f08:	e0df      	b.n	80010ca <__aeabi_fsub+0x30e>
 8000f0a:	2380      	movs	r3, #128	; 0x80
 8000f0c:	4660      	mov	r0, ip
 8000f0e:	04db      	lsls	r3, r3, #19
 8000f10:	4318      	orrs	r0, r3
 8000f12:	4684      	mov	ip, r0
 8000f14:	291b      	cmp	r1, #27
 8000f16:	dc00      	bgt.n	8000f1a <__aeabi_fsub+0x15e>
 8000f18:	e0d9      	b.n	80010ce <__aeabi_fsub+0x312>
 8000f1a:	2001      	movs	r0, #1
 8000f1c:	0015      	movs	r5, r2
 8000f1e:	1980      	adds	r0, r0, r6
 8000f20:	e7b1      	b.n	8000e86 <__aeabi_fsub+0xca>
 8000f22:	20fe      	movs	r0, #254	; 0xfe
 8000f24:	1c6a      	adds	r2, r5, #1
 8000f26:	4210      	tst	r0, r2
 8000f28:	d171      	bne.n	800100e <__aeabi_fsub+0x252>
 8000f2a:	2d00      	cmp	r5, #0
 8000f2c:	d000      	beq.n	8000f30 <__aeabi_fsub+0x174>
 8000f2e:	e0a6      	b.n	800107e <__aeabi_fsub+0x2c2>
 8000f30:	4663      	mov	r3, ip
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_fsub+0x17c>
 8000f36:	e0d9      	b.n	80010ec <__aeabi_fsub+0x330>
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2e00      	cmp	r6, #0
 8000f3c:	d100      	bne.n	8000f40 <__aeabi_fsub+0x184>
 8000f3e:	e788      	b.n	8000e52 <__aeabi_fsub+0x96>
 8000f40:	1b98      	subs	r0, r3, r6
 8000f42:	0143      	lsls	r3, r0, #5
 8000f44:	d400      	bmi.n	8000f48 <__aeabi_fsub+0x18c>
 8000f46:	e0e1      	b.n	800110c <__aeabi_fsub+0x350>
 8000f48:	4663      	mov	r3, ip
 8000f4a:	000c      	movs	r4, r1
 8000f4c:	1af0      	subs	r0, r6, r3
 8000f4e:	e76f      	b.n	8000e30 <__aeabi_fsub+0x74>
 8000f50:	2e00      	cmp	r6, #0
 8000f52:	d100      	bne.n	8000f56 <__aeabi_fsub+0x19a>
 8000f54:	e0b7      	b.n	80010c6 <__aeabi_fsub+0x30a>
 8000f56:	0002      	movs	r2, r0
 8000f58:	3a01      	subs	r2, #1
 8000f5a:	2801      	cmp	r0, #1
 8000f5c:	d100      	bne.n	8000f60 <__aeabi_fsub+0x1a4>
 8000f5e:	e09c      	b.n	800109a <__aeabi_fsub+0x2de>
 8000f60:	28ff      	cmp	r0, #255	; 0xff
 8000f62:	d026      	beq.n	8000fb2 <__aeabi_fsub+0x1f6>
 8000f64:	4690      	mov	r8, r2
 8000f66:	e788      	b.n	8000e7a <__aeabi_fsub+0xbe>
 8000f68:	22ff      	movs	r2, #255	; 0xff
 8000f6a:	2700      	movs	r7, #0
 8000f6c:	e771      	b.n	8000e52 <__aeabi_fsub+0x96>
 8000f6e:	20fe      	movs	r0, #254	; 0xfe
 8000f70:	1c6a      	adds	r2, r5, #1
 8000f72:	4210      	tst	r0, r2
 8000f74:	d064      	beq.n	8001040 <__aeabi_fsub+0x284>
 8000f76:	2aff      	cmp	r2, #255	; 0xff
 8000f78:	d0f6      	beq.n	8000f68 <__aeabi_fsub+0x1ac>
 8000f7a:	0015      	movs	r5, r2
 8000f7c:	4466      	add	r6, ip
 8000f7e:	0870      	lsrs	r0, r6, #1
 8000f80:	0743      	lsls	r3, r0, #29
 8000f82:	d000      	beq.n	8000f86 <__aeabi_fsub+0x1ca>
 8000f84:	e756      	b.n	8000e34 <__aeabi_fsub+0x78>
 8000f86:	08c3      	lsrs	r3, r0, #3
 8000f88:	2dff      	cmp	r5, #255	; 0xff
 8000f8a:	d012      	beq.n	8000fb2 <__aeabi_fsub+0x1f6>
 8000f8c:	025b      	lsls	r3, r3, #9
 8000f8e:	0a5f      	lsrs	r7, r3, #9
 8000f90:	b2ea      	uxtb	r2, r5
 8000f92:	e75e      	b.n	8000e52 <__aeabi_fsub+0x96>
 8000f94:	4662      	mov	r2, ip
 8000f96:	2a00      	cmp	r2, #0
 8000f98:	d100      	bne.n	8000f9c <__aeabi_fsub+0x1e0>
 8000f9a:	e096      	b.n	80010ca <__aeabi_fsub+0x30e>
 8000f9c:	2e00      	cmp	r6, #0
 8000f9e:	d008      	beq.n	8000fb2 <__aeabi_fsub+0x1f6>
 8000fa0:	2280      	movs	r2, #128	; 0x80
 8000fa2:	03d2      	lsls	r2, r2, #15
 8000fa4:	4213      	tst	r3, r2
 8000fa6:	d004      	beq.n	8000fb2 <__aeabi_fsub+0x1f6>
 8000fa8:	4648      	mov	r0, r9
 8000faa:	4210      	tst	r0, r2
 8000fac:	d101      	bne.n	8000fb2 <__aeabi_fsub+0x1f6>
 8000fae:	000c      	movs	r4, r1
 8000fb0:	464b      	mov	r3, r9
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d0d8      	beq.n	8000f68 <__aeabi_fsub+0x1ac>
 8000fb6:	2780      	movs	r7, #128	; 0x80
 8000fb8:	03ff      	lsls	r7, r7, #15
 8000fba:	431f      	orrs	r7, r3
 8000fbc:	027f      	lsls	r7, r7, #9
 8000fbe:	22ff      	movs	r2, #255	; 0xff
 8000fc0:	0a7f      	lsrs	r7, r7, #9
 8000fc2:	e746      	b.n	8000e52 <__aeabi_fsub+0x96>
 8000fc4:	2320      	movs	r3, #32
 8000fc6:	003a      	movs	r2, r7
 8000fc8:	1b45      	subs	r5, r0, r5
 8000fca:	0038      	movs	r0, r7
 8000fcc:	3501      	adds	r5, #1
 8000fce:	40ea      	lsrs	r2, r5
 8000fd0:	1b5d      	subs	r5, r3, r5
 8000fd2:	40a8      	lsls	r0, r5
 8000fd4:	1e43      	subs	r3, r0, #1
 8000fd6:	4198      	sbcs	r0, r3
 8000fd8:	2500      	movs	r5, #0
 8000fda:	4310      	orrs	r0, r2
 8000fdc:	e728      	b.n	8000e30 <__aeabi_fsub+0x74>
 8000fde:	2320      	movs	r3, #32
 8000fe0:	1a1b      	subs	r3, r3, r0
 8000fe2:	0032      	movs	r2, r6
 8000fe4:	409e      	lsls	r6, r3
 8000fe6:	40c2      	lsrs	r2, r0
 8000fe8:	0030      	movs	r0, r6
 8000fea:	1e43      	subs	r3, r0, #1
 8000fec:	4198      	sbcs	r0, r3
 8000fee:	4310      	orrs	r0, r2
 8000ff0:	e70c      	b.n	8000e0c <__aeabi_fsub+0x50>
 8000ff2:	2aff      	cmp	r2, #255	; 0xff
 8000ff4:	d0db      	beq.n	8000fae <__aeabi_fsub+0x1f2>
 8000ff6:	2380      	movs	r3, #128	; 0x80
 8000ff8:	4660      	mov	r0, ip
 8000ffa:	04db      	lsls	r3, r3, #19
 8000ffc:	4318      	orrs	r0, r3
 8000ffe:	4684      	mov	ip, r0
 8001000:	2f1b      	cmp	r7, #27
 8001002:	dd56      	ble.n	80010b2 <__aeabi_fsub+0x2f6>
 8001004:	2001      	movs	r0, #1
 8001006:	000c      	movs	r4, r1
 8001008:	0015      	movs	r5, r2
 800100a:	1a30      	subs	r0, r6, r0
 800100c:	e700      	b.n	8000e10 <__aeabi_fsub+0x54>
 800100e:	4663      	mov	r3, ip
 8001010:	1b9f      	subs	r7, r3, r6
 8001012:	017b      	lsls	r3, r7, #5
 8001014:	d43d      	bmi.n	8001092 <__aeabi_fsub+0x2d6>
 8001016:	2f00      	cmp	r7, #0
 8001018:	d000      	beq.n	800101c <__aeabi_fsub+0x260>
 800101a:	e6fe      	b.n	8000e1a <__aeabi_fsub+0x5e>
 800101c:	2400      	movs	r4, #0
 800101e:	2200      	movs	r2, #0
 8001020:	2700      	movs	r7, #0
 8001022:	e716      	b.n	8000e52 <__aeabi_fsub+0x96>
 8001024:	0005      	movs	r5, r0
 8001026:	e7af      	b.n	8000f88 <__aeabi_fsub+0x1cc>
 8001028:	0032      	movs	r2, r6
 800102a:	4643      	mov	r3, r8
 800102c:	4641      	mov	r1, r8
 800102e:	40da      	lsrs	r2, r3
 8001030:	2320      	movs	r3, #32
 8001032:	1a5b      	subs	r3, r3, r1
 8001034:	409e      	lsls	r6, r3
 8001036:	0030      	movs	r0, r6
 8001038:	1e43      	subs	r3, r0, #1
 800103a:	4198      	sbcs	r0, r3
 800103c:	4310      	orrs	r0, r2
 800103e:	e721      	b.n	8000e84 <__aeabi_fsub+0xc8>
 8001040:	2d00      	cmp	r5, #0
 8001042:	d1a7      	bne.n	8000f94 <__aeabi_fsub+0x1d8>
 8001044:	4663      	mov	r3, ip
 8001046:	2b00      	cmp	r3, #0
 8001048:	d059      	beq.n	80010fe <__aeabi_fsub+0x342>
 800104a:	2200      	movs	r2, #0
 800104c:	2e00      	cmp	r6, #0
 800104e:	d100      	bne.n	8001052 <__aeabi_fsub+0x296>
 8001050:	e6ff      	b.n	8000e52 <__aeabi_fsub+0x96>
 8001052:	0030      	movs	r0, r6
 8001054:	4460      	add	r0, ip
 8001056:	0143      	lsls	r3, r0, #5
 8001058:	d592      	bpl.n	8000f80 <__aeabi_fsub+0x1c4>
 800105a:	4b2a      	ldr	r3, [pc, #168]	; (8001104 <__aeabi_fsub+0x348>)
 800105c:	3501      	adds	r5, #1
 800105e:	4018      	ands	r0, r3
 8001060:	e78e      	b.n	8000f80 <__aeabi_fsub+0x1c4>
 8001062:	4663      	mov	r3, ip
 8001064:	2b00      	cmp	r3, #0
 8001066:	d047      	beq.n	80010f8 <__aeabi_fsub+0x33c>
 8001068:	1e4b      	subs	r3, r1, #1
 800106a:	2901      	cmp	r1, #1
 800106c:	d015      	beq.n	800109a <__aeabi_fsub+0x2de>
 800106e:	29ff      	cmp	r1, #255	; 0xff
 8001070:	d02b      	beq.n	80010ca <__aeabi_fsub+0x30e>
 8001072:	0019      	movs	r1, r3
 8001074:	e74e      	b.n	8000f14 <__aeabi_fsub+0x158>
 8001076:	000c      	movs	r4, r1
 8001078:	464b      	mov	r3, r9
 800107a:	003d      	movs	r5, r7
 800107c:	e784      	b.n	8000f88 <__aeabi_fsub+0x1cc>
 800107e:	4662      	mov	r2, ip
 8001080:	2a00      	cmp	r2, #0
 8001082:	d18b      	bne.n	8000f9c <__aeabi_fsub+0x1e0>
 8001084:	2e00      	cmp	r6, #0
 8001086:	d192      	bne.n	8000fae <__aeabi_fsub+0x1f2>
 8001088:	2780      	movs	r7, #128	; 0x80
 800108a:	2400      	movs	r4, #0
 800108c:	22ff      	movs	r2, #255	; 0xff
 800108e:	03ff      	lsls	r7, r7, #15
 8001090:	e6df      	b.n	8000e52 <__aeabi_fsub+0x96>
 8001092:	4663      	mov	r3, ip
 8001094:	000c      	movs	r4, r1
 8001096:	1af7      	subs	r7, r6, r3
 8001098:	e6bf      	b.n	8000e1a <__aeabi_fsub+0x5e>
 800109a:	0030      	movs	r0, r6
 800109c:	4460      	add	r0, ip
 800109e:	2501      	movs	r5, #1
 80010a0:	0143      	lsls	r3, r0, #5
 80010a2:	d400      	bmi.n	80010a6 <__aeabi_fsub+0x2ea>
 80010a4:	e76c      	b.n	8000f80 <__aeabi_fsub+0x1c4>
 80010a6:	2502      	movs	r5, #2
 80010a8:	e6f2      	b.n	8000e90 <__aeabi_fsub+0xd4>
 80010aa:	4663      	mov	r3, ip
 80010ac:	2501      	movs	r5, #1
 80010ae:	1b98      	subs	r0, r3, r6
 80010b0:	e6ae      	b.n	8000e10 <__aeabi_fsub+0x54>
 80010b2:	2320      	movs	r3, #32
 80010b4:	4664      	mov	r4, ip
 80010b6:	4660      	mov	r0, ip
 80010b8:	40fc      	lsrs	r4, r7
 80010ba:	1bdf      	subs	r7, r3, r7
 80010bc:	40b8      	lsls	r0, r7
 80010be:	1e43      	subs	r3, r0, #1
 80010c0:	4198      	sbcs	r0, r3
 80010c2:	4320      	orrs	r0, r4
 80010c4:	e79f      	b.n	8001006 <__aeabi_fsub+0x24a>
 80010c6:	0005      	movs	r5, r0
 80010c8:	e75e      	b.n	8000f88 <__aeabi_fsub+0x1cc>
 80010ca:	464b      	mov	r3, r9
 80010cc:	e771      	b.n	8000fb2 <__aeabi_fsub+0x1f6>
 80010ce:	2320      	movs	r3, #32
 80010d0:	4665      	mov	r5, ip
 80010d2:	4660      	mov	r0, ip
 80010d4:	40cd      	lsrs	r5, r1
 80010d6:	1a59      	subs	r1, r3, r1
 80010d8:	4088      	lsls	r0, r1
 80010da:	1e43      	subs	r3, r0, #1
 80010dc:	4198      	sbcs	r0, r3
 80010de:	4328      	orrs	r0, r5
 80010e0:	e71c      	b.n	8000f1c <__aeabi_fsub+0x160>
 80010e2:	4663      	mov	r3, ip
 80010e4:	000c      	movs	r4, r1
 80010e6:	2501      	movs	r5, #1
 80010e8:	1af0      	subs	r0, r6, r3
 80010ea:	e691      	b.n	8000e10 <__aeabi_fsub+0x54>
 80010ec:	2e00      	cmp	r6, #0
 80010ee:	d095      	beq.n	800101c <__aeabi_fsub+0x260>
 80010f0:	000c      	movs	r4, r1
 80010f2:	464f      	mov	r7, r9
 80010f4:	2200      	movs	r2, #0
 80010f6:	e6ac      	b.n	8000e52 <__aeabi_fsub+0x96>
 80010f8:	464b      	mov	r3, r9
 80010fa:	000d      	movs	r5, r1
 80010fc:	e744      	b.n	8000f88 <__aeabi_fsub+0x1cc>
 80010fe:	464f      	mov	r7, r9
 8001100:	2200      	movs	r2, #0
 8001102:	e6a6      	b.n	8000e52 <__aeabi_fsub+0x96>
 8001104:	fbffffff 	.word	0xfbffffff
 8001108:	7dffffff 	.word	0x7dffffff
 800110c:	2800      	cmp	r0, #0
 800110e:	d000      	beq.n	8001112 <__aeabi_fsub+0x356>
 8001110:	e736      	b.n	8000f80 <__aeabi_fsub+0x1c4>
 8001112:	2400      	movs	r4, #0
 8001114:	2700      	movs	r7, #0
 8001116:	e69c      	b.n	8000e52 <__aeabi_fsub+0x96>

08001118 <__aeabi_fcmpun>:
 8001118:	0243      	lsls	r3, r0, #9
 800111a:	024a      	lsls	r2, r1, #9
 800111c:	0040      	lsls	r0, r0, #1
 800111e:	0049      	lsls	r1, r1, #1
 8001120:	0a5b      	lsrs	r3, r3, #9
 8001122:	0a52      	lsrs	r2, r2, #9
 8001124:	0e09      	lsrs	r1, r1, #24
 8001126:	0e00      	lsrs	r0, r0, #24
 8001128:	28ff      	cmp	r0, #255	; 0xff
 800112a:	d006      	beq.n	800113a <__aeabi_fcmpun+0x22>
 800112c:	2000      	movs	r0, #0
 800112e:	29ff      	cmp	r1, #255	; 0xff
 8001130:	d102      	bne.n	8001138 <__aeabi_fcmpun+0x20>
 8001132:	1e53      	subs	r3, r2, #1
 8001134:	419a      	sbcs	r2, r3
 8001136:	0010      	movs	r0, r2
 8001138:	4770      	bx	lr
 800113a:	38fe      	subs	r0, #254	; 0xfe
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1fb      	bne.n	8001138 <__aeabi_fcmpun+0x20>
 8001140:	e7f4      	b.n	800112c <__aeabi_fcmpun+0x14>
 8001142:	46c0      	nop			; (mov r8, r8)

08001144 <__aeabi_f2iz>:
 8001144:	0241      	lsls	r1, r0, #9
 8001146:	0042      	lsls	r2, r0, #1
 8001148:	0fc3      	lsrs	r3, r0, #31
 800114a:	0a49      	lsrs	r1, r1, #9
 800114c:	2000      	movs	r0, #0
 800114e:	0e12      	lsrs	r2, r2, #24
 8001150:	2a7e      	cmp	r2, #126	; 0x7e
 8001152:	dd03      	ble.n	800115c <__aeabi_f2iz+0x18>
 8001154:	2a9d      	cmp	r2, #157	; 0x9d
 8001156:	dd02      	ble.n	800115e <__aeabi_f2iz+0x1a>
 8001158:	4a09      	ldr	r2, [pc, #36]	; (8001180 <__aeabi_f2iz+0x3c>)
 800115a:	1898      	adds	r0, r3, r2
 800115c:	4770      	bx	lr
 800115e:	2080      	movs	r0, #128	; 0x80
 8001160:	0400      	lsls	r0, r0, #16
 8001162:	4301      	orrs	r1, r0
 8001164:	2a95      	cmp	r2, #149	; 0x95
 8001166:	dc07      	bgt.n	8001178 <__aeabi_f2iz+0x34>
 8001168:	2096      	movs	r0, #150	; 0x96
 800116a:	1a82      	subs	r2, r0, r2
 800116c:	40d1      	lsrs	r1, r2
 800116e:	4248      	negs	r0, r1
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f3      	bne.n	800115c <__aeabi_f2iz+0x18>
 8001174:	0008      	movs	r0, r1
 8001176:	e7f1      	b.n	800115c <__aeabi_f2iz+0x18>
 8001178:	3a96      	subs	r2, #150	; 0x96
 800117a:	4091      	lsls	r1, r2
 800117c:	e7f7      	b.n	800116e <__aeabi_f2iz+0x2a>
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	7fffffff 	.word	0x7fffffff

08001184 <__aeabi_i2f>:
 8001184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001186:	2800      	cmp	r0, #0
 8001188:	d013      	beq.n	80011b2 <__aeabi_i2f+0x2e>
 800118a:	17c3      	asrs	r3, r0, #31
 800118c:	18c6      	adds	r6, r0, r3
 800118e:	405e      	eors	r6, r3
 8001190:	0fc4      	lsrs	r4, r0, #31
 8001192:	0030      	movs	r0, r6
 8001194:	f000 f886 	bl	80012a4 <__clzsi2>
 8001198:	239e      	movs	r3, #158	; 0x9e
 800119a:	0005      	movs	r5, r0
 800119c:	1a1b      	subs	r3, r3, r0
 800119e:	2b96      	cmp	r3, #150	; 0x96
 80011a0:	dc0f      	bgt.n	80011c2 <__aeabi_i2f+0x3e>
 80011a2:	2808      	cmp	r0, #8
 80011a4:	dd01      	ble.n	80011aa <__aeabi_i2f+0x26>
 80011a6:	3d08      	subs	r5, #8
 80011a8:	40ae      	lsls	r6, r5
 80011aa:	0276      	lsls	r6, r6, #9
 80011ac:	0a76      	lsrs	r6, r6, #9
 80011ae:	b2d8      	uxtb	r0, r3
 80011b0:	e002      	b.n	80011b8 <__aeabi_i2f+0x34>
 80011b2:	2400      	movs	r4, #0
 80011b4:	2000      	movs	r0, #0
 80011b6:	2600      	movs	r6, #0
 80011b8:	05c0      	lsls	r0, r0, #23
 80011ba:	4330      	orrs	r0, r6
 80011bc:	07e4      	lsls	r4, r4, #31
 80011be:	4320      	orrs	r0, r4
 80011c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011c2:	2b99      	cmp	r3, #153	; 0x99
 80011c4:	dd0c      	ble.n	80011e0 <__aeabi_i2f+0x5c>
 80011c6:	2205      	movs	r2, #5
 80011c8:	0031      	movs	r1, r6
 80011ca:	1a12      	subs	r2, r2, r0
 80011cc:	40d1      	lsrs	r1, r2
 80011ce:	000a      	movs	r2, r1
 80011d0:	0001      	movs	r1, r0
 80011d2:	0030      	movs	r0, r6
 80011d4:	311b      	adds	r1, #27
 80011d6:	4088      	lsls	r0, r1
 80011d8:	1e41      	subs	r1, r0, #1
 80011da:	4188      	sbcs	r0, r1
 80011dc:	4302      	orrs	r2, r0
 80011de:	0016      	movs	r6, r2
 80011e0:	2d05      	cmp	r5, #5
 80011e2:	dc12      	bgt.n	800120a <__aeabi_i2f+0x86>
 80011e4:	0031      	movs	r1, r6
 80011e6:	4f0d      	ldr	r7, [pc, #52]	; (800121c <__aeabi_i2f+0x98>)
 80011e8:	4039      	ands	r1, r7
 80011ea:	0772      	lsls	r2, r6, #29
 80011ec:	d009      	beq.n	8001202 <__aeabi_i2f+0x7e>
 80011ee:	200f      	movs	r0, #15
 80011f0:	4030      	ands	r0, r6
 80011f2:	2804      	cmp	r0, #4
 80011f4:	d005      	beq.n	8001202 <__aeabi_i2f+0x7e>
 80011f6:	3104      	adds	r1, #4
 80011f8:	014a      	lsls	r2, r1, #5
 80011fa:	d502      	bpl.n	8001202 <__aeabi_i2f+0x7e>
 80011fc:	239f      	movs	r3, #159	; 0x9f
 80011fe:	4039      	ands	r1, r7
 8001200:	1b5b      	subs	r3, r3, r5
 8001202:	0189      	lsls	r1, r1, #6
 8001204:	0a4e      	lsrs	r6, r1, #9
 8001206:	b2d8      	uxtb	r0, r3
 8001208:	e7d6      	b.n	80011b8 <__aeabi_i2f+0x34>
 800120a:	1f6a      	subs	r2, r5, #5
 800120c:	4096      	lsls	r6, r2
 800120e:	0031      	movs	r1, r6
 8001210:	4f02      	ldr	r7, [pc, #8]	; (800121c <__aeabi_i2f+0x98>)
 8001212:	4039      	ands	r1, r7
 8001214:	0772      	lsls	r2, r6, #29
 8001216:	d0f4      	beq.n	8001202 <__aeabi_i2f+0x7e>
 8001218:	e7e9      	b.n	80011ee <__aeabi_i2f+0x6a>
 800121a:	46c0      	nop			; (mov r8, r8)
 800121c:	fbffffff 	.word	0xfbffffff

08001220 <__aeabi_ui2f>:
 8001220:	b570      	push	{r4, r5, r6, lr}
 8001222:	1e05      	subs	r5, r0, #0
 8001224:	d00e      	beq.n	8001244 <__aeabi_ui2f+0x24>
 8001226:	f000 f83d 	bl	80012a4 <__clzsi2>
 800122a:	239e      	movs	r3, #158	; 0x9e
 800122c:	0004      	movs	r4, r0
 800122e:	1a1b      	subs	r3, r3, r0
 8001230:	2b96      	cmp	r3, #150	; 0x96
 8001232:	dc0c      	bgt.n	800124e <__aeabi_ui2f+0x2e>
 8001234:	2808      	cmp	r0, #8
 8001236:	dd01      	ble.n	800123c <__aeabi_ui2f+0x1c>
 8001238:	3c08      	subs	r4, #8
 800123a:	40a5      	lsls	r5, r4
 800123c:	026d      	lsls	r5, r5, #9
 800123e:	0a6d      	lsrs	r5, r5, #9
 8001240:	b2d8      	uxtb	r0, r3
 8001242:	e001      	b.n	8001248 <__aeabi_ui2f+0x28>
 8001244:	2000      	movs	r0, #0
 8001246:	2500      	movs	r5, #0
 8001248:	05c0      	lsls	r0, r0, #23
 800124a:	4328      	orrs	r0, r5
 800124c:	bd70      	pop	{r4, r5, r6, pc}
 800124e:	2b99      	cmp	r3, #153	; 0x99
 8001250:	dd09      	ble.n	8001266 <__aeabi_ui2f+0x46>
 8001252:	0002      	movs	r2, r0
 8001254:	0029      	movs	r1, r5
 8001256:	321b      	adds	r2, #27
 8001258:	4091      	lsls	r1, r2
 800125a:	1e4a      	subs	r2, r1, #1
 800125c:	4191      	sbcs	r1, r2
 800125e:	2205      	movs	r2, #5
 8001260:	1a12      	subs	r2, r2, r0
 8001262:	40d5      	lsrs	r5, r2
 8001264:	430d      	orrs	r5, r1
 8001266:	2c05      	cmp	r4, #5
 8001268:	dc12      	bgt.n	8001290 <__aeabi_ui2f+0x70>
 800126a:	0029      	movs	r1, r5
 800126c:	4e0c      	ldr	r6, [pc, #48]	; (80012a0 <__aeabi_ui2f+0x80>)
 800126e:	4031      	ands	r1, r6
 8001270:	076a      	lsls	r2, r5, #29
 8001272:	d009      	beq.n	8001288 <__aeabi_ui2f+0x68>
 8001274:	200f      	movs	r0, #15
 8001276:	4028      	ands	r0, r5
 8001278:	2804      	cmp	r0, #4
 800127a:	d005      	beq.n	8001288 <__aeabi_ui2f+0x68>
 800127c:	3104      	adds	r1, #4
 800127e:	014a      	lsls	r2, r1, #5
 8001280:	d502      	bpl.n	8001288 <__aeabi_ui2f+0x68>
 8001282:	239f      	movs	r3, #159	; 0x9f
 8001284:	4031      	ands	r1, r6
 8001286:	1b1b      	subs	r3, r3, r4
 8001288:	0189      	lsls	r1, r1, #6
 800128a:	0a4d      	lsrs	r5, r1, #9
 800128c:	b2d8      	uxtb	r0, r3
 800128e:	e7db      	b.n	8001248 <__aeabi_ui2f+0x28>
 8001290:	1f62      	subs	r2, r4, #5
 8001292:	4095      	lsls	r5, r2
 8001294:	0029      	movs	r1, r5
 8001296:	4e02      	ldr	r6, [pc, #8]	; (80012a0 <__aeabi_ui2f+0x80>)
 8001298:	4031      	ands	r1, r6
 800129a:	076a      	lsls	r2, r5, #29
 800129c:	d0f4      	beq.n	8001288 <__aeabi_ui2f+0x68>
 800129e:	e7e9      	b.n	8001274 <__aeabi_ui2f+0x54>
 80012a0:	fbffffff 	.word	0xfbffffff

080012a4 <__clzsi2>:
 80012a4:	211c      	movs	r1, #28
 80012a6:	2301      	movs	r3, #1
 80012a8:	041b      	lsls	r3, r3, #16
 80012aa:	4298      	cmp	r0, r3
 80012ac:	d301      	bcc.n	80012b2 <__clzsi2+0xe>
 80012ae:	0c00      	lsrs	r0, r0, #16
 80012b0:	3910      	subs	r1, #16
 80012b2:	0a1b      	lsrs	r3, r3, #8
 80012b4:	4298      	cmp	r0, r3
 80012b6:	d301      	bcc.n	80012bc <__clzsi2+0x18>
 80012b8:	0a00      	lsrs	r0, r0, #8
 80012ba:	3908      	subs	r1, #8
 80012bc:	091b      	lsrs	r3, r3, #4
 80012be:	4298      	cmp	r0, r3
 80012c0:	d301      	bcc.n	80012c6 <__clzsi2+0x22>
 80012c2:	0900      	lsrs	r0, r0, #4
 80012c4:	3904      	subs	r1, #4
 80012c6:	a202      	add	r2, pc, #8	; (adr r2, 80012d0 <__clzsi2+0x2c>)
 80012c8:	5c10      	ldrb	r0, [r2, r0]
 80012ca:	1840      	adds	r0, r0, r1
 80012cc:	4770      	bx	lr
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	02020304 	.word	0x02020304
 80012d4:	01010101 	.word	0x01010101
	...

080012e0 <ad8363_get_dbm>:
 *      Author: sigmadev
 */

#include "ad8363.h"

uint8_t ad8363_get_dbm(AD8363_t *ad,uint16_t value) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	000a      	movs	r2, r1
 80012ea:	1cbb      	adds	r3, r7, #2
 80012ec:	801a      	strh	r2, [r3, #0]

	float m = (float) (AD8363_DBM_MAX - AD8363_DBM_MIN)
			/ (float) (ad->max - ad->min);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	001a      	movs	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	885b      	ldrh	r3, [r3, #2]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	0018      	movs	r0, r3
 80012fc:	f7ff ff42 	bl	8001184 <__aeabi_i2f>
 8001300:	1c03      	adds	r3, r0, #0
	float m = (float) (AD8363_DBM_MAX - AD8363_DBM_MIN)
 8001302:	1c19      	adds	r1, r3, #0
 8001304:	481f      	ldr	r0, [pc, #124]	; (8001384 <ad8363_get_dbm+0xa4>)
 8001306:	f7ff fa6b 	bl	80007e0 <__aeabi_fdiv>
 800130a:	1c03      	adds	r3, r0, #0
 800130c:	60fb      	str	r3, [r7, #12]
	float b = AD8363_DBM_MAX -ad->max * m;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	0018      	movs	r0, r3
 8001314:	f7ff ff36 	bl	8001184 <__aeabi_i2f>
 8001318:	1c03      	adds	r3, r0, #0
 800131a:	68f9      	ldr	r1, [r7, #12]
 800131c:	1c18      	adds	r0, r3, #0
 800131e:	f7ff fc27 	bl	8000b70 <__aeabi_fmul>
 8001322:	1c03      	adds	r3, r0, #0
 8001324:	1c19      	adds	r1, r3, #0
 8001326:	2000      	movs	r0, #0
 8001328:	f7ff fd48 	bl	8000dbc <__aeabi_fsub>
 800132c:	1c03      	adds	r3, r0, #0
 800132e:	60bb      	str	r3, [r7, #8]

	if (value > ad->max) {
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	1cba      	adds	r2, r7, #2
 8001336:	8812      	ldrh	r2, [r2, #0]
 8001338:	429a      	cmp	r2, r3
 800133a:	d901      	bls.n	8001340 <ad8363_get_dbm+0x60>
		return AD8363_DBM_MAX;
 800133c:	2300      	movs	r3, #0
 800133e:	e01d      	b.n	800137c <ad8363_get_dbm+0x9c>
	} else if (value < ad->min) {
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	885b      	ldrh	r3, [r3, #2]
 8001344:	1cba      	adds	r2, r7, #2
 8001346:	8812      	ldrh	r2, [r2, #0]
 8001348:	429a      	cmp	r2, r3
 800134a:	d201      	bcs.n	8001350 <ad8363_get_dbm+0x70>
		return AD8363_DBM_MIN;
 800134c:	23e2      	movs	r3, #226	; 0xe2
 800134e:	e015      	b.n	800137c <ad8363_get_dbm+0x9c>
	}
	return (int8_t) (m * (float) value + b);
 8001350:	1cbb      	adds	r3, r7, #2
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	0018      	movs	r0, r3
 8001356:	f7ff ff63 	bl	8001220 <__aeabi_ui2f>
 800135a:	1c03      	adds	r3, r0, #0
 800135c:	68f9      	ldr	r1, [r7, #12]
 800135e:	1c18      	adds	r0, r3, #0
 8001360:	f7ff fc06 	bl	8000b70 <__aeabi_fmul>
 8001364:	1c03      	adds	r3, r0, #0
 8001366:	68b9      	ldr	r1, [r7, #8]
 8001368:	1c18      	adds	r0, r3, #0
 800136a:	f7ff f89b 	bl	80004a4 <__aeabi_fadd>
 800136e:	1c03      	adds	r3, r0, #0
 8001370:	1c18      	adds	r0, r3, #0
 8001372:	f7ff fee7 	bl	8001144 <__aeabi_f2iz>
 8001376:	0003      	movs	r3, r0
 8001378:	b25b      	sxtb	r3, r3
 800137a:	b2db      	uxtb	r3, r3
}
 800137c:	0018      	movs	r0, r3
 800137e:	46bd      	mov	sp, r7
 8001380:	b004      	add	sp, #16
 8001382:	bd80      	pop	{r7, pc}
 8001384:	41f00000 	.word	0x41f00000

08001388 <bda4601_set_att>:
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE7_0);
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE7_1);

}

void bda4601_set_att(uint8_t val, uint8_t times) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	0002      	movs	r2, r0
 8001390:	1dfb      	adds	r3, r7, #7
 8001392:	701a      	strb	r2, [r3, #0]
 8001394:	1dbb      	adds	r3, r7, #6
 8001396:	1c0a      	adds	r2, r1, #0
 8001398:	701a      	strb	r2, [r3, #0]

	if (val < MIN_DB_VALUE || val > MAX_DB_VALUE) {
 800139a:	1dfb      	adds	r3, r7, #7
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b1f      	cmp	r3, #31
 80013a0:	d902      	bls.n	80013a8 <bda4601_set_att+0x20>
		val = MIN_DB_VALUE;
 80013a2:	1dfb      	adds	r3, r7, #7
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
	}
	val *= 2;
 80013a8:	1dfa      	adds	r2, r7, #7
 80013aa:	1dfb      	adds	r3, r7, #7
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	18db      	adds	r3, r3, r3
 80013b0:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < times; i++) {
 80013b2:	230f      	movs	r3, #15
 80013b4:	18fb      	adds	r3, r7, r3
 80013b6:	2200      	movs	r2, #0
 80013b8:	701a      	strb	r2, [r3, #0]
 80013ba:	e058      	b.n	800146e <bda4601_set_att+0xe6>
		uint8_t mask = 0b00100000;
 80013bc:	230e      	movs	r3, #14
 80013be:	18fb      	adds	r3, r7, r3
 80013c0:	2220      	movs	r2, #32
 80013c2:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < 6; j++) {
 80013c4:	230d      	movs	r3, #13
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
 80013cc:	e030      	b.n	8001430 <bda4601_set_att+0xa8>
			//Ciclo for de 6 vueltas para enviar los 6bits de configuracin
			if (mask & val) {
 80013ce:	230e      	movs	r3, #14
 80013d0:	18fb      	adds	r3, r7, r3
 80013d2:	1dfa      	adds	r2, r7, #7
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	7812      	ldrb	r2, [r2, #0]
 80013d8:	4013      	ands	r3, r2
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d006      	beq.n	80013ee <bda4601_set_att+0x66>
				//Si el bit de la mascara en 1 coincide con el bit del valor, entonces
				SET_BIT(GPIOB->MODER, GPIO_MODER_MODE1_0);
 80013e0:	4b29      	ldr	r3, [pc, #164]	; (8001488 <bda4601_set_att+0x100>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4b28      	ldr	r3, [pc, #160]	; (8001488 <bda4601_set_att+0x100>)
 80013e6:	2104      	movs	r1, #4
 80013e8:	430a      	orrs	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	e005      	b.n	80013fa <bda4601_set_att+0x72>
				//HAL_GPIO_WritePin(GPIOA, DATA_ATTENUATOR_Pin, GPIO_PIN_SET); //Pin data en alto
			} else {
				//	HAL_GPIO_WritePin(GPIOA, DATA_ATTENUATOR_Pin, GPIO_PIN_RESET); //Pin data en bajo
				CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE1_0);
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <bda4601_set_att+0x100>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	4b25      	ldr	r3, [pc, #148]	; (8001488 <bda4601_set_att+0x100>)
 80013f4:	2104      	movs	r1, #4
 80013f6:	438a      	bics	r2, r1
 80013f8:	601a      	str	r2, [r3, #0]
			}

			SET_BIT(GPIOB->MODER, GPIO_MODER_MODE0_0);
 80013fa:	4b23      	ldr	r3, [pc, #140]	; (8001488 <bda4601_set_att+0x100>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	4b22      	ldr	r3, [pc, #136]	; (8001488 <bda4601_set_att+0x100>)
 8001400:	2101      	movs	r1, #1
 8001402:	430a      	orrs	r2, r1
 8001404:	601a      	str	r2, [r3, #0]
			//HAL_GPIO_WritePin(GPIOA, CLK_ATTENUATOR_Pin, GPIO_PIN_SET); //Pin clock en alto
			HAL_Delay(1); //Delay de 1mS
 8001406:	2001      	movs	r0, #1
 8001408:	f002 ff18 	bl	800423c <HAL_Delay>
			CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE0_0);
 800140c:	4b1e      	ldr	r3, [pc, #120]	; (8001488 <bda4601_set_att+0x100>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <bda4601_set_att+0x100>)
 8001412:	2101      	movs	r1, #1
 8001414:	438a      	bics	r2, r1
 8001416:	601a      	str	r2, [r3, #0]
			//HAL_GPIO_WritePin(GPIOA, CLK_ATTENUATOR_Pin, GPIO_PIN_RESET); //Pin clock en bajo
			mask = mask >> 1; //Muevo la mscara una posicin
 8001418:	220e      	movs	r2, #14
 800141a:	18bb      	adds	r3, r7, r2
 800141c:	18ba      	adds	r2, r7, r2
 800141e:	7812      	ldrb	r2, [r2, #0]
 8001420:	0852      	lsrs	r2, r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < 6; j++) {
 8001424:	210d      	movs	r1, #13
 8001426:	187b      	adds	r3, r7, r1
 8001428:	781a      	ldrb	r2, [r3, #0]
 800142a:	187b      	adds	r3, r7, r1
 800142c:	3201      	adds	r2, #1
 800142e:	701a      	strb	r2, [r3, #0]
 8001430:	230d      	movs	r3, #13
 8001432:	18fb      	adds	r3, r7, r3
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b05      	cmp	r3, #5
 8001438:	d9c9      	bls.n	80013ce <bda4601_set_att+0x46>
		}
		SET_BIT(GPIOA->MODER, GPIO_MODER_MODE7_0);
 800143a:	23a0      	movs	r3, #160	; 0xa0
 800143c:	05db      	lsls	r3, r3, #23
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	23a0      	movs	r3, #160	; 0xa0
 8001442:	05db      	lsls	r3, r3, #23
 8001444:	2180      	movs	r1, #128	; 0x80
 8001446:	01c9      	lsls	r1, r1, #7
 8001448:	430a      	orrs	r2, r1
 800144a:	601a      	str	r2, [r3, #0]
		//HAL_GPIO_WritePin(GPIOA, LE_ATTENUATOR_Pin, GPIO_PIN_SET); //Pin LE en alto
		HAL_Delay(1);
 800144c:	2001      	movs	r0, #1
 800144e:	f002 fef5 	bl	800423c <HAL_Delay>
		CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE7_0);
 8001452:	23a0      	movs	r3, #160	; 0xa0
 8001454:	05db      	lsls	r3, r3, #23
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	23a0      	movs	r3, #160	; 0xa0
 800145a:	05db      	lsls	r3, r3, #23
 800145c:	490b      	ldr	r1, [pc, #44]	; (800148c <bda4601_set_att+0x104>)
 800145e:	400a      	ands	r2, r1
 8001460:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < times; i++) {
 8001462:	210f      	movs	r1, #15
 8001464:	187b      	adds	r3, r7, r1
 8001466:	781a      	ldrb	r2, [r3, #0]
 8001468:	187b      	adds	r3, r7, r1
 800146a:	3201      	adds	r2, #1
 800146c:	701a      	strb	r2, [r3, #0]
 800146e:	230f      	movs	r3, #15
 8001470:	18fa      	adds	r2, r7, r3
 8001472:	1dbb      	adds	r3, r7, #6
 8001474:	7812      	ldrb	r2, [r2, #0]
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d39f      	bcc.n	80013bc <bda4601_set_att+0x34>
		//HAL_GPIO_WritePin(GPIOA, LE_ATTENUATOR_Pin, GPIO_PIN_RESET); //Pin LE en bajo
	}
}
 800147c:	46c0      	nop			; (mov r8, r8)
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	46bd      	mov	sp, r7
 8001482:	b004      	add	sp, #16
 8001484:	bd80      	pop	{r7, pc}
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	50000400 	.word	0x50000400
 800148c:	ffffbfff 	.word	0xffffbfff

08001490 <bda4601_set_initial_att>:

void bda4601_set_initial_att(uint8_t value, uint16_t period_millis) {
 8001490:	b5b0      	push	{r4, r5, r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	0002      	movs	r2, r0
 8001498:	1dfb      	adds	r3, r7, #7
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	1c0a      	adds	r2, r1, #0
 80014a0:	801a      	strh	r2, [r3, #0]
	uint16_t t_step = 500;
 80014a2:	210e      	movs	r1, #14
 80014a4:	187b      	adds	r3, r7, r1
 80014a6:	22fa      	movs	r2, #250	; 0xfa
 80014a8:	0052      	lsls	r2, r2, #1
 80014aa:	801a      	strh	r2, [r3, #0]
	uint16_t times = period_millis / t_step;
 80014ac:	250c      	movs	r5, #12
 80014ae:	197c      	adds	r4, r7, r5
 80014b0:	1d3a      	adds	r2, r7, #4
 80014b2:	187b      	adds	r3, r7, r1
 80014b4:	8812      	ldrh	r2, [r2, #0]
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	0019      	movs	r1, r3
 80014ba:	0010      	movs	r0, r2
 80014bc:	f7fe fe2a 	bl	8000114 <__udivsi3>
 80014c0:	0003      	movs	r3, r0
 80014c2:	8023      	strh	r3, [r4, #0]
	int att_step = value / times;
 80014c4:	1dfb      	adds	r3, r7, #7
 80014c6:	781a      	ldrb	r2, [r3, #0]
 80014c8:	197b      	adds	r3, r7, r5
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	0019      	movs	r1, r3
 80014ce:	0010      	movs	r0, r2
 80014d0:	f7fe feaa 	bl	8000228 <__divsi3>
 80014d4:	0003      	movs	r3, r0
 80014d6:	60bb      	str	r3, [r7, #8]
	int att = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]

	for (int i = 0; i <= times; i++) {
 80014dc:	2300      	movs	r3, #0
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	e015      	b.n	800150e <bda4601_set_initial_att+0x7e>
		bda4601_set_att(att, 2);
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2102      	movs	r1, #2
 80014e8:	0018      	movs	r0, r3
 80014ea:	f7ff ff4d 	bl	8001388 <bda4601_set_att>
		att += att_step;
 80014ee:	697a      	ldr	r2, [r7, #20]
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	18d3      	adds	r3, r2, r3
 80014f4:	617b      	str	r3, [r7, #20]
		if (att >= MAX_DB_VALUE) {
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	2b1e      	cmp	r3, #30
 80014fa:	dc0f      	bgt.n	800151c <bda4601_set_initial_att+0x8c>
			return;
		}
		HAL_Delay(t_step);
 80014fc:	230e      	movs	r3, #14
 80014fe:	18fb      	adds	r3, r7, r3
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	0018      	movs	r0, r3
 8001504:	f002 fe9a 	bl	800423c <HAL_Delay>
	for (int i = 0; i <= times; i++) {
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	3301      	adds	r3, #1
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	230c      	movs	r3, #12
 8001510:	18fb      	adds	r3, r7, r3
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	429a      	cmp	r2, r3
 8001518:	dde3      	ble.n	80014e2 <bda4601_set_initial_att+0x52>
 800151a:	e000      	b.n	800151e <bda4601_set_initial_att+0x8e>
			return;
 800151c:	46c0      	nop			; (mov r8, r8)
	}

}
 800151e:	46bd      	mov	sp, r7
 8001520:	b006      	add	sp, #24
 8001522:	bdb0      	pop	{r4, r5, r7, pc}

08001524 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	0002      	movs	r2, r0
 800152c:	1dfb      	adds	r3, r7, #7
 800152e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001530:	1dfb      	adds	r3, r7, #7
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b7f      	cmp	r3, #127	; 0x7f
 8001536:	d809      	bhi.n	800154c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001538:	1dfb      	adds	r3, r7, #7
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	001a      	movs	r2, r3
 800153e:	231f      	movs	r3, #31
 8001540:	401a      	ands	r2, r3
 8001542:	4b04      	ldr	r3, [pc, #16]	; (8001554 <__NVIC_EnableIRQ+0x30>)
 8001544:	2101      	movs	r1, #1
 8001546:	4091      	lsls	r1, r2
 8001548:	000a      	movs	r2, r1
 800154a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800154c:	46c0      	nop			; (mov r8, r8)
 800154e:	46bd      	mov	sp, r7
 8001550:	b002      	add	sp, #8
 8001552:	bd80      	pop	{r7, pc}
 8001554:	e000e100 	.word	0xe000e100

08001558 <ds18b20_timer3_init>:
#include "ds18b20.h"

void ds18b20_timer3_init() {
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	/*enable clock access to timer 2 */
	SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN);
 800155c:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <ds18b20_timer3_init+0x60>)
 800155e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001560:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <ds18b20_timer3_init+0x60>)
 8001562:	2180      	movs	r1, #128	; 0x80
 8001564:	0289      	lsls	r1, r1, #10
 8001566:	430a      	orrs	r2, r1
 8001568:	641a      	str	r2, [r3, #64]	; 0x40
	/*set preescaler value */
	TIM16->PSC = 64 - 1; // 64 000 000 / 64  = 1 000 000
 800156a:	4b14      	ldr	r3, [pc, #80]	; (80015bc <ds18b20_timer3_init+0x64>)
 800156c:	223f      	movs	r2, #63	; 0x3f
 800156e:	629a      	str	r2, [r3, #40]	; 0x28
	/* set auto-reload */
	TIM16->ARR = 0XFFFF - 1; // 1 000  000 /
 8001570:	4b12      	ldr	r3, [pc, #72]	; (80015bc <ds18b20_timer3_init+0x64>)
 8001572:	4a13      	ldr	r2, [pc, #76]	; (80015c0 <ds18b20_timer3_init+0x68>)
 8001574:	62da      	str	r2, [r3, #44]	; 0x2c
	SET_BIT(TIM16->CR1, TIM_CR1_ARPE);
 8001576:	4b11      	ldr	r3, [pc, #68]	; (80015bc <ds18b20_timer3_init+0x64>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <ds18b20_timer3_init+0x64>)
 800157c:	2180      	movs	r1, #128	; 0x80
 800157e:	430a      	orrs	r2, r1
 8001580:	601a      	str	r2, [r3, #0]
	/* clear counter */
	TIM16->CNT = 0;
 8001582:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <ds18b20_timer3_init+0x64>)
 8001584:	2200      	movs	r2, #0
 8001586:	625a      	str	r2, [r3, #36]	; 0x24
	/*enable timer 3*/
	SET_BIT(TIM16->CR1, TIM_CR1_CEN);
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <ds18b20_timer3_init+0x64>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <ds18b20_timer3_init+0x64>)
 800158e:	2101      	movs	r1, #1
 8001590:	430a      	orrs	r2, r1
 8001592:	601a      	str	r2, [r3, #0]
	SET_BIT(TIM16->DIER, TIM_DIER_UIE);
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <ds18b20_timer3_init+0x64>)
 8001596:	68da      	ldr	r2, [r3, #12]
 8001598:	4b08      	ldr	r3, [pc, #32]	; (80015bc <ds18b20_timer3_init+0x64>)
 800159a:	2101      	movs	r1, #1
 800159c:	430a      	orrs	r2, r1
 800159e:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM16_IRQn);
 80015a0:	2015      	movs	r0, #21
 80015a2:	f7ff ffbf 	bl	8001524 <__NVIC_EnableIRQ>
	CLEAR_BIT(TIM16->SR, TIM_SR_UIF);
 80015a6:	4b05      	ldr	r3, [pc, #20]	; (80015bc <ds18b20_timer3_init+0x64>)
 80015a8:	691a      	ldr	r2, [r3, #16]
 80015aa:	4b04      	ldr	r3, [pc, #16]	; (80015bc <ds18b20_timer3_init+0x64>)
 80015ac:	2101      	movs	r1, #1
 80015ae:	438a      	bics	r2, r1
 80015b0:	611a      	str	r2, [r3, #16]
}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40014400 	.word	0x40014400
 80015c0:	0000fffe 	.word	0x0000fffe

080015c4 <delay_us>:

void delay_us(uint16_t us) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	0002      	movs	r2, r0
 80015cc:	1dbb      	adds	r3, r7, #6
 80015ce:	801a      	strh	r2, [r3, #0]
	TIM16->CNT = 0;
 80015d0:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <delay_us+0x34>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	625a      	str	r2, [r3, #36]	; 0x24
	TIM16->ARR = us ;
 80015d6:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <delay_us+0x34>)
 80015d8:	1dba      	adds	r2, r7, #6
 80015da:	8812      	ldrh	r2, [r2, #0]
 80015dc:	62da      	str	r2, [r3, #44]	; 0x2c
	while (TIM16->CNT < us)
 80015de:	46c0      	nop			; (mov r8, r8)
 80015e0:	4b05      	ldr	r3, [pc, #20]	; (80015f8 <delay_us+0x34>)
 80015e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015e4:	1dbb      	adds	r3, r7, #6
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d3f9      	bcc.n	80015e0 <delay_us+0x1c>
		;

}
 80015ec:	46c0      	nop			; (mov r8, r8)
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	46bd      	mov	sp, r7
 80015f2:	b002      	add	sp, #8
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	46c0      	nop			; (mov r8, r8)
 80015f8:	40014400 	.word	0x40014400

080015fc <pull_down>:

void pull_down(uint16_t us) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	0002      	movs	r2, r0
 8001604:	1dbb      	adds	r3, r7, #6
 8001606:	801a      	strh	r2, [r3, #0]
	set_vdd_as_output();
 8001608:	f000 f8cc 	bl	80017a4 <set_vdd_as_output>
	set_vdd_low();
 800160c:	4b08      	ldr	r3, [pc, #32]	; (8001630 <pull_down+0x34>)
 800160e:	695a      	ldr	r2, [r3, #20]
 8001610:	4b07      	ldr	r3, [pc, #28]	; (8001630 <pull_down+0x34>)
 8001612:	2104      	movs	r1, #4
 8001614:	438a      	bics	r2, r1
 8001616:	615a      	str	r2, [r3, #20]
	delay_us(us);
 8001618:	1dbb      	adds	r3, r7, #6
 800161a:	881b      	ldrh	r3, [r3, #0]
 800161c:	0018      	movs	r0, r3
 800161e:	f7ff ffd1 	bl	80015c4 <delay_us>
	set_vdd_as_input();
 8001622:	f000 f8d3 	bl	80017cc <set_vdd_as_input>
}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	46bd      	mov	sp, r7
 800162a:	b002      	add	sp, #8
 800162c:	bd80      	pop	{r7, pc}
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	50000400 	.word	0x50000400

08001634 <DS18B20_Start>:

uint8_t DS18B20_Start(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800163a:	1dfb      	adds	r3, r7, #7
 800163c:	2200      	movs	r2, #0
 800163e:	701a      	strb	r2, [r3, #0]
	pull_down(480);
 8001640:	23f0      	movs	r3, #240	; 0xf0
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	0018      	movs	r0, r3
 8001646:	f7ff ffd9 	bl	80015fc <pull_down>
	delay_us(80);
 800164a:	2050      	movs	r0, #80	; 0x50
 800164c:	f7ff ffba 	bl	80015c4 <delay_us>
	Response = READ_BIT(GPIOB->IDR, GPIO_ODR_OD2) ? 1 : 0;
 8001650:	4b09      	ldr	r3, [pc, #36]	; (8001678 <DS18B20_Start+0x44>)
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	2204      	movs	r2, #4
 8001656:	4013      	ands	r3, r2
 8001658:	1e5a      	subs	r2, r3, #1
 800165a:	4193      	sbcs	r3, r2
 800165c:	b2da      	uxtb	r2, r3
 800165e:	1dfb      	adds	r3, r7, #7
 8001660:	701a      	strb	r2, [r3, #0]
	delay_us(400); // 480 us delay totally.
 8001662:	23c8      	movs	r3, #200	; 0xc8
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	0018      	movs	r0, r3
 8001668:	f7ff ffac 	bl	80015c4 <delay_us>
	return Response;
 800166c:	1dfb      	adds	r3, r7, #7
 800166e:	781b      	ldrb	r3, [r3, #0]
}
 8001670:	0018      	movs	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	b002      	add	sp, #8
 8001676:	bd80      	pop	{r7, pc}
 8001678:	50000400 	.word	0x50000400

0800167c <ds18b20_write1>:

void ds18b20_write1() {
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	set_vdd_as_output();
 8001680:	f000 f890 	bl	80017a4 <set_vdd_as_output>
	set_vdd_low();
 8001684:	4b09      	ldr	r3, [pc, #36]	; (80016ac <ds18b20_write1+0x30>)
 8001686:	695a      	ldr	r2, [r3, #20]
 8001688:	4b08      	ldr	r3, [pc, #32]	; (80016ac <ds18b20_write1+0x30>)
 800168a:	2104      	movs	r1, #4
 800168c:	438a      	bics	r2, r1
 800168e:	615a      	str	r2, [r3, #20]
	delay_us(10); // wait for 1 us
 8001690:	200a      	movs	r0, #10
 8001692:	f7ff ff97 	bl	80015c4 <delay_us>
	set_vdd_as_input();
 8001696:	f000 f899 	bl	80017cc <set_vdd_as_input>
	delay_us(55); // wait for 60 us
 800169a:	2037      	movs	r0, #55	; 0x37
 800169c:	f7ff ff92 	bl	80015c4 <delay_us>
	set_vdd_as_input(); // NOTE review if this is necessary
 80016a0:	f000 f894 	bl	80017cc <set_vdd_as_input>
}
 80016a4:	46c0      	nop			; (mov r8, r8)
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	46c0      	nop			; (mov r8, r8)
 80016ac:	50000400 	.word	0x50000400

080016b0 <ds18b20_write0>:

void ds18b20_write0() {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	set_vdd_as_output();
 80016b4:	f000 f876 	bl	80017a4 <set_vdd_as_output>
	set_vdd_low();
 80016b8:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <ds18b20_write0+0x30>)
 80016ba:	695a      	ldr	r2, [r3, #20]
 80016bc:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <ds18b20_write0+0x30>)
 80016be:	2104      	movs	r1, #4
 80016c0:	438a      	bics	r2, r1
 80016c2:	615a      	str	r2, [r3, #20]
	delay_us(65); // wait for 60 us
 80016c4:	2041      	movs	r0, #65	; 0x41
 80016c6:	f7ff ff7d 	bl	80015c4 <delay_us>
	set_vdd_as_input();
 80016ca:	f000 f87f 	bl	80017cc <set_vdd_as_input>
	delay_us(5); // wait for 60 us
 80016ce:	2005      	movs	r0, #5
 80016d0:	f7ff ff78 	bl	80015c4 <delay_us>
	set_vdd_as_input(); // NOTE review if this is necessary
 80016d4:	f000 f87a 	bl	80017cc <set_vdd_as_input>
}
 80016d8:	46c0      	nop			; (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	50000400 	.word	0x50000400

080016e4 <ds18b20_write_byte>:

void ds18b20_write_byte(uint8_t data) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	0002      	movs	r2, r0
 80016ec:	1dfb      	adds	r3, r7, #7
 80016ee:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 8; i++) {
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	e00f      	b.n	8001716 <ds18b20_write_byte+0x32>
		if ((data & (1 << i)) != 0)
 80016f6:	1dfb      	adds	r3, r7, #7
 80016f8:	781a      	ldrb	r2, [r3, #0]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	411a      	asrs	r2, r3
 80016fe:	0013      	movs	r3, r2
 8001700:	2201      	movs	r2, #1
 8001702:	4013      	ands	r3, r2
 8001704:	d002      	beq.n	800170c <ds18b20_write_byte+0x28>
			ds18b20_write1();
 8001706:	f7ff ffb9 	bl	800167c <ds18b20_write1>
 800170a:	e001      	b.n	8001710 <ds18b20_write_byte+0x2c>
		else
			ds18b20_write0();
 800170c:	f7ff ffd0 	bl	80016b0 <ds18b20_write0>
	for (int i = 0; i < 8; i++) {
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	3301      	adds	r3, #1
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2b07      	cmp	r3, #7
 800171a:	ddec      	ble.n	80016f6 <ds18b20_write_byte+0x12>
	}
}
 800171c:	46c0      	nop			; (mov r8, r8)
 800171e:	46c0      	nop			; (mov r8, r8)
 8001720:	46bd      	mov	sp, r7
 8001722:	b004      	add	sp, #16
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <ds18b20_read_byte>:

uint8_t ds18b20_read_byte(void) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
	uint8_t value = 0;
 800172e:	1dfb      	adds	r3, r7, #7
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
	set_vdd_as_input();
 8001734:	f000 f84a 	bl	80017cc <set_vdd_as_input>
	for (int i = 0; i < 8; i++) {
 8001738:	2300      	movs	r3, #0
 800173a:	603b      	str	r3, [r7, #0]
 800173c:	e026      	b.n	800178c <ds18b20_read_byte+0x64>
		set_vdd_as_output();
 800173e:	f000 f831 	bl	80017a4 <set_vdd_as_output>
		set_vdd_low();
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <ds18b20_read_byte+0x78>)
 8001744:	695a      	ldr	r2, [r3, #20]
 8001746:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <ds18b20_read_byte+0x78>)
 8001748:	2104      	movs	r1, #4
 800174a:	438a      	bics	r2, r1
 800174c:	615a      	str	r2, [r3, #20]
		delay_us(3);  // wait for > 1us
 800174e:	2003      	movs	r0, #3
 8001750:	f7ff ff38 	bl	80015c4 <delay_us>
		set_vdd_as_input();
 8001754:	f000 f83a 	bl	80017cc <set_vdd_as_input>
		delay_us(3);
 8001758:	2003      	movs	r0, #3
 800175a:	f7ff ff33 	bl	80015c4 <delay_us>
		if (READ_BIT(GPIOB->IDR, GPIO_ODR_OD2))  // if the pin is HIGH
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <ds18b20_read_byte+0x78>)
 8001760:	691b      	ldr	r3, [r3, #16]
 8001762:	2204      	movs	r2, #4
 8001764:	4013      	ands	r3, r2
 8001766:	d00b      	beq.n	8001780 <ds18b20_read_byte+0x58>
			value |= 1 << i;  // read = 1
 8001768:	2201      	movs	r2, #1
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	409a      	lsls	r2, r3
 800176e:	0013      	movs	r3, r2
 8001770:	b25a      	sxtb	r2, r3
 8001772:	1dfb      	adds	r3, r7, #7
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	b25b      	sxtb	r3, r3
 8001778:	4313      	orrs	r3, r2
 800177a:	b25a      	sxtb	r2, r3
 800177c:	1dfb      	adds	r3, r7, #7
 800177e:	701a      	strb	r2, [r3, #0]
		delay_us(50);  // wait for 60 us
 8001780:	2032      	movs	r0, #50	; 0x32
 8001782:	f7ff ff1f 	bl	80015c4 <delay_us>
	for (int i = 0; i < 8; i++) {
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	3301      	adds	r3, #1
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	2b07      	cmp	r3, #7
 8001790:	ddd5      	ble.n	800173e <ds18b20_read_byte+0x16>
	}
	return value;
 8001792:	1dfb      	adds	r3, r7, #7
 8001794:	781b      	ldrb	r3, [r3, #0]
}
 8001796:	0018      	movs	r0, r3
 8001798:	46bd      	mov	sp, r7
 800179a:	b002      	add	sp, #8
 800179c:	bd80      	pop	{r7, pc}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	50000400 	.word	0x50000400

080017a4 <set_vdd_as_output>:

void set_vdd_as_output() {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	/* PB2  as output */
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE2_0);
 80017a8:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <set_vdd_as_output+0x24>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <set_vdd_as_output+0x24>)
 80017ae:	2110      	movs	r1, #16
 80017b0:	430a      	orrs	r2, r1
 80017b2:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE2_1);
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <set_vdd_as_output+0x24>)
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	4b03      	ldr	r3, [pc, #12]	; (80017c8 <set_vdd_as_output+0x24>)
 80017ba:	2120      	movs	r1, #32
 80017bc:	438a      	bics	r2, r1
 80017be:	601a      	str	r2, [r3, #0]
}
 80017c0:	46c0      	nop			; (mov r8, r8)
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	46c0      	nop			; (mov r8, r8)
 80017c8:	50000400 	.word	0x50000400

080017cc <set_vdd_as_input>:

void set_vdd_as_input() {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
	/* PB2  as INPUT */
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE2_0);
 80017d0:	4b07      	ldr	r3, [pc, #28]	; (80017f0 <set_vdd_as_input+0x24>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <set_vdd_as_input+0x24>)
 80017d6:	2110      	movs	r1, #16
 80017d8:	438a      	bics	r2, r1
 80017da:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE2_1);
 80017dc:	4b04      	ldr	r3, [pc, #16]	; (80017f0 <set_vdd_as_input+0x24>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4b03      	ldr	r3, [pc, #12]	; (80017f0 <set_vdd_as_input+0x24>)
 80017e2:	2120      	movs	r1, #32
 80017e4:	438a      	bics	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]
}
 80017e8:	46c0      	nop			; (mov r8, r8)
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	46c0      	nop			; (mov r8, r8)
 80017f0:	50000400 	.word	0x50000400

080017f4 <ds18b20_convert>:

void ds18b20_convert() {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	if (!DS18B20_Start()) {
 80017f8:	f7ff ff1c 	bl	8001634 <DS18B20_Start>
 80017fc:	1e03      	subs	r3, r0, #0
 80017fe:	d108      	bne.n	8001812 <ds18b20_convert+0x1e>
		HAL_Delay(1);
 8001800:	2001      	movs	r0, #1
 8001802:	f002 fd1b 	bl	800423c <HAL_Delay>
		ds18b20_write_byte(0xCC); // skip ROM
 8001806:	20cc      	movs	r0, #204	; 0xcc
 8001808:	f7ff ff6c 	bl	80016e4 <ds18b20_write_byte>
		ds18b20_write_byte(0x44); // convert t
 800180c:	2044      	movs	r0, #68	; 0x44
 800180e:	f7ff ff69 	bl	80016e4 <ds18b20_write_byte>
//		HAL_Delay(800);
	}
}
 8001812:	46c0      	nop			; (mov r8, r8)
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <ds18b20_read_temperature>:

float ds18b20_read_temperature() {
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
	if (!DS18B20_Start()) {
 800181e:	f7ff ff09 	bl	8001634 <DS18B20_Start>
 8001822:	1e03      	subs	r3, r0, #0
 8001824:	d128      	bne.n	8001878 <ds18b20_read_temperature+0x60>
		uint8_t Temp_byte1, Temp_byte2;
		int TEMP = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
		HAL_Delay(1);
 800182a:	2001      	movs	r0, #1
 800182c:	f002 fd06 	bl	800423c <HAL_Delay>
		ds18b20_write_byte(0xCC); // skip ROM
 8001830:	20cc      	movs	r0, #204	; 0xcc
 8001832:	f7ff ff57 	bl	80016e4 <ds18b20_write_byte>
		ds18b20_write_byte(0xBE); // Read Scratch-pad
 8001836:	20be      	movs	r0, #190	; 0xbe
 8001838:	f7ff ff54 	bl	80016e4 <ds18b20_write_byte>
		TEMP = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	607b      	str	r3, [r7, #4]
		Temp_byte1 = ds18b20_read_byte();
 8001840:	1cfc      	adds	r4, r7, #3
 8001842:	f7ff ff71 	bl	8001728 <ds18b20_read_byte>
 8001846:	0003      	movs	r3, r0
 8001848:	7023      	strb	r3, [r4, #0]
		Temp_byte2 = ds18b20_read_byte();
 800184a:	1cbc      	adds	r4, r7, #2
 800184c:	f7ff ff6c 	bl	8001728 <ds18b20_read_byte>
 8001850:	0003      	movs	r3, r0
 8001852:	7023      	strb	r3, [r4, #0]
		TEMP = (Temp_byte2 << 8) | Temp_byte1;
 8001854:	1cbb      	adds	r3, r7, #2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	021a      	lsls	r2, r3, #8
 800185a:	1cfb      	adds	r3, r7, #3
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	4313      	orrs	r3, r2
 8001860:	607b      	str	r3, [r7, #4]
		return (float) TEMP / 16.0;
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff fc8e 	bl	8001184 <__aeabi_i2f>
 8001868:	1c03      	adds	r3, r0, #0
 800186a:	2183      	movs	r1, #131	; 0x83
 800186c:	05c9      	lsls	r1, r1, #23
 800186e:	1c18      	adds	r0, r3, #0
 8001870:	f7fe ffb6 	bl	80007e0 <__aeabi_fdiv>
 8001874:	1c03      	adds	r3, r0, #0
 8001876:	e000      	b.n	800187a <ds18b20_read_temperature+0x62>
	}
	return 0.0f;
 8001878:	2300      	movs	r3, #0
}
 800187a:	1c18      	adds	r0, r3, #0
 800187c:	46bd      	mov	sp, r7
 800187e:	b003      	add	sp, #12
 8001880:	bd90      	pop	{r4, r7, pc}
	...

08001884 <i2c1_init>:
 *      Author: sigmadev
 */

#include "i2c1.h"

void i2c1_init() {
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0

	/* SCL PB8  as alternate */
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE8_0);
 8001888:	4b53      	ldr	r3, [pc, #332]	; (80019d8 <i2c1_init+0x154>)
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	4b52      	ldr	r3, [pc, #328]	; (80019d8 <i2c1_init+0x154>)
 800188e:	4953      	ldr	r1, [pc, #332]	; (80019dc <i2c1_init+0x158>)
 8001890:	400a      	ands	r2, r1
 8001892:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE8_1);
 8001894:	4b50      	ldr	r3, [pc, #320]	; (80019d8 <i2c1_init+0x154>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b4f      	ldr	r3, [pc, #316]	; (80019d8 <i2c1_init+0x154>)
 800189a:	2180      	movs	r1, #128	; 0x80
 800189c:	0289      	lsls	r1, r1, #10
 800189e:	430a      	orrs	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]
	/* SDC PB9 as alternate */
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE9_0);
 80018a2:	4b4d      	ldr	r3, [pc, #308]	; (80019d8 <i2c1_init+0x154>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4b4c      	ldr	r3, [pc, #304]	; (80019d8 <i2c1_init+0x154>)
 80018a8:	494d      	ldr	r1, [pc, #308]	; (80019e0 <i2c1_init+0x15c>)
 80018aa:	400a      	ands	r2, r1
 80018ac:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE9_1);
 80018ae:	4b4a      	ldr	r3, [pc, #296]	; (80019d8 <i2c1_init+0x154>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4b49      	ldr	r3, [pc, #292]	; (80019d8 <i2c1_init+0x154>)
 80018b4:	2180      	movs	r1, #128	; 0x80
 80018b6:	0309      	lsls	r1, r1, #12
 80018b8:	430a      	orrs	r2, r1
 80018ba:	601a      	str	r2, [r3, #0]
	/* SCL PB8 as open-drain */
	SET_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT8);
 80018bc:	4b46      	ldr	r3, [pc, #280]	; (80019d8 <i2c1_init+0x154>)
 80018be:	685a      	ldr	r2, [r3, #4]
 80018c0:	4b45      	ldr	r3, [pc, #276]	; (80019d8 <i2c1_init+0x154>)
 80018c2:	2180      	movs	r1, #128	; 0x80
 80018c4:	0049      	lsls	r1, r1, #1
 80018c6:	430a      	orrs	r2, r1
 80018c8:	605a      	str	r2, [r3, #4]
	/* SDC PB9 as open-drain */
	SET_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT9);
 80018ca:	4b43      	ldr	r3, [pc, #268]	; (80019d8 <i2c1_init+0x154>)
 80018cc:	685a      	ldr	r2, [r3, #4]
 80018ce:	4b42      	ldr	r3, [pc, #264]	; (80019d8 <i2c1_init+0x154>)
 80018d0:	2180      	movs	r1, #128	; 0x80
 80018d2:	0089      	lsls	r1, r1, #2
 80018d4:	430a      	orrs	r2, r1
 80018d6:	605a      	str	r2, [r3, #4]
	/* SCL PB8 High Speed output */
	SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED8_0);
 80018d8:	4b3f      	ldr	r3, [pc, #252]	; (80019d8 <i2c1_init+0x154>)
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	4b3e      	ldr	r3, [pc, #248]	; (80019d8 <i2c1_init+0x154>)
 80018de:	2180      	movs	r1, #128	; 0x80
 80018e0:	0249      	lsls	r1, r1, #9
 80018e2:	430a      	orrs	r2, r1
 80018e4:	609a      	str	r2, [r3, #8]
	SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED8_1);
 80018e6:	4b3c      	ldr	r3, [pc, #240]	; (80019d8 <i2c1_init+0x154>)
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	4b3b      	ldr	r3, [pc, #236]	; (80019d8 <i2c1_init+0x154>)
 80018ec:	2180      	movs	r1, #128	; 0x80
 80018ee:	0289      	lsls	r1, r1, #10
 80018f0:	430a      	orrs	r2, r1
 80018f2:	609a      	str	r2, [r3, #8]
	/* SDC PB9  High Speed output */
	SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED9_0);
 80018f4:	4b38      	ldr	r3, [pc, #224]	; (80019d8 <i2c1_init+0x154>)
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	4b37      	ldr	r3, [pc, #220]	; (80019d8 <i2c1_init+0x154>)
 80018fa:	2180      	movs	r1, #128	; 0x80
 80018fc:	02c9      	lsls	r1, r1, #11
 80018fe:	430a      	orrs	r2, r1
 8001900:	609a      	str	r2, [r3, #8]
	SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED9_1);
 8001902:	4b35      	ldr	r3, [pc, #212]	; (80019d8 <i2c1_init+0x154>)
 8001904:	689a      	ldr	r2, [r3, #8]
 8001906:	4b34      	ldr	r3, [pc, #208]	; (80019d8 <i2c1_init+0x154>)
 8001908:	2180      	movs	r1, #128	; 0x80
 800190a:	0309      	lsls	r1, r1, #12
 800190c:	430a      	orrs	r2, r1
 800190e:	609a      	str	r2, [r3, #8]
	/* SCL PB8 as pull-up */
	CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD8_0);
 8001910:	4b31      	ldr	r3, [pc, #196]	; (80019d8 <i2c1_init+0x154>)
 8001912:	68da      	ldr	r2, [r3, #12]
 8001914:	4b30      	ldr	r3, [pc, #192]	; (80019d8 <i2c1_init+0x154>)
 8001916:	4931      	ldr	r1, [pc, #196]	; (80019dc <i2c1_init+0x158>)
 8001918:	400a      	ands	r2, r1
 800191a:	60da      	str	r2, [r3, #12]
	SET_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD8_1);
 800191c:	4b2e      	ldr	r3, [pc, #184]	; (80019d8 <i2c1_init+0x154>)
 800191e:	68da      	ldr	r2, [r3, #12]
 8001920:	4b2d      	ldr	r3, [pc, #180]	; (80019d8 <i2c1_init+0x154>)
 8001922:	2180      	movs	r1, #128	; 0x80
 8001924:	0289      	lsls	r1, r1, #10
 8001926:	430a      	orrs	r2, r1
 8001928:	60da      	str	r2, [r3, #12]
	/* SDC PB9 as pull-up */
	CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD9_0);
 800192a:	4b2b      	ldr	r3, [pc, #172]	; (80019d8 <i2c1_init+0x154>)
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	4b2a      	ldr	r3, [pc, #168]	; (80019d8 <i2c1_init+0x154>)
 8001930:	492b      	ldr	r1, [pc, #172]	; (80019e0 <i2c1_init+0x15c>)
 8001932:	400a      	ands	r2, r1
 8001934:	60da      	str	r2, [r3, #12]
	SET_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD9_1);
 8001936:	4b28      	ldr	r3, [pc, #160]	; (80019d8 <i2c1_init+0x154>)
 8001938:	68da      	ldr	r2, [r3, #12]
 800193a:	4b27      	ldr	r3, [pc, #156]	; (80019d8 <i2c1_init+0x154>)
 800193c:	2180      	movs	r1, #128	; 0x80
 800193e:	0309      	lsls	r1, r1, #12
 8001940:	430a      	orrs	r2, r1
 8001942:	60da      	str	r2, [r3, #12]
	/*  PB8 as i2c SCL */
	CLEAR_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL8_0);
 8001944:	4b24      	ldr	r3, [pc, #144]	; (80019d8 <i2c1_init+0x154>)
 8001946:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001948:	4b23      	ldr	r3, [pc, #140]	; (80019d8 <i2c1_init+0x154>)
 800194a:	2101      	movs	r1, #1
 800194c:	438a      	bics	r2, r1
 800194e:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL8_1);
 8001950:	4b21      	ldr	r3, [pc, #132]	; (80019d8 <i2c1_init+0x154>)
 8001952:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001954:	4b20      	ldr	r3, [pc, #128]	; (80019d8 <i2c1_init+0x154>)
 8001956:	2102      	movs	r1, #2
 8001958:	430a      	orrs	r2, r1
 800195a:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL8_2);
 800195c:	4b1e      	ldr	r3, [pc, #120]	; (80019d8 <i2c1_init+0x154>)
 800195e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001960:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <i2c1_init+0x154>)
 8001962:	2104      	movs	r1, #4
 8001964:	430a      	orrs	r2, r1
 8001966:	625a      	str	r2, [r3, #36]	; 0x24
	CLEAR_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL8_3);
 8001968:	4b1b      	ldr	r3, [pc, #108]	; (80019d8 <i2c1_init+0x154>)
 800196a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800196c:	4b1a      	ldr	r3, [pc, #104]	; (80019d8 <i2c1_init+0x154>)
 800196e:	2108      	movs	r1, #8
 8001970:	438a      	bics	r2, r1
 8001972:	625a      	str	r2, [r3, #36]	; 0x24
	/*  PB9 as i2c SDL */
	CLEAR_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL9_0);
 8001974:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <i2c1_init+0x154>)
 8001976:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001978:	4b17      	ldr	r3, [pc, #92]	; (80019d8 <i2c1_init+0x154>)
 800197a:	2110      	movs	r1, #16
 800197c:	438a      	bics	r2, r1
 800197e:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL9_1);
 8001980:	4b15      	ldr	r3, [pc, #84]	; (80019d8 <i2c1_init+0x154>)
 8001982:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001984:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <i2c1_init+0x154>)
 8001986:	2120      	movs	r1, #32
 8001988:	430a      	orrs	r2, r1
 800198a:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL9_2);
 800198c:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <i2c1_init+0x154>)
 800198e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <i2c1_init+0x154>)
 8001992:	2140      	movs	r1, #64	; 0x40
 8001994:	430a      	orrs	r2, r1
 8001996:	625a      	str	r2, [r3, #36]	; 0x24
	CLEAR_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL9_3);
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <i2c1_init+0x154>)
 800199a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800199c:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <i2c1_init+0x154>)
 800199e:	2180      	movs	r1, #128	; 0x80
 80019a0:	438a      	bics	r2, r1
 80019a2:	625a      	str	r2, [r3, #36]	; 0x24

	/* select normal speed */
	SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN);
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <i2c1_init+0x160>)
 80019a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019a8:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <i2c1_init+0x160>)
 80019aa:	2180      	movs	r1, #128	; 0x80
 80019ac:	0389      	lsls	r1, r1, #14
 80019ae:	430a      	orrs	r2, r1
 80019b0:	63da      	str	r2, [r3, #60]	; 0x3c

	/* i2c disable */
	CLEAR_BIT(I2C1->CR1, I2C_CR1_PE);
 80019b2:	4b0d      	ldr	r3, [pc, #52]	; (80019e8 <i2c1_init+0x164>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <i2c1_init+0x164>)
 80019b8:	2101      	movs	r1, #1
 80019ba:	438a      	bics	r2, r1
 80019bc:	601a      	str	r2, [r3, #0]

	I2C1->TIMINGR = 0X10707DBCU;
 80019be:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <i2c1_init+0x164>)
 80019c0:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <i2c1_init+0x168>)
 80019c2:	611a      	str	r2, [r3, #16]
	/*i2c Rx interrupt enable */
//SET_BIT(I2C1->CR1, I2C_CR1_RXIE);
//SET_BIT(I2C1->CR1, I2C_CR1_TXIE);

	/* i2c enable */
	SET_BIT(I2C1->CR1, I2C_CR1_PE);
 80019c4:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <i2c1_init+0x164>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <i2c1_init+0x164>)
 80019ca:	2101      	movs	r1, #1
 80019cc:	430a      	orrs	r2, r1
 80019ce:	601a      	str	r2, [r3, #0]
}
 80019d0:	46c0      	nop			; (mov r8, r8)
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	46c0      	nop			; (mov r8, r8)
 80019d8:	50000400 	.word	0x50000400
 80019dc:	fffeffff 	.word	0xfffeffff
 80019e0:	fffbffff 	.word	0xfffbffff
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40005400 	.word	0x40005400
 80019ec:	10707dbc 	.word	0x10707dbc

080019f0 <i2c1_buffReceive>:
//	while (!(READ_BIT(I2C1->ISR, I2C_ISR_TC))) {
//	}
	return data;
}

void i2c1_buffReceive(char saddr, uint8_t *rcv, uint8_t N) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6039      	str	r1, [r7, #0]
 80019f8:	0011      	movs	r1, r2
 80019fa:	1dfb      	adds	r3, r7, #7
 80019fc:	1c02      	adds	r2, r0, #0
 80019fe:	701a      	strb	r2, [r3, #0]
 8001a00:	1dbb      	adds	r3, r7, #6
 8001a02:	1c0a      	adds	r2, r1, #0
 8001a04:	701a      	strb	r2, [r3, #0]
	uint32_t counter = HAL_GetTick();
 8001a06:	f002 fc0f 	bl	8004228 <HAL_GetTick>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	60fb      	str	r3, [r7, #12]
	bool timeout = false;
 8001a0e:	2317      	movs	r3, #23
 8001a10:	18fb      	adds	r3, r7, r3
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]
	i2c1_start(saddr, READ, N);
 8001a16:	1dbb      	adds	r3, r7, #6
 8001a18:	781a      	ldrb	r2, [r3, #0]
 8001a1a:	1dfb      	adds	r3, r7, #7
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2101      	movs	r1, #1
 8001a20:	0018      	movs	r0, r3
 8001a22:	f000 f88f 	bl	8001b44 <i2c1_start>

	for (int i = 0; i < N; i++) {
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	e02a      	b.n	8001a82 <i2c1_buffReceive+0x92>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_RXNE) & !timeout) {
			if (HAL_GetTick() - counter > 500)
 8001a2c:	f002 fbfc 	bl	8004228 <HAL_GetTick>
 8001a30:	0002      	movs	r2, r0
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	1ad2      	subs	r2, r2, r3
 8001a36:	2017      	movs	r0, #23
 8001a38:	183b      	adds	r3, r7, r0
 8001a3a:	1839      	adds	r1, r7, r0
 8001a3c:	7809      	ldrb	r1, [r1, #0]
 8001a3e:	7019      	strb	r1, [r3, #0]
 8001a40:	23fa      	movs	r3, #250	; 0xfa
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d902      	bls.n	8001a4e <i2c1_buffReceive+0x5e>
				timeout = true;
 8001a48:	183b      	adds	r3, r7, r0
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
		while (!READ_BIT(I2C1->ISR, I2C_ISR_RXNE) & !timeout) {
 8001a4e:	4b12      	ldr	r3, [pc, #72]	; (8001a98 <i2c1_buffReceive+0xa8>)
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	2204      	movs	r2, #4
 8001a54:	4013      	ands	r3, r2
 8001a56:	425a      	negs	r2, r3
 8001a58:	4153      	adcs	r3, r2
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	0019      	movs	r1, r3
 8001a5e:	2317      	movs	r3, #23
 8001a60:	18fb      	adds	r3, r7, r3
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2201      	movs	r2, #1
 8001a66:	4053      	eors	r3, r2
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	400b      	ands	r3, r1
 8001a6c:	d1de      	bne.n	8001a2c <i2c1_buffReceive+0x3c>
		}
		rcv[i] = I2C1->RXDR;
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <i2c1_buffReceive+0xa8>)
 8001a70:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	18d3      	adds	r3, r2, r3
 8001a78:	b2ca      	uxtb	r2, r1
 8001a7a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < N; i++) {
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	1dbb      	adds	r3, r7, #6
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dbe0      	blt.n	8001a4e <i2c1_buffReceive+0x5e>
	}
}
 8001a8c:	46c0      	nop			; (mov r8, r8)
 8001a8e:	46c0      	nop			; (mov r8, r8)
 8001a90:	46bd      	mov	sp, r7
 8001a92:	b006      	add	sp, #24
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	40005400 	.word	0x40005400

08001a9c <i2c1_byte_tx>:

void i2c1_byte_tx(uint8_t saddr, uint8_t *data, uint8_t N) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6039      	str	r1, [r7, #0]
 8001aa4:	0011      	movs	r1, r2
 8001aa6:	1dfb      	adds	r3, r7, #7
 8001aa8:	1c02      	adds	r2, r0, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
 8001aac:	1dbb      	adds	r3, r7, #6
 8001aae:	1c0a      	adds	r2, r1, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
	i2c1_start(saddr, WRITE, N);
 8001ab2:	1dbb      	adds	r3, r7, #6
 8001ab4:	781a      	ldrb	r2, [r3, #0]
 8001ab6:	1dfb      	adds	r3, r7, #7
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2100      	movs	r1, #0
 8001abc:	0018      	movs	r0, r3
 8001abe:	f000 f841 	bl	8001b44 <i2c1_start>
	uint32_t counter = HAL_GetTick();
 8001ac2:	f002 fbb1 	bl	8004228 <HAL_GetTick>
 8001ac6:	0003      	movs	r3, r0
 8001ac8:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < N; i++) {
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	e016      	b.n	8001afe <i2c1_byte_tx+0x62>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_TXE)) {

			if (HAL_GetTick() - counter > 500)
 8001ad0:	f002 fbaa 	bl	8004228 <HAL_GetTick>
 8001ad4:	0002      	movs	r2, r0
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	1ad2      	subs	r2, r2, r3
 8001ada:	23fa      	movs	r3, #250	; 0xfa
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d828      	bhi.n	8001b34 <i2c1_byte_tx+0x98>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_TXE)) {
 8001ae2:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <i2c1_byte_tx+0xa4>)
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d0f1      	beq.n	8001ad0 <i2c1_byte_tx+0x34>
				return;
		}
		I2C1->TXDR = data[i];
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	18d3      	adds	r3, r2, r3
 8001af2:	781a      	ldrb	r2, [r3, #0]
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <i2c1_byte_tx+0xa4>)
 8001af6:	629a      	str	r2, [r3, #40]	; 0x28
	for (int i = 0; i < N; i++) {
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	3301      	adds	r3, #1
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	1dbb      	adds	r3, r7, #6
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	dbec      	blt.n	8001ae2 <i2c1_byte_tx+0x46>
	}

	while (!READ_BIT(I2C1->ISR, I2C_ISR_STOPF)) {
 8001b08:	e008      	b.n	8001b1c <i2c1_byte_tx+0x80>
		if (HAL_GetTick() - counter > 500)
 8001b0a:	f002 fb8d 	bl	8004228 <HAL_GetTick>
 8001b0e:	0002      	movs	r2, r0
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	1ad2      	subs	r2, r2, r3
 8001b14:	23fa      	movs	r3, #250	; 0xfa
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d80d      	bhi.n	8001b38 <i2c1_byte_tx+0x9c>
	while (!READ_BIT(I2C1->ISR, I2C_ISR_STOPF)) {
 8001b1c:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <i2c1_byte_tx+0xa4>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	2220      	movs	r2, #32
 8001b22:	4013      	ands	r3, r2
 8001b24:	d0f1      	beq.n	8001b0a <i2c1_byte_tx+0x6e>
			return;

	}
	SET_BIT(I2C1->ICR, I2C_ICR_STOPCF);
 8001b26:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <i2c1_byte_tx+0xa4>)
 8001b28:	69da      	ldr	r2, [r3, #28]
 8001b2a:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <i2c1_byte_tx+0xa4>)
 8001b2c:	2120      	movs	r1, #32
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	61da      	str	r2, [r3, #28]
 8001b32:	e002      	b.n	8001b3a <i2c1_byte_tx+0x9e>
				return;
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	e000      	b.n	8001b3a <i2c1_byte_tx+0x9e>
			return;
 8001b38:	46c0      	nop			; (mov r8, r8)

}
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	b004      	add	sp, #16
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40005400 	.word	0x40005400

08001b44 <i2c1_start>:
	}
	SET_BIT(I2C1->ISR, I2C_ICR_STOPCF);

}

void i2c1_start(char saddr, uint8_t transfer_request, uint8_t N) {
 8001b44:	b590      	push	{r4, r7, lr}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	0004      	movs	r4, r0
 8001b4c:	0008      	movs	r0, r1
 8001b4e:	0011      	movs	r1, r2
 8001b50:	1dfb      	adds	r3, r7, #7
 8001b52:	1c22      	adds	r2, r4, #0
 8001b54:	701a      	strb	r2, [r3, #0]
 8001b56:	1dbb      	adds	r3, r7, #6
 8001b58:	1c02      	adds	r2, r0, #0
 8001b5a:	701a      	strb	r2, [r3, #0]
 8001b5c:	1d7b      	adds	r3, r7, #5
 8001b5e:	1c0a      	adds	r2, r1, #0
 8001b60:	701a      	strb	r2, [r3, #0]
	/*master 7 bit addressing mode */
	CLEAR_BIT(I2C1->CR2, I2C_CR2_ADD10);
 8001b62:	4b21      	ldr	r3, [pc, #132]	; (8001be8 <i2c1_start+0xa4>)
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	4b20      	ldr	r3, [pc, #128]	; (8001be8 <i2c1_start+0xa4>)
 8001b68:	4920      	ldr	r1, [pc, #128]	; (8001bec <i2c1_start+0xa8>)
 8001b6a:	400a      	ands	r2, r1
 8001b6c:	605a      	str	r2, [r3, #4]
	/* set Slave address */
	MODIFY_REG(I2C1->CR2, I2C_CR2_SADD, saddr << I2C_CR2_SADD_Pos);
 8001b6e:	4b1e      	ldr	r3, [pc, #120]	; (8001be8 <i2c1_start+0xa4>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	0a9b      	lsrs	r3, r3, #10
 8001b74:	0299      	lsls	r1, r3, #10
 8001b76:	1dfb      	adds	r3, r7, #7
 8001b78:	781a      	ldrb	r2, [r3, #0]
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <i2c1_start+0xa4>)
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	605a      	str	r2, [r3, #4]
	/* read 1 byte */
	MODIFY_REG(I2C1->CR2, I2C_CR2_NBYTES, N << I2C_CR2_NBYTES_Pos);
 8001b80:	4b19      	ldr	r3, [pc, #100]	; (8001be8 <i2c1_start+0xa4>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	4a1a      	ldr	r2, [pc, #104]	; (8001bf0 <i2c1_start+0xac>)
 8001b86:	401a      	ands	r2, r3
 8001b88:	1d7b      	adds	r3, r7, #5
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	041b      	lsls	r3, r3, #16
 8001b8e:	0019      	movs	r1, r3
 8001b90:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <i2c1_start+0xa4>)
 8001b92:	430a      	orrs	r2, r1
 8001b94:	605a      	str	r2, [r3, #4]
	/* stops when NBytes are transferred */
	SET_BIT(I2C1->CR2, I2C_CR2_AUTOEND);
 8001b96:	4b14      	ldr	r3, [pc, #80]	; (8001be8 <i2c1_start+0xa4>)
 8001b98:	685a      	ldr	r2, [r3, #4]
 8001b9a:	4b13      	ldr	r3, [pc, #76]	; (8001be8 <i2c1_start+0xa4>)
 8001b9c:	2180      	movs	r1, #128	; 0x80
 8001b9e:	0489      	lsls	r1, r1, #18
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	605a      	str	r2, [r3, #4]
	/* set START condition  automatically changes to master */


	if (transfer_request == 1) {
 8001ba4:	1dbb      	adds	r3, r7, #6
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d107      	bne.n	8001bbc <i2c1_start+0x78>
		/* request a read transfer */
		SET_BIT(I2C1->CR2, I2C_CR2_RD_WRN);
 8001bac:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <i2c1_start+0xa4>)
 8001bae:	685a      	ldr	r2, [r3, #4]
 8001bb0:	4b0d      	ldr	r3, [pc, #52]	; (8001be8 <i2c1_start+0xa4>)
 8001bb2:	2180      	movs	r1, #128	; 0x80
 8001bb4:	00c9      	lsls	r1, r1, #3
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	e009      	b.n	8001bd0 <i2c1_start+0x8c>
	} else if (transfer_request == 0) {
 8001bbc:	1dbb      	adds	r3, r7, #6
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d105      	bne.n	8001bd0 <i2c1_start+0x8c>
		/* request a write transfer */
		CLEAR_BIT(I2C1->CR2, I2C_CR2_RD_WRN);
 8001bc4:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <i2c1_start+0xa4>)
 8001bc6:	685a      	ldr	r2, [r3, #4]
 8001bc8:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <i2c1_start+0xa4>)
 8001bca:	490a      	ldr	r1, [pc, #40]	; (8001bf4 <i2c1_start+0xb0>)
 8001bcc:	400a      	ands	r2, r1
 8001bce:	605a      	str	r2, [r3, #4]
	}

	SET_BIT(I2C1->CR2, I2C_CR2_START);
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <i2c1_start+0xa4>)
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	4b04      	ldr	r3, [pc, #16]	; (8001be8 <i2c1_start+0xa4>)
 8001bd6:	2180      	movs	r1, #128	; 0x80
 8001bd8:	0189      	lsls	r1, r1, #6
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	605a      	str	r2, [r3, #4]

}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	46bd      	mov	sp, r7
 8001be2:	b003      	add	sp, #12
 8001be4:	bd90      	pop	{r4, r7, pc}
 8001be6:	46c0      	nop			; (mov r8, r8)
 8001be8:	40005400 	.word	0x40005400
 8001bec:	fffff7ff 	.word	0xfffff7ff
 8001bf0:	ff00ffff 	.word	0xff00ffff
 8001bf4:	fffffbff 	.word	0xfffffbff

08001bf8 <led_init>:
 *  Created on: Sep 26, 2022
 *      Author: sigmadev
 */
#include "led.h"

void led_init(void) {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0

	/*CURRENT LOW LED PA12  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE12_0);
 8001bfc:	23a0      	movs	r3, #160	; 0xa0
 8001bfe:	05db      	lsls	r3, r3, #23
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	23a0      	movs	r3, #160	; 0xa0
 8001c04:	05db      	lsls	r3, r3, #23
 8001c06:	2180      	movs	r1, #128	; 0x80
 8001c08:	0449      	lsls	r1, r1, #17
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE12_1);
 8001c0e:	23a0      	movs	r3, #160	; 0xa0
 8001c10:	05db      	lsls	r3, r3, #23
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	23a0      	movs	r3, #160	; 0xa0
 8001c16:	05db      	lsls	r3, r3, #23
 8001c18:	492b      	ldr	r1, [pc, #172]	; (8001cc8 <led_init+0xd0>)
 8001c1a:	400a      	ands	r2, r1
 8001c1c:	601a      	str	r2, [r3, #0]

	/*CURRENT NORMAL LED PA11  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE11_0);
 8001c1e:	23a0      	movs	r3, #160	; 0xa0
 8001c20:	05db      	lsls	r3, r3, #23
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	23a0      	movs	r3, #160	; 0xa0
 8001c26:	05db      	lsls	r3, r3, #23
 8001c28:	2180      	movs	r1, #128	; 0x80
 8001c2a:	03c9      	lsls	r1, r1, #15
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE11_1);
 8001c30:	23a0      	movs	r3, #160	; 0xa0
 8001c32:	05db      	lsls	r3, r3, #23
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	23a0      	movs	r3, #160	; 0xa0
 8001c38:	05db      	lsls	r3, r3, #23
 8001c3a:	4924      	ldr	r1, [pc, #144]	; (8001ccc <led_init+0xd4>)
 8001c3c:	400a      	ands	r2, r1
 8001c3e:	601a      	str	r2, [r3, #0]

	/*CURRENT HIGH  LED PA10  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE10_0);
 8001c40:	23a0      	movs	r3, #160	; 0xa0
 8001c42:	05db      	lsls	r3, r3, #23
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	23a0      	movs	r3, #160	; 0xa0
 8001c48:	05db      	lsls	r3, r3, #23
 8001c4a:	2180      	movs	r1, #128	; 0x80
 8001c4c:	0349      	lsls	r1, r1, #13
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE10_1);
 8001c52:	23a0      	movs	r3, #160	; 0xa0
 8001c54:	05db      	lsls	r3, r3, #23
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	23a0      	movs	r3, #160	; 0xa0
 8001c5a:	05db      	lsls	r3, r3, #23
 8001c5c:	491c      	ldr	r1, [pc, #112]	; (8001cd0 <led_init+0xd8>)
 8001c5e:	400a      	ands	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]

	/*SYS_RP LED PC6  as output */
	SET_BIT(GPIOC->MODER, GPIO_MODER_MODE6_0);
 8001c62:	4b1c      	ldr	r3, [pc, #112]	; (8001cd4 <led_init+0xdc>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	4b1b      	ldr	r3, [pc, #108]	; (8001cd4 <led_init+0xdc>)
 8001c68:	2180      	movs	r1, #128	; 0x80
 8001c6a:	0149      	lsls	r1, r1, #5
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOC->MODER, GPIO_MODER_MODE6_1);
 8001c70:	4b18      	ldr	r3, [pc, #96]	; (8001cd4 <led_init+0xdc>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4b17      	ldr	r3, [pc, #92]	; (8001cd4 <led_init+0xdc>)
 8001c76:	4918      	ldr	r1, [pc, #96]	; (8001cd8 <led_init+0xe0>)
 8001c78:	400a      	ands	r2, r1
 8001c7a:	601a      	str	r2, [r3, #0]

	/* TEMPERATURE OK  LED PA9  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE9_0);
 8001c7c:	23a0      	movs	r3, #160	; 0xa0
 8001c7e:	05db      	lsls	r3, r3, #23
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	23a0      	movs	r3, #160	; 0xa0
 8001c84:	05db      	lsls	r3, r3, #23
 8001c86:	2180      	movs	r1, #128	; 0x80
 8001c88:	02c9      	lsls	r1, r1, #11
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE9_1);
 8001c8e:	23a0      	movs	r3, #160	; 0xa0
 8001c90:	05db      	lsls	r3, r3, #23
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	23a0      	movs	r3, #160	; 0xa0
 8001c96:	05db      	lsls	r3, r3, #23
 8001c98:	4910      	ldr	r1, [pc, #64]	; (8001cdc <led_init+0xe4>)
 8001c9a:	400a      	ands	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]

	/* TEMPERATURE HIGH LED PA8  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE8_0);
 8001c9e:	23a0      	movs	r3, #160	; 0xa0
 8001ca0:	05db      	lsls	r3, r3, #23
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	23a0      	movs	r3, #160	; 0xa0
 8001ca6:	05db      	lsls	r3, r3, #23
 8001ca8:	2180      	movs	r1, #128	; 0x80
 8001caa:	0249      	lsls	r1, r1, #9
 8001cac:	430a      	orrs	r2, r1
 8001cae:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE8_1);
 8001cb0:	23a0      	movs	r3, #160	; 0xa0
 8001cb2:	05db      	lsls	r3, r3, #23
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	23a0      	movs	r3, #160	; 0xa0
 8001cb8:	05db      	lsls	r3, r3, #23
 8001cba:	4909      	ldr	r1, [pc, #36]	; (8001ce0 <led_init+0xe8>)
 8001cbc:	400a      	ands	r2, r1
 8001cbe:	601a      	str	r2, [r3, #0]

}
 8001cc0:	46c0      	nop			; (mov r8, r8)
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	46c0      	nop			; (mov r8, r8)
 8001cc8:	fdffffff 	.word	0xfdffffff
 8001ccc:	ff7fffff 	.word	0xff7fffff
 8001cd0:	ffdfffff 	.word	0xffdfffff
 8001cd4:	50000800 	.word	0x50000800
 8001cd8:	ffffdfff 	.word	0xffffdfff
 8001cdc:	fff7ffff 	.word	0xfff7ffff
 8001ce0:	fffdffff 	.word	0xfffdffff

08001ce4 <led_enable_kalive>:
void led_off(void) {

}

void led_enable_kalive(LED_t *l) {
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
	if (HAL_GetTick() - l->ka_counter > LED_KA_STATE_TIMEOUT)
 8001cec:	f002 fa9c 	bl	8004228 <HAL_GetTick>
 8001cf0:	0002      	movs	r2, r0
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	1ad2      	subs	r2, r2, r3
 8001cf8:	23fa      	movs	r3, #250	; 0xfa
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d905      	bls.n	8001d0c <led_enable_kalive+0x28>
		l->ka_counter = HAL_GetTick();
 8001d00:	f002 fa92 	bl	8004228 <HAL_GetTick>
 8001d04:	0002      	movs	r2, r0
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	601a      	str	r2, [r3, #0]
			sys_rp_led_off();
		else
			sys_rp_led_on();
	}

}
 8001d0a:	e014      	b.n	8001d36 <led_enable_kalive+0x52>
		if (HAL_GetTick() - l->ka_counter > LED_KA_ON_TIMEOUT)
 8001d0c:	f002 fa8c 	bl	8004228 <HAL_GetTick>
 8001d10:	0002      	movs	r2, r0
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b32      	cmp	r3, #50	; 0x32
 8001d1a:	d906      	bls.n	8001d2a <led_enable_kalive+0x46>
			sys_rp_led_off();
 8001d1c:	4b08      	ldr	r3, [pc, #32]	; (8001d40 <led_enable_kalive+0x5c>)
 8001d1e:	695a      	ldr	r2, [r3, #20]
 8001d20:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <led_enable_kalive+0x5c>)
 8001d22:	2140      	movs	r1, #64	; 0x40
 8001d24:	430a      	orrs	r2, r1
 8001d26:	615a      	str	r2, [r3, #20]
}
 8001d28:	e005      	b.n	8001d36 <led_enable_kalive+0x52>
			sys_rp_led_on();
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <led_enable_kalive+0x5c>)
 8001d2c:	695a      	ldr	r2, [r3, #20]
 8001d2e:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <led_enable_kalive+0x5c>)
 8001d30:	2140      	movs	r1, #64	; 0x40
 8001d32:	438a      	bics	r2, r1
 8001d34:	615a      	str	r2, [r3, #20]
}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b002      	add	sp, #8
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	46c0      	nop			; (mov r8, r8)
 8001d40:	50000800 	.word	0x50000800

08001d44 <led_reset>:
void led_reset(LED_t *l) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
	l->ch_counter = 0;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
	l->cl_counter = 0;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	605a      	str	r2, [r3, #4]
	l->cn_counter = 0;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
	l->ka_counter = HAL_GetTick();
 8001d5e:	f002 fa63 	bl	8004228 <HAL_GetTick>
 8001d62:	0002      	movs	r2, r0
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	601a      	str	r2, [r3, #0]
	l->sysrp_counter = 0;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	611a      	str	r2, [r3, #16]
	l->th_counter = 0;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	619a      	str	r2, [r3, #24]
	l->tok_counter = 0;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	615a      	str	r2, [r3, #20]
	current_low_led_on();
 8001d7a:	23a0      	movs	r3, #160	; 0xa0
 8001d7c:	05db      	lsls	r3, r3, #23
 8001d7e:	695a      	ldr	r2, [r3, #20]
 8001d80:	23a0      	movs	r3, #160	; 0xa0
 8001d82:	05db      	lsls	r3, r3, #23
 8001d84:	4916      	ldr	r1, [pc, #88]	; (8001de0 <led_reset+0x9c>)
 8001d86:	400a      	ands	r2, r1
 8001d88:	615a      	str	r2, [r3, #20]
	current_normal_led_on();
 8001d8a:	23a0      	movs	r3, #160	; 0xa0
 8001d8c:	05db      	lsls	r3, r3, #23
 8001d8e:	695a      	ldr	r2, [r3, #20]
 8001d90:	23a0      	movs	r3, #160	; 0xa0
 8001d92:	05db      	lsls	r3, r3, #23
 8001d94:	4913      	ldr	r1, [pc, #76]	; (8001de4 <led_reset+0xa0>)
 8001d96:	400a      	ands	r2, r1
 8001d98:	615a      	str	r2, [r3, #20]
	current_high_led_on();
 8001d9a:	23a0      	movs	r3, #160	; 0xa0
 8001d9c:	05db      	lsls	r3, r3, #23
 8001d9e:	695a      	ldr	r2, [r3, #20]
 8001da0:	23a0      	movs	r3, #160	; 0xa0
 8001da2:	05db      	lsls	r3, r3, #23
 8001da4:	4910      	ldr	r1, [pc, #64]	; (8001de8 <led_reset+0xa4>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	615a      	str	r2, [r3, #20]
	sys_rp_led_on();
 8001daa:	4b10      	ldr	r3, [pc, #64]	; (8001dec <led_reset+0xa8>)
 8001dac:	695a      	ldr	r2, [r3, #20]
 8001dae:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <led_reset+0xa8>)
 8001db0:	2140      	movs	r1, #64	; 0x40
 8001db2:	438a      	bics	r2, r1
 8001db4:	615a      	str	r2, [r3, #20]
	temperature_ok_led_on();
 8001db6:	23a0      	movs	r3, #160	; 0xa0
 8001db8:	05db      	lsls	r3, r3, #23
 8001dba:	695a      	ldr	r2, [r3, #20]
 8001dbc:	23a0      	movs	r3, #160	; 0xa0
 8001dbe:	05db      	lsls	r3, r3, #23
 8001dc0:	490b      	ldr	r1, [pc, #44]	; (8001df0 <led_reset+0xac>)
 8001dc2:	400a      	ands	r2, r1
 8001dc4:	615a      	str	r2, [r3, #20]
	temperature_high_led_on();
 8001dc6:	23a0      	movs	r3, #160	; 0xa0
 8001dc8:	05db      	lsls	r3, r3, #23
 8001dca:	695a      	ldr	r2, [r3, #20]
 8001dcc:	23a0      	movs	r3, #160	; 0xa0
 8001dce:	05db      	lsls	r3, r3, #23
 8001dd0:	4908      	ldr	r1, [pc, #32]	; (8001df4 <led_reset+0xb0>)
 8001dd2:	400a      	ands	r2, r1
 8001dd4:	615a      	str	r2, [r3, #20]
}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	b002      	add	sp, #8
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	46c0      	nop			; (mov r8, r8)
 8001de0:	ffffefff 	.word	0xffffefff
 8001de4:	fffff7ff 	.word	0xfffff7ff
 8001de8:	fffffbff 	.word	0xfffffbff
 8001dec:	50000800 	.word	0x50000800
 8001df0:	fffffdff 	.word	0xfffffdff
 8001df4:	fffffeff 	.word	0xfffffeff

08001df8 <led_current_update>:

void led_current_update(int16_t current) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	0002      	movs	r2, r0
 8001e00:	1dbb      	adds	r3, r7, #6
 8001e02:	801a      	strh	r2, [r3, #0]

	if (current >= LED_MAX_CURRENT) {
 8001e04:	1dbb      	adds	r3, r7, #6
 8001e06:	2200      	movs	r2, #0
 8001e08:	5e9a      	ldrsh	r2, [r3, r2]
 8001e0a:	2396      	movs	r3, #150	; 0x96
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	db1a      	blt.n	8001e48 <led_current_update+0x50>
		current_high_led_on();
 8001e12:	23a0      	movs	r3, #160	; 0xa0
 8001e14:	05db      	lsls	r3, r3, #23
 8001e16:	695a      	ldr	r2, [r3, #20]
 8001e18:	23a0      	movs	r3, #160	; 0xa0
 8001e1a:	05db      	lsls	r3, r3, #23
 8001e1c:	492f      	ldr	r1, [pc, #188]	; (8001edc <led_current_update+0xe4>)
 8001e1e:	400a      	ands	r2, r1
 8001e20:	615a      	str	r2, [r3, #20]
		current_normal_led_off();
 8001e22:	23a0      	movs	r3, #160	; 0xa0
 8001e24:	05db      	lsls	r3, r3, #23
 8001e26:	695a      	ldr	r2, [r3, #20]
 8001e28:	23a0      	movs	r3, #160	; 0xa0
 8001e2a:	05db      	lsls	r3, r3, #23
 8001e2c:	2180      	movs	r1, #128	; 0x80
 8001e2e:	0109      	lsls	r1, r1, #4
 8001e30:	430a      	orrs	r2, r1
 8001e32:	615a      	str	r2, [r3, #20]
		current_low_led_off();
 8001e34:	23a0      	movs	r3, #160	; 0xa0
 8001e36:	05db      	lsls	r3, r3, #23
 8001e38:	695a      	ldr	r2, [r3, #20]
 8001e3a:	23a0      	movs	r3, #160	; 0xa0
 8001e3c:	05db      	lsls	r3, r3, #23
 8001e3e:	2180      	movs	r1, #128	; 0x80
 8001e40:	0149      	lsls	r1, r1, #5
 8001e42:	430a      	orrs	r2, r1
 8001e44:	615a      	str	r2, [r3, #20]
	} else if (current <= LED_MIN_CURRENT) {
		current_high_led_off();
		current_normal_led_off();
		current_low_led_on();
	}
}
 8001e46:	e045      	b.n	8001ed4 <led_current_update+0xdc>
	} else if (current > LED_MIN_CURRENT && current < LED_MAX_CURRENT) {
 8001e48:	1dbb      	adds	r3, r7, #6
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	5e9b      	ldrsh	r3, [r3, r2]
 8001e4e:	2b64      	cmp	r3, #100	; 0x64
 8001e50:	dd21      	ble.n	8001e96 <led_current_update+0x9e>
 8001e52:	1dbb      	adds	r3, r7, #6
 8001e54:	2200      	movs	r2, #0
 8001e56:	5e9a      	ldrsh	r2, [r3, r2]
 8001e58:	2396      	movs	r3, #150	; 0x96
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	da1a      	bge.n	8001e96 <led_current_update+0x9e>
		current_high_led_off();
 8001e60:	23a0      	movs	r3, #160	; 0xa0
 8001e62:	05db      	lsls	r3, r3, #23
 8001e64:	695a      	ldr	r2, [r3, #20]
 8001e66:	23a0      	movs	r3, #160	; 0xa0
 8001e68:	05db      	lsls	r3, r3, #23
 8001e6a:	2180      	movs	r1, #128	; 0x80
 8001e6c:	00c9      	lsls	r1, r1, #3
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	615a      	str	r2, [r3, #20]
		current_normal_led_on();
 8001e72:	23a0      	movs	r3, #160	; 0xa0
 8001e74:	05db      	lsls	r3, r3, #23
 8001e76:	695a      	ldr	r2, [r3, #20]
 8001e78:	23a0      	movs	r3, #160	; 0xa0
 8001e7a:	05db      	lsls	r3, r3, #23
 8001e7c:	4918      	ldr	r1, [pc, #96]	; (8001ee0 <led_current_update+0xe8>)
 8001e7e:	400a      	ands	r2, r1
 8001e80:	615a      	str	r2, [r3, #20]
		current_low_led_off();
 8001e82:	23a0      	movs	r3, #160	; 0xa0
 8001e84:	05db      	lsls	r3, r3, #23
 8001e86:	695a      	ldr	r2, [r3, #20]
 8001e88:	23a0      	movs	r3, #160	; 0xa0
 8001e8a:	05db      	lsls	r3, r3, #23
 8001e8c:	2180      	movs	r1, #128	; 0x80
 8001e8e:	0149      	lsls	r1, r1, #5
 8001e90:	430a      	orrs	r2, r1
 8001e92:	615a      	str	r2, [r3, #20]
}
 8001e94:	e01e      	b.n	8001ed4 <led_current_update+0xdc>
	} else if (current <= LED_MIN_CURRENT) {
 8001e96:	1dbb      	adds	r3, r7, #6
 8001e98:	2200      	movs	r2, #0
 8001e9a:	5e9b      	ldrsh	r3, [r3, r2]
 8001e9c:	2b64      	cmp	r3, #100	; 0x64
 8001e9e:	dc19      	bgt.n	8001ed4 <led_current_update+0xdc>
		current_high_led_off();
 8001ea0:	23a0      	movs	r3, #160	; 0xa0
 8001ea2:	05db      	lsls	r3, r3, #23
 8001ea4:	695a      	ldr	r2, [r3, #20]
 8001ea6:	23a0      	movs	r3, #160	; 0xa0
 8001ea8:	05db      	lsls	r3, r3, #23
 8001eaa:	2180      	movs	r1, #128	; 0x80
 8001eac:	00c9      	lsls	r1, r1, #3
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	615a      	str	r2, [r3, #20]
		current_normal_led_off();
 8001eb2:	23a0      	movs	r3, #160	; 0xa0
 8001eb4:	05db      	lsls	r3, r3, #23
 8001eb6:	695a      	ldr	r2, [r3, #20]
 8001eb8:	23a0      	movs	r3, #160	; 0xa0
 8001eba:	05db      	lsls	r3, r3, #23
 8001ebc:	2180      	movs	r1, #128	; 0x80
 8001ebe:	0109      	lsls	r1, r1, #4
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	615a      	str	r2, [r3, #20]
		current_low_led_on();
 8001ec4:	23a0      	movs	r3, #160	; 0xa0
 8001ec6:	05db      	lsls	r3, r3, #23
 8001ec8:	695a      	ldr	r2, [r3, #20]
 8001eca:	23a0      	movs	r3, #160	; 0xa0
 8001ecc:	05db      	lsls	r3, r3, #23
 8001ece:	4905      	ldr	r1, [pc, #20]	; (8001ee4 <led_current_update+0xec>)
 8001ed0:	400a      	ands	r2, r1
 8001ed2:	615a      	str	r2, [r3, #20]
}
 8001ed4:	46c0      	nop			; (mov r8, r8)
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b002      	add	sp, #8
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	fffffbff 	.word	0xfffffbff
 8001ee0:	fffff7ff 	.word	0xfffff7ff
 8001ee4:	ffffefff 	.word	0xffffefff

08001ee8 <led_temperature_update>:

uint8_t led_temperature_update(uint8_t temperature) {
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	0002      	movs	r2, r0
 8001ef0:	1dfb      	adds	r3, r7, #7
 8001ef2:	701a      	strb	r2, [r3, #0]
	if (temperature > LED_MAX_TEMPERATURE) {
 8001ef4:	1dfb      	adds	r3, r7, #7
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b4b      	cmp	r3, #75	; 0x4b
 8001efa:	d912      	bls.n	8001f22 <led_temperature_update+0x3a>
		temperature_ok_led_off();
 8001efc:	23a0      	movs	r3, #160	; 0xa0
 8001efe:	05db      	lsls	r3, r3, #23
 8001f00:	695a      	ldr	r2, [r3, #20]
 8001f02:	23a0      	movs	r3, #160	; 0xa0
 8001f04:	05db      	lsls	r3, r3, #23
 8001f06:	2180      	movs	r1, #128	; 0x80
 8001f08:	0089      	lsls	r1, r1, #2
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	615a      	str	r2, [r3, #20]
		temperature_high_led_on();
 8001f0e:	23a0      	movs	r3, #160	; 0xa0
 8001f10:	05db      	lsls	r3, r3, #23
 8001f12:	695a      	ldr	r2, [r3, #20]
 8001f14:	23a0      	movs	r3, #160	; 0xa0
 8001f16:	05db      	lsls	r3, r3, #23
 8001f18:	490d      	ldr	r1, [pc, #52]	; (8001f50 <led_temperature_update+0x68>)
 8001f1a:	400a      	ands	r2, r1
 8001f1c:	615a      	str	r2, [r3, #20]
		return 1;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e011      	b.n	8001f46 <led_temperature_update+0x5e>
	} else {
		temperature_ok_led_on();
 8001f22:	23a0      	movs	r3, #160	; 0xa0
 8001f24:	05db      	lsls	r3, r3, #23
 8001f26:	695a      	ldr	r2, [r3, #20]
 8001f28:	23a0      	movs	r3, #160	; 0xa0
 8001f2a:	05db      	lsls	r3, r3, #23
 8001f2c:	4909      	ldr	r1, [pc, #36]	; (8001f54 <led_temperature_update+0x6c>)
 8001f2e:	400a      	ands	r2, r1
 8001f30:	615a      	str	r2, [r3, #20]
		temperature_high_led_off();
 8001f32:	23a0      	movs	r3, #160	; 0xa0
 8001f34:	05db      	lsls	r3, r3, #23
 8001f36:	695a      	ldr	r2, [r3, #20]
 8001f38:	23a0      	movs	r3, #160	; 0xa0
 8001f3a:	05db      	lsls	r3, r3, #23
 8001f3c:	2180      	movs	r1, #128	; 0x80
 8001f3e:	0049      	lsls	r1, r1, #1
 8001f40:	430a      	orrs	r2, r1
 8001f42:	615a      	str	r2, [r3, #20]
		return 0;
 8001f44:	2300      	movs	r3, #0
	}
}
 8001f46:	0018      	movs	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	b002      	add	sp, #8
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	fffffeff 	.word	0xfffffeff
 8001f54:	fffffdff 	.word	0xfffffdff

08001f58 <lm75_init>:
#include "lm75.h"

void lm75_init(void ) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
	uint8_t cmd[2];
	cmd[0] = LM75_Conf;
 8001f5e:	1d3b      	adds	r3, r7, #4
 8001f60:	2201      	movs	r2, #1
 8001f62:	701a      	strb	r2, [r3, #0]
	cmd[1] = 0x0;
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	705a      	strb	r2, [r3, #1]
	i2c1_byte_tx(LM75_ADDR<<1, cmd, 2);
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	0019      	movs	r1, r3
 8001f70:	209e      	movs	r0, #158	; 0x9e
 8001f72:	f7ff fd93 	bl	8001a9c <i2c1_byte_tx>
}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	b002      	add	sp, #8
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <lm75_read>:

float lm75_read(void) {
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b082      	sub	sp, #8
 8001f82:	af00      	add	r7, sp, #0
	uint8_t cmd[2];
	float result = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	607b      	str	r3, [r7, #4]
	cmd[0] = LM75_Temp;
 8001f88:	003b      	movs	r3, r7
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	701a      	strb	r2, [r3, #0]

	i2c1_byte_tx( LM75_ADDR<<1, cmd, 1); // Send command string
 8001f8e:	003b      	movs	r3, r7
 8001f90:	2201      	movs	r2, #1
 8001f92:	0019      	movs	r1, r3
 8001f94:	209e      	movs	r0, #158	; 0x9e
 8001f96:	f7ff fd81 	bl	8001a9c <i2c1_byte_tx>
	HAL_Delay(1);
 8001f9a:	2001      	movs	r0, #1
 8001f9c:	f002 f94e 	bl	800423c <HAL_Delay>
	i2c1_buffReceive(LM75_ADDR<<1 | 1, cmd, 2); // Send command string
 8001fa0:	003b      	movs	r3, r7
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	0019      	movs	r1, r3
 8001fa6:	209f      	movs	r0, #159	; 0x9f
 8001fa8:	f7ff fd22 	bl	80019f0 <i2c1_buffReceive>
	result = (float) ((cmd[0] << 8) | cmd[1]) / 256.0f;
 8001fac:	003b      	movs	r3, r7
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	021b      	lsls	r3, r3, #8
 8001fb2:	003a      	movs	r2, r7
 8001fb4:	7852      	ldrb	r2, [r2, #1]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f7ff f8e3 	bl	8001184 <__aeabi_i2f>
 8001fbe:	1c03      	adds	r3, r0, #0
 8001fc0:	2187      	movs	r1, #135	; 0x87
 8001fc2:	05c9      	lsls	r1, r1, #23
 8001fc4:	1c18      	adds	r0, r3, #0
 8001fc6:	f7fe fc0b 	bl	80007e0 <__aeabi_fdiv>
 8001fca:	1c03      	adds	r3, r0, #0
 8001fcc:	607b      	str	r3, [r7, #4]
	return result;
 8001fce:	687b      	ldr	r3, [r7, #4]
}
 8001fd0:	1c18      	adds	r0, r3, #0
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	b002      	add	sp, #8
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <m24c64_read_N>:

	i2c1_byte_tx(CHIP_ADDR, buff, 2);
	i2c1_buffReceive(CHIP_ADDR, data, 32);
}

void m24c64_read_N(uint8_t page, uint8_t *data, uint8_t offset, uint8_t size) {
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	0004      	movs	r4, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	0010      	movs	r0, r2
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	1dfb      	adds	r3, r7, #7
 8001fe8:	1c22      	adds	r2, r4, #0
 8001fea:	701a      	strb	r2, [r3, #0]
 8001fec:	1dbb      	adds	r3, r7, #6
 8001fee:	1c02      	adds	r2, r0, #0
 8001ff0:	701a      	strb	r2, [r3, #0]
 8001ff2:	1d7b      	adds	r3, r7, #5
 8001ff4:	1c0a      	adds	r2, r1, #0
 8001ff6:	701a      	strb	r2, [r3, #0]
	uint8_t buff[2] = { 0 };
 8001ff8:	210c      	movs	r1, #12
 8001ffa:	187b      	adds	r3, r7, r1
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	801a      	strh	r2, [r3, #0]
	uint16_t MemAddress = page << PADDRPOSITION | offset;
 8002000:	1dfb      	adds	r3, r7, #7
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	015b      	lsls	r3, r3, #5
 8002006:	b21a      	sxth	r2, r3
 8002008:	1dbb      	adds	r3, r7, #6
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	b21b      	sxth	r3, r3
 800200e:	4313      	orrs	r3, r2
 8002010:	b21a      	sxth	r2, r3
 8002012:	200e      	movs	r0, #14
 8002014:	183b      	adds	r3, r7, r0
 8002016:	801a      	strh	r2, [r3, #0]

	buff[0] = MemAddress >> 8;
 8002018:	183b      	adds	r3, r7, r0
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	b29b      	uxth	r3, r3
 8002020:	b2da      	uxtb	r2, r3
 8002022:	187b      	adds	r3, r7, r1
 8002024:	701a      	strb	r2, [r3, #0]
	buff[1] = MemAddress & 0xff;
 8002026:	183b      	adds	r3, r7, r0
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	b2da      	uxtb	r2, r3
 800202c:	187b      	adds	r3, r7, r1
 800202e:	705a      	strb	r2, [r3, #1]

	i2c1_byte_tx(CHIP_ADDR, buff, 2);
 8002030:	187b      	adds	r3, r7, r1
 8002032:	2202      	movs	r2, #2
 8002034:	0019      	movs	r1, r3
 8002036:	20a0      	movs	r0, #160	; 0xa0
 8002038:	f7ff fd30 	bl	8001a9c <i2c1_byte_tx>
	i2c1_buffReceive(CHIP_ADDR, data, size);
 800203c:	1d7b      	adds	r3, r7, #5
 800203e:	781a      	ldrb	r2, [r3, #0]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	0019      	movs	r1, r3
 8002044:	20a0      	movs	r0, #160	; 0xa0
 8002046:	f7ff fcd3 	bl	80019f0 <i2c1_buffReceive>
}
 800204a:	46c0      	nop			; (mov r8, r8)
 800204c:	46bd      	mov	sp, r7
 800204e:	b005      	add	sp, #20
 8002050:	bd90      	pop	{r4, r7, pc}

08002052 <m24c64_write_N>:

void m24c64_write_N(uint8_t page, uint8_t *data, uint8_t offset, uint8_t size) {
 8002052:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002054:	b097      	sub	sp, #92	; 0x5c
 8002056:	af00      	add	r7, sp, #0
 8002058:	63b9      	str	r1, [r7, #56]	; 0x38
 800205a:	0011      	movs	r1, r2
 800205c:	001e      	movs	r6, r3
 800205e:	233f      	movs	r3, #63	; 0x3f
 8002060:	18fa      	adds	r2, r7, r3
 8002062:	1c03      	adds	r3, r0, #0
 8002064:	7013      	strb	r3, [r2, #0]
 8002066:	233e      	movs	r3, #62	; 0x3e
 8002068:	18fa      	adds	r2, r7, r3
 800206a:	1c0b      	adds	r3, r1, #0
 800206c:	7013      	strb	r3, [r2, #0]
 800206e:	233d      	movs	r3, #61	; 0x3d
 8002070:	18fa      	adds	r2, r7, r3
 8002072:	1c33      	adds	r3, r6, #0
 8002074:	7013      	strb	r3, [r2, #0]
 8002076:	466b      	mov	r3, sp
 8002078:	001e      	movs	r6, r3
	uint8_t buff[size + 2];
 800207a:	233d      	movs	r3, #61	; 0x3d
 800207c:	18fb      	adds	r3, r7, r3
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	1c9a      	adds	r2, r3, #2
 8002082:	1e53      	subs	r3, r2, #1
 8002084:	657b      	str	r3, [r7, #84]	; 0x54
 8002086:	0013      	movs	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
 800208e:	69b8      	ldr	r0, [r7, #24]
 8002090:	69f9      	ldr	r1, [r7, #28]
 8002092:	0003      	movs	r3, r0
 8002094:	0f5b      	lsrs	r3, r3, #29
 8002096:	469c      	mov	ip, r3
 8002098:	000b      	movs	r3, r1
 800209a:	00dd      	lsls	r5, r3, #3
 800209c:	4663      	mov	r3, ip
 800209e:	431d      	orrs	r5, r3
 80020a0:	0003      	movs	r3, r0
 80020a2:	00dc      	lsls	r4, r3, #3
 80020a4:	0013      	movs	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	6938      	ldr	r0, [r7, #16]
 80020ae:	6979      	ldr	r1, [r7, #20]
 80020b0:	0003      	movs	r3, r0
 80020b2:	0f5b      	lsrs	r3, r3, #29
 80020b4:	000c      	movs	r4, r1
 80020b6:	00e4      	lsls	r4, r4, #3
 80020b8:	637c      	str	r4, [r7, #52]	; 0x34
 80020ba:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 80020bc:	431c      	orrs	r4, r3
 80020be:	637c      	str	r4, [r7, #52]	; 0x34
 80020c0:	0003      	movs	r3, r0
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	633b      	str	r3, [r7, #48]	; 0x30
 80020c6:	0013      	movs	r3, r2
 80020c8:	3307      	adds	r3, #7
 80020ca:	08db      	lsrs	r3, r3, #3
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	466a      	mov	r2, sp
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	469d      	mov	sp, r3
 80020d4:	466b      	mov	r3, sp
 80020d6:	3300      	adds	r3, #0
 80020d8:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint8_t read[size];
 80020da:	233d      	movs	r3, #61	; 0x3d
 80020dc:	18fb      	adds	r3, r7, r3
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	001a      	movs	r2, r3
 80020e2:	3a01      	subs	r2, #1
 80020e4:	64ba      	str	r2, [r7, #72]	; 0x48
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	2200      	movs	r2, #0
 80020ea:	60fa      	str	r2, [r7, #12]
 80020ec:	68b8      	ldr	r0, [r7, #8]
 80020ee:	68f9      	ldr	r1, [r7, #12]
 80020f0:	0002      	movs	r2, r0
 80020f2:	0f52      	lsrs	r2, r2, #29
 80020f4:	000c      	movs	r4, r1
 80020f6:	00e4      	lsls	r4, r4, #3
 80020f8:	62fc      	str	r4, [r7, #44]	; 0x2c
 80020fa:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 80020fc:	4314      	orrs	r4, r2
 80020fe:	62fc      	str	r4, [r7, #44]	; 0x2c
 8002100:	0002      	movs	r2, r0
 8002102:	00d2      	lsls	r2, r2, #3
 8002104:	62ba      	str	r2, [r7, #40]	; 0x28
 8002106:	603b      	str	r3, [r7, #0]
 8002108:	2200      	movs	r2, #0
 800210a:	607a      	str	r2, [r7, #4]
 800210c:	6838      	ldr	r0, [r7, #0]
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	0002      	movs	r2, r0
 8002112:	0f52      	lsrs	r2, r2, #29
 8002114:	000c      	movs	r4, r1
 8002116:	00e4      	lsls	r4, r4, #3
 8002118:	627c      	str	r4, [r7, #36]	; 0x24
 800211a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800211c:	4314      	orrs	r4, r2
 800211e:	627c      	str	r4, [r7, #36]	; 0x24
 8002120:	0002      	movs	r2, r0
 8002122:	00d2      	lsls	r2, r2, #3
 8002124:	623a      	str	r2, [r7, #32]
 8002126:	3307      	adds	r3, #7
 8002128:	08db      	lsrs	r3, r3, #3
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	466a      	mov	r2, sp
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	469d      	mov	sp, r3
 8002132:	466b      	mov	r3, sp
 8002134:	3300      	adds	r3, #0
 8002136:	647b      	str	r3, [r7, #68]	; 0x44

	m24c64_read_N(page, read, offset, size);
 8002138:	233d      	movs	r3, #61	; 0x3d
 800213a:	18fb      	adds	r3, r7, r3
 800213c:	781c      	ldrb	r4, [r3, #0]
 800213e:	233e      	movs	r3, #62	; 0x3e
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	781a      	ldrb	r2, [r3, #0]
 8002144:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002146:	233f      	movs	r3, #63	; 0x3f
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	7818      	ldrb	r0, [r3, #0]
 800214c:	0023      	movs	r3, r4
 800214e:	f7ff ff43 	bl	8001fd8 <m24c64_read_N>

//	HAL_Delay(5);
	if (strncmp((const char*) data, (const char*) read, (size_t) size)) {
 8002152:	233d      	movs	r3, #61	; 0x3d
 8002154:	18fb      	adds	r3, r7, r3
 8002156:	781a      	ldrb	r2, [r3, #0]
 8002158:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800215a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800215c:	0018      	movs	r0, r3
 800215e:	f004 fd25 	bl	8006bac <strncmp>
 8002162:	1e03      	subs	r3, r0, #0
 8002164:	d037      	beq.n	80021d6 <m24c64_write_N+0x184>
		buff[0] = (page << PADDRPOSITION | offset) >> 8;
 8002166:	233f      	movs	r3, #63	; 0x3f
 8002168:	18fb      	adds	r3, r7, r3
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	015a      	lsls	r2, r3, #5
 800216e:	233e      	movs	r3, #62	; 0x3e
 8002170:	18fb      	adds	r3, r7, r3
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	4313      	orrs	r3, r2
 8002176:	121b      	asrs	r3, r3, #8
 8002178:	b2da      	uxtb	r2, r3
 800217a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800217c:	701a      	strb	r2, [r3, #0]
		buff[1] = (page << PADDRPOSITION | offset) & 0xff;
 800217e:	233f      	movs	r3, #63	; 0x3f
 8002180:	18fb      	adds	r3, r7, r3
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	015b      	lsls	r3, r3, #5
 8002186:	b25a      	sxtb	r2, r3
 8002188:	233e      	movs	r3, #62	; 0x3e
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	b25b      	sxtb	r3, r3
 8002190:	4313      	orrs	r3, r2
 8002192:	b25b      	sxtb	r3, r3
 8002194:	b2da      	uxtb	r2, r3
 8002196:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002198:	705a      	strb	r2, [r3, #1]
		for (int i = 0; i < size; i++) {
 800219a:	2300      	movs	r3, #0
 800219c:	653b      	str	r3, [r7, #80]	; 0x50
 800219e:	e00a      	b.n	80021b6 <m24c64_write_N+0x164>
			buff[i + 2] = data[i];
 80021a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021a4:	18d2      	adds	r2, r2, r3
 80021a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021a8:	3302      	adds	r3, #2
 80021aa:	7811      	ldrb	r1, [r2, #0]
 80021ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021ae:	54d1      	strb	r1, [r2, r3]
		for (int i = 0; i < size; i++) {
 80021b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021b2:	3301      	adds	r3, #1
 80021b4:	653b      	str	r3, [r7, #80]	; 0x50
 80021b6:	233d      	movs	r3, #61	; 0x3d
 80021b8:	18fb      	adds	r3, r7, r3
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80021be:	429a      	cmp	r2, r3
 80021c0:	dbee      	blt.n	80021a0 <m24c64_write_N+0x14e>
		}
		i2c1_byte_tx(CHIP_ADDR, buff, size + 2);
 80021c2:	233d      	movs	r3, #61	; 0x3d
 80021c4:	18fb      	adds	r3, r7, r3
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	3302      	adds	r3, #2
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021ce:	0019      	movs	r1, r3
 80021d0:	20a0      	movs	r0, #160	; 0xa0
 80021d2:	f7ff fc63 	bl	8001a9c <i2c1_byte_tx>
	}
	HAL_Delay(6);
 80021d6:	2006      	movs	r0, #6
 80021d8:	f002 f830 	bl	800423c <HAL_Delay>
 80021dc:	46b5      	mov	sp, r6
}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	46bd      	mov	sp, r7
 80021e2:	b017      	add	sp, #92	; 0x5c
 80021e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080021e6 <m24c64_init_16uvalue>:

void m24c64_init_16uvalue(M24C64_ADDR_t addr, uint16_t value) {
 80021e6:	b590      	push	{r4, r7, lr}
 80021e8:	b085      	sub	sp, #20
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	0002      	movs	r2, r0
 80021ee:	1dfb      	adds	r3, r7, #7
 80021f0:	701a      	strb	r2, [r3, #0]
 80021f2:	1d3b      	adds	r3, r7, #4
 80021f4:	1c0a      	adds	r2, r1, #0
 80021f6:	801a      	strh	r2, [r3, #0]
	uint8_t buff[2];
	m24c64_read_N(BASE_ADDR, buff, addr, 1);
 80021f8:	1dfb      	adds	r3, r7, #7
 80021fa:	781a      	ldrb	r2, [r3, #0]
 80021fc:	240c      	movs	r4, #12
 80021fe:	1939      	adds	r1, r7, r4
 8002200:	2301      	movs	r3, #1
 8002202:	2003      	movs	r0, #3
 8002204:	f7ff fee8 	bl	8001fd8 <m24c64_read_N>
	if (!(buff[0] == IS_READY)) {
 8002208:	0021      	movs	r1, r4
 800220a:	187b      	adds	r3, r7, r1
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	2baa      	cmp	r3, #170	; 0xaa
 8002210:	d014      	beq.n	800223c <m24c64_init_16uvalue+0x56>
		buff[0] = value >> 8;
 8002212:	1d3b      	adds	r3, r7, #4
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	0a1b      	lsrs	r3, r3, #8
 8002218:	b29b      	uxth	r3, r3
 800221a:	b2da      	uxtb	r2, r3
 800221c:	187b      	adds	r3, r7, r1
 800221e:	701a      	strb	r2, [r3, #0]
		buff[1] = value & 0xff;
 8002220:	1d3b      	adds	r3, r7, #4
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	b2da      	uxtb	r2, r3
 8002226:	187b      	adds	r3, r7, r1
 8002228:	705a      	strb	r2, [r3, #1]
		m24c64_write_N(BASE_ADDR, buff, addr + 1, 2);
 800222a:	1dfb      	adds	r3, r7, #7
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	3301      	adds	r3, #1
 8002230:	b2da      	uxtb	r2, r3
 8002232:	1879      	adds	r1, r7, r1
 8002234:	2302      	movs	r3, #2
 8002236:	2003      	movs	r0, #3
 8002238:	f7ff ff0b 	bl	8002052 <m24c64_write_N>
	}
}
 800223c:	46c0      	nop			; (mov r8, r8)
 800223e:	46bd      	mov	sp, r7
 8002240:	b005      	add	sp, #20
 8002242:	bd90      	pop	{r4, r7, pc}

08002244 <m24c64_store_16uvalue>:

void m24c64_store_16uvalue(M24C64_ADDR_t addr, uint16_t value) {
 8002244:	b590      	push	{r4, r7, lr}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	0002      	movs	r2, r0
 800224c:	1dfb      	adds	r3, r7, #7
 800224e:	701a      	strb	r2, [r3, #0]
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	1c0a      	adds	r2, r1, #0
 8002254:	801a      	strh	r2, [r3, #0]
	uint8_t buff[2];
	buff[0] = value >> 8;
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	881b      	ldrh	r3, [r3, #0]
 800225a:	0a1b      	lsrs	r3, r3, #8
 800225c:	b29b      	uxth	r3, r3
 800225e:	b2da      	uxtb	r2, r3
 8002260:	210c      	movs	r1, #12
 8002262:	187b      	adds	r3, r7, r1
 8002264:	701a      	strb	r2, [r3, #0]
	buff[1] = value & 0xff;
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	b2da      	uxtb	r2, r3
 800226c:	187b      	adds	r3, r7, r1
 800226e:	705a      	strb	r2, [r3, #1]
	m24c64_write_N(BASE_ADDR, buff, addr + 1, 2);
 8002270:	1dfb      	adds	r3, r7, #7
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	3301      	adds	r3, #1
 8002276:	b2da      	uxtb	r2, r3
 8002278:	000c      	movs	r4, r1
 800227a:	1879      	adds	r1, r7, r1
 800227c:	2302      	movs	r3, #2
 800227e:	2003      	movs	r0, #3
 8002280:	f7ff fee7 	bl	8002052 <m24c64_write_N>
	buff[0] = addr;
 8002284:	0021      	movs	r1, r4
 8002286:	187b      	adds	r3, r7, r1
 8002288:	1dfa      	adds	r2, r7, #7
 800228a:	7812      	ldrb	r2, [r2, #0]
 800228c:	701a      	strb	r2, [r3, #0]
	m24c64_write_N(BASE_ADDR, buff, addr, 1);
 800228e:	1dfb      	adds	r3, r7, #7
 8002290:	781a      	ldrb	r2, [r3, #0]
 8002292:	1879      	adds	r1, r7, r1
 8002294:	2301      	movs	r3, #1
 8002296:	2003      	movs	r0, #3
 8002298:	f7ff fedb 	bl	8002052 <m24c64_write_N>
}
 800229c:	46c0      	nop			; (mov r8, r8)
 800229e:	46bd      	mov	sp, r7
 80022a0:	b005      	add	sp, #20
 80022a2:	bd90      	pop	{r4, r7, pc}

080022a4 <print_parameters>:
/* USER CODE BEGIN PFP */

uint8_t get_db_gain(uint16_t adc_gain);
uint8_t get_dbm_pout(uint16_t pout_adc);

void print_parameters(UART1_t *u, Module_t m) {
 80022a4:	b084      	sub	sp, #16
 80022a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022a8:	b087      	sub	sp, #28
 80022aa:	af04      	add	r7, sp, #16
 80022ac:	6078      	str	r0, [r7, #4]
 80022ae:	2004      	movs	r0, #4
 80022b0:	2420      	movs	r4, #32
 80022b2:	1900      	adds	r0, r0, r4
 80022b4:	19c0      	adds	r0, r0, r7
 80022b6:	6001      	str	r1, [r0, #0]
 80022b8:	6042      	str	r2, [r0, #4]
 80022ba:	6083      	str	r3, [r0, #8]
	sprintf((char*) u->tx_buffer,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6858      	ldr	r0, [r3, #4]
			"Pout %d[dBm] Att %u[dB] Gain %u[dB] Pin %d[dBm] Curent %d[mA] Voltage %u[V]\r\n",
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 80022c0:	2304      	movs	r3, #4
 80022c2:	0021      	movs	r1, r4
 80022c4:	185b      	adds	r3, r3, r1
 80022c6:	19db      	adds	r3, r3, r7
 80022c8:	789b      	ldrb	r3, [r3, #2]
 80022ca:	b25b      	sxtb	r3, r3
	sprintf((char*) u->tx_buffer,
 80022cc:	001e      	movs	r6, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 80022ce:	2304      	movs	r3, #4
 80022d0:	185b      	adds	r3, r3, r1
 80022d2:	19db      	adds	r3, r3, r7
 80022d4:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 80022d6:	469c      	mov	ip, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 80022d8:	2304      	movs	r3, #4
 80022da:	185b      	adds	r3, r3, r1
 80022dc:	19db      	adds	r3, r3, r7
 80022de:	785b      	ldrb	r3, [r3, #1]
	sprintf((char*) u->tx_buffer,
 80022e0:	001a      	movs	r2, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 80022e2:	2304      	movs	r3, #4
 80022e4:	185b      	adds	r3, r3, r1
 80022e6:	19db      	adds	r3, r3, r7
 80022e8:	795b      	ldrb	r3, [r3, #5]
 80022ea:	b25b      	sxtb	r3, r3
	sprintf((char*) u->tx_buffer,
 80022ec:	001c      	movs	r4, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 80022ee:	2304      	movs	r3, #4
 80022f0:	185b      	adds	r3, r3, r1
 80022f2:	19db      	adds	r3, r3, r7
 80022f4:	88db      	ldrh	r3, [r3, #6]
	sprintf((char*) u->tx_buffer,
 80022f6:	001d      	movs	r5, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 80022f8:	2304      	movs	r3, #4
 80022fa:	185b      	adds	r3, r3, r1
 80022fc:	19db      	adds	r3, r3, r7
 80022fe:	791b      	ldrb	r3, [r3, #4]
	sprintf((char*) u->tx_buffer,
 8002300:	490c      	ldr	r1, [pc, #48]	; (8002334 <print_parameters+0x90>)
 8002302:	9303      	str	r3, [sp, #12]
 8002304:	9502      	str	r5, [sp, #8]
 8002306:	9401      	str	r4, [sp, #4]
 8002308:	9200      	str	r2, [sp, #0]
 800230a:	4663      	mov	r3, ip
 800230c:	0032      	movs	r2, r6
 800230e:	f004 fc2d 	bl	8006b6c <siprintf>
	uart1_send_frame((char*) u->tx_buffer, TX_BUFFLEN);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	2164      	movs	r1, #100	; 0x64
 8002318:	0018      	movs	r0, r3
 800231a:	f001 fe95 	bl	8004048 <uart1_send_frame>
	uart1_clean_buffer(u);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	0018      	movs	r0, r3
 8002322:	f001 feb7 	bl	8004094 <uart1_clean_buffer>
}
 8002326:	46c0      	nop			; (mov r8, r8)
 8002328:	46bd      	mov	sp, r7
 800232a:	b003      	add	sp, #12
 800232c:	bcf0      	pop	{r4, r5, r6, r7}
 800232e:	bc08      	pop	{r3}
 8002330:	b004      	add	sp, #16
 8002332:	4718      	bx	r3
 8002334:	08007378 	.word	0x08007378

08002338 <print_adc>:
void print_adc(UART1_t *u, uint16_t *adc) {
 8002338:	b5b0      	push	{r4, r5, r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af02      	add	r7, sp, #8
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
	sprintf((char*) u->tx_buffer,
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6858      	ldr	r0, [r3, #4]
			"Pout %d  \t Gain %u \t Curent %u \t Voltage %u\r\n", adc[POUT_i],
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	3308      	adds	r3, #8
 800234a:	881b      	ldrh	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 800234c:	001c      	movs	r4, r3
			adc[GAIN_i], adc[CURRENT_i], adc[VOLTAGE_i]);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	881b      	ldrh	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 8002352:	001d      	movs	r5, r3
			adc[GAIN_i], adc[CURRENT_i], adc[VOLTAGE_i]);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	3302      	adds	r3, #2
 8002358:	881b      	ldrh	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 800235a:	001a      	movs	r2, r3
			adc[GAIN_i], adc[CURRENT_i], adc[VOLTAGE_i]);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	3304      	adds	r3, #4
 8002360:	881b      	ldrh	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 8002362:	490a      	ldr	r1, [pc, #40]	; (800238c <print_adc+0x54>)
 8002364:	9301      	str	r3, [sp, #4]
 8002366:	9200      	str	r2, [sp, #0]
 8002368:	002b      	movs	r3, r5
 800236a:	0022      	movs	r2, r4
 800236c:	f004 fbfe 	bl	8006b6c <siprintf>
	uart1_send_frame((char*) u->tx_buffer, TX_BUFFLEN);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2164      	movs	r1, #100	; 0x64
 8002376:	0018      	movs	r0, r3
 8002378:	f001 fe66 	bl	8004048 <uart1_send_frame>
	uart1_clean_buffer(u);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	0018      	movs	r0, r3
 8002380:	f001 fe88 	bl	8004094 <uart1_clean_buffer>
}
 8002384:	46c0      	nop			; (mov r8, r8)
 8002386:	46bd      	mov	sp, r7
 8002388:	b002      	add	sp, #8
 800238a:	bdb0      	pop	{r4, r5, r7, pc}
 800238c:	080073c8 	.word	0x080073c8

08002390 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002392:	b09d      	sub	sp, #116	; 0x74
 8002394:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002396:	f001 fecb 	bl	8004130 <HAL_Init>

	/* USER CODE BEGIN Init */

	/* enable clock access ro GPIOA and GPIOB */
	SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN);
 800239a:	4bec      	ldr	r3, [pc, #944]	; (800274c <main+0x3bc>)
 800239c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800239e:	4beb      	ldr	r3, [pc, #940]	; (800274c <main+0x3bc>)
 80023a0:	2101      	movs	r1, #1
 80023a2:	430a      	orrs	r2, r1
 80023a4:	635a      	str	r2, [r3, #52]	; 0x34
	SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN);
 80023a6:	4be9      	ldr	r3, [pc, #932]	; (800274c <main+0x3bc>)
 80023a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023aa:	4be8      	ldr	r3, [pc, #928]	; (800274c <main+0x3bc>)
 80023ac:	2102      	movs	r1, #2
 80023ae:	430a      	orrs	r2, r1
 80023b0:	635a      	str	r2, [r3, #52]	; 0x34
	SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN);
 80023b2:	4be6      	ldr	r3, [pc, #920]	; (800274c <main+0x3bc>)
 80023b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023b6:	4be5      	ldr	r3, [pc, #916]	; (800274c <main+0x3bc>)
 80023b8:	2104      	movs	r1, #4
 80023ba:	430a      	orrs	r2, r1
 80023bc:	635a      	str	r2, [r3, #52]	; 0x34
	/* PA15 as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE15_0);
 80023be:	23a0      	movs	r3, #160	; 0xa0
 80023c0:	05db      	lsls	r3, r3, #23
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	23a0      	movs	r3, #160	; 0xa0
 80023c6:	05db      	lsls	r3, r3, #23
 80023c8:	2180      	movs	r1, #128	; 0x80
 80023ca:	05c9      	lsls	r1, r1, #23
 80023cc:	430a      	orrs	r2, r1
 80023ce:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE15_1);
 80023d0:	23a0      	movs	r3, #160	; 0xa0
 80023d2:	05db      	lsls	r3, r3, #23
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	23a0      	movs	r3, #160	; 0xa0
 80023d8:	05db      	lsls	r3, r3, #23
 80023da:	0052      	lsls	r2, r2, #1
 80023dc:	0852      	lsrs	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]

	/* PB5 as output */
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE5_0);
 80023e0:	4bdb      	ldr	r3, [pc, #876]	; (8002750 <main+0x3c0>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4bda      	ldr	r3, [pc, #872]	; (8002750 <main+0x3c0>)
 80023e6:	2180      	movs	r1, #128	; 0x80
 80023e8:	00c9      	lsls	r1, r1, #3
 80023ea:	430a      	orrs	r2, r1
 80023ec:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE5_1);
 80023ee:	4bd8      	ldr	r3, [pc, #864]	; (8002750 <main+0x3c0>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	4bd7      	ldr	r3, [pc, #860]	; (8002750 <main+0x3c0>)
 80023f4:	49d7      	ldr	r1, [pc, #860]	; (8002754 <main+0x3c4>)
 80023f6:	400a      	ands	r2, r1
 80023f8:	601a      	str	r2, [r3, #0]

	/* PC15  TIMER_TEST  as output */
	SET_BIT(GPIOC->MODER, GPIO_MODER_MODE15_0);
 80023fa:	4bd7      	ldr	r3, [pc, #860]	; (8002758 <main+0x3c8>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	4bd6      	ldr	r3, [pc, #856]	; (8002758 <main+0x3c8>)
 8002400:	2180      	movs	r1, #128	; 0x80
 8002402:	05c9      	lsls	r1, r1, #23
 8002404:	430a      	orrs	r2, r1
 8002406:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOC->MODER, GPIO_MODER_MODE15_1);
 8002408:	4bd3      	ldr	r3, [pc, #844]	; (8002758 <main+0x3c8>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	4bd2      	ldr	r3, [pc, #840]	; (8002758 <main+0x3c8>)
 800240e:	0052      	lsls	r2, r2, #1
 8002410:	0852      	lsrs	r2, r2, #1
 8002412:	601a      	str	r2, [r3, #0]

	/* PA3  PA_HAB as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE3_0);
 8002414:	23a0      	movs	r3, #160	; 0xa0
 8002416:	05db      	lsls	r3, r3, #23
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	23a0      	movs	r3, #160	; 0xa0
 800241c:	05db      	lsls	r3, r3, #23
 800241e:	2140      	movs	r1, #64	; 0x40
 8002420:	430a      	orrs	r2, r1
 8002422:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE3_1);
 8002424:	23a0      	movs	r3, #160	; 0xa0
 8002426:	05db      	lsls	r3, r3, #23
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	23a0      	movs	r3, #160	; 0xa0
 800242c:	05db      	lsls	r3, r3, #23
 800242e:	2180      	movs	r1, #128	; 0x80
 8002430:	438a      	bics	r2, r1
 8002432:	601a      	str	r2, [r3, #0]

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002434:	f000 fb1a 	bl	8002a6c <SystemClock_Config>
	MAX4003_t vswr;
	LED_t led;
	uint8_t rcv_buff[2];
	uint8_t send_buff[2];

	uint32_t pa_calc_timeout = 0;
 8002438:	2300      	movs	r3, #0
 800243a:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800243c:	f000 fcb8 	bl	8002db0 <MX_GPIO_Init>
	MX_DMA_Init();
 8002440:	f000 fc98 	bl	8002d74 <MX_DMA_Init>
	MX_ADC1_Init();
 8002444:	f000 fb70 	bl	8002b28 <MX_ADC1_Init>
	MX_USART1_UART_Init();
 8002448:	f000 fc46 	bl	8002cd8 <MX_USART1_UART_Init>
//  MX_IWDG_Init();
	/* USER CODE BEGIN 2 */

	module_init(&pa, POWER_AMPLIFIER, ID8);
 800244c:	2440      	movs	r4, #64	; 0x40
 800244e:	193b      	adds	r3, r7, r4
 8002450:	2208      	movs	r2, #8
 8002452:	2109      	movs	r1, #9
 8002454:	0018      	movs	r0, r3
 8002456:	f000 ffab 	bl	80033b0 <module_init>
	led_init();
 800245a:	f7ff fbcd 	bl	8001bf8 <led_init>
	led_reset(&led);
 800245e:	230c      	movs	r3, #12
 8002460:	18fb      	adds	r3, r7, r3
 8002462:	0018      	movs	r0, r3
 8002464:	f7ff fc6e 	bl	8001d44 <led_reset>
	i2c1_init();
 8002468:	f7ff fa0c 	bl	8001884 <i2c1_init>
	uart1_init(HS16_CLK, BAUD_RATE, &uart1);
 800246c:	4abb      	ldr	r2, [pc, #748]	; (800275c <main+0x3cc>)
 800246e:	23e1      	movs	r3, #225	; 0xe1
 8002470:	025b      	lsls	r3, r3, #9
 8002472:	48bb      	ldr	r0, [pc, #748]	; (8002760 <main+0x3d0>)
 8002474:	0019      	movs	r1, r3
 8002476:	f001 fced 	bl	8003e54 <uart1_init>
	lm75_init();
 800247a:	f7ff fd6d 	bl	8001f58 <lm75_init>
	rs485_init(&rs485);
 800247e:	2334      	movs	r3, #52	; 0x34
 8002480:	18fb      	adds	r3, r7, r3
 8002482:	0018      	movs	r0, r3
 8002484:	f001 f860 	bl	8003548 <rs485_init>
	ds18b20_timer3_init();
 8002488:	f7ff f866 	bl	8001558 <ds18b20_timer3_init>

// Calibrate The ADC On Power-Up For Better Accuracy

	uart1_send_str("PA init\n\r");
 800248c:	4bb5      	ldr	r3, [pc, #724]	; (8002764 <main+0x3d4>)
 800248e:	0018      	movs	r0, r3
 8002490:	f001 fdb6 	bl	8004000 <uart1_send_str>

	m24c64_read_N(BASE_ADDR, &(pa.att), ATT_VALUE_ADDR, 1);
 8002494:	1939      	adds	r1, r7, r4
 8002496:	2301      	movs	r3, #1
 8002498:	2203      	movs	r2, #3
 800249a:	2003      	movs	r0, #3
 800249c:	f7ff fd9c 	bl	8001fd8 <m24c64_read_N>

	if (pa.att > 0 && pa.att < 30)
 80024a0:	193b      	adds	r3, r7, r4
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d00b      	beq.n	80024c0 <main+0x130>
 80024a8:	193b      	adds	r3, r7, r4
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	2b1d      	cmp	r3, #29
 80024ae:	d807      	bhi.n	80024c0 <main+0x130>
		bda4601_set_initial_att(pa.att, STARTING_MILLIS);
 80024b0:	193b      	adds	r3, r7, r4
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	4aac      	ldr	r2, [pc, #688]	; (8002768 <main+0x3d8>)
 80024b6:	0011      	movs	r1, r2
 80024b8:	0018      	movs	r0, r3
 80024ba:	f7fe ffe9 	bl	8001490 <bda4601_set_initial_att>
 80024be:	e003      	b.n	80024c8 <main+0x138>
	else
		bda4601_set_att(0, 3);
 80024c0:	2103      	movs	r1, #3
 80024c2:	2000      	movs	r0, #0
 80024c4:	f7fe ff60 	bl	8001388 <bda4601_set_att>

	m24c64_init_16uvalue(POUT_MAX_READY_ADDR, AD8363_ADC_MAX);
 80024c8:	4ba8      	ldr	r3, [pc, #672]	; (800276c <main+0x3dc>)
 80024ca:	0019      	movs	r1, r3
 80024cc:	2004      	movs	r0, #4
 80024ce:	f7ff fe8a 	bl	80021e6 <m24c64_init_16uvalue>
	m24c64_init_16uvalue(POUT_MIN_READY_ADDR, AD8363_ADC_MIN);
 80024d2:	23e8      	movs	r3, #232	; 0xe8
 80024d4:	33ff      	adds	r3, #255	; 0xff
 80024d6:	0019      	movs	r1, r3
 80024d8:	2007      	movs	r0, #7
 80024da:	f7ff fe84 	bl	80021e6 <m24c64_init_16uvalue>
	m24c64_init_16uvalue(PIN_MAX_READY_ADDR, MAX4003_ADC_MAX);
 80024de:	23ec      	movs	r3, #236	; 0xec
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	0019      	movs	r1, r3
 80024e4:	200a      	movs	r0, #10
 80024e6:	f7ff fe7e 	bl	80021e6 <m24c64_init_16uvalue>
	m24c64_init_16uvalue(PIN_MIN_READY_ADDR, MAX4003_ADC_MIN);
 80024ea:	23e8      	movs	r3, #232	; 0xe8
 80024ec:	33ff      	adds	r3, #255	; 0xff
 80024ee:	0019      	movs	r1, r3
 80024f0:	200d      	movs	r0, #13
 80024f2:	f7ff fe78 	bl	80021e6 <m24c64_init_16uvalue>
	m24c64_init_16uvalue(VSWR_MAX_READY_ADDR, MAX4003_ADC_MAX);
 80024f6:	23ec      	movs	r3, #236	; 0xec
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	0019      	movs	r1, r3
 80024fc:	2010      	movs	r0, #16
 80024fe:	f7ff fe72 	bl	80021e6 <m24c64_init_16uvalue>
	m24c64_init_16uvalue(VSWR_MIN_READY_ADDR, MAX4003_ADC_MIN);
 8002502:	23e8      	movs	r3, #232	; 0xe8
 8002504:	33ff      	adds	r3, #255	; 0xff
 8002506:	0019      	movs	r1, r3
 8002508:	2013      	movs	r0, #19
 800250a:	f7ff fe6c 	bl	80021e6 <m24c64_init_16uvalue>

	m24c64_read_N(BASE_ADDR, rcv_buff, POUT_ADC_MIN_ADDR_0, 2);
 800250e:	2408      	movs	r4, #8
 8002510:	1939      	adds	r1, r7, r4
 8002512:	2302      	movs	r3, #2
 8002514:	2208      	movs	r2, #8
 8002516:	2003      	movs	r0, #3
 8002518:	f7ff fd5e 	bl	8001fd8 <m24c64_read_N>
	pout.min = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 800251c:	0021      	movs	r1, r4
 800251e:	187b      	adds	r3, r7, r1
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	021b      	lsls	r3, r3, #8
 8002524:	b21a      	sxth	r2, r3
 8002526:	187b      	adds	r3, r7, r1
 8002528:	785b      	ldrb	r3, [r3, #1]
 800252a:	b21b      	sxth	r3, r3
 800252c:	4313      	orrs	r3, r2
 800252e:	b21b      	sxth	r3, r3
 8002530:	b29a      	uxth	r2, r3
 8002532:	2530      	movs	r5, #48	; 0x30
 8002534:	197b      	adds	r3, r7, r5
 8002536:	805a      	strh	r2, [r3, #2]
	m24c64_read_N(BASE_ADDR, rcv_buff, POUT_ADC_MAX_ADDR_0, 2);
 8002538:	000c      	movs	r4, r1
 800253a:	1879      	adds	r1, r7, r1
 800253c:	2302      	movs	r3, #2
 800253e:	2205      	movs	r2, #5
 8002540:	2003      	movs	r0, #3
 8002542:	f7ff fd49 	bl	8001fd8 <m24c64_read_N>
	pout.max = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 8002546:	0021      	movs	r1, r4
 8002548:	187b      	adds	r3, r7, r1
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	021b      	lsls	r3, r3, #8
 800254e:	b21a      	sxth	r2, r3
 8002550:	187b      	adds	r3, r7, r1
 8002552:	785b      	ldrb	r3, [r3, #1]
 8002554:	b21b      	sxth	r3, r3
 8002556:	4313      	orrs	r3, r2
 8002558:	b21b      	sxth	r3, r3
 800255a:	b29a      	uxth	r2, r3
 800255c:	197b      	adds	r3, r7, r5
 800255e:	801a      	strh	r2, [r3, #0]
	m24c64_read_N(BASE_ADDR, rcv_buff, PIN_ADC_MIN_ADDR_0, 2);
 8002560:	000c      	movs	r4, r1
 8002562:	1879      	adds	r1, r7, r1
 8002564:	2302      	movs	r3, #2
 8002566:	220e      	movs	r2, #14
 8002568:	2003      	movs	r0, #3
 800256a:	f7ff fd35 	bl	8001fd8 <m24c64_read_N>
	pin.min = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 800256e:	0021      	movs	r1, r4
 8002570:	187b      	adds	r3, r7, r1
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	021b      	lsls	r3, r3, #8
 8002576:	b21a      	sxth	r2, r3
 8002578:	187b      	adds	r3, r7, r1
 800257a:	785b      	ldrb	r3, [r3, #1]
 800257c:	b21b      	sxth	r3, r3
 800257e:	4313      	orrs	r3, r2
 8002580:	b21b      	sxth	r3, r3
 8002582:	b29a      	uxth	r2, r3
 8002584:	252c      	movs	r5, #44	; 0x2c
 8002586:	197b      	adds	r3, r7, r5
 8002588:	805a      	strh	r2, [r3, #2]
	m24c64_read_N(BASE_ADDR, rcv_buff, PIN_ADC_MAX_ADDR_0, 2);
 800258a:	000c      	movs	r4, r1
 800258c:	1879      	adds	r1, r7, r1
 800258e:	2302      	movs	r3, #2
 8002590:	220b      	movs	r2, #11
 8002592:	2003      	movs	r0, #3
 8002594:	f7ff fd20 	bl	8001fd8 <m24c64_read_N>
	pin.max = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 8002598:	0021      	movs	r1, r4
 800259a:	187b      	adds	r3, r7, r1
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	021b      	lsls	r3, r3, #8
 80025a0:	b21a      	sxth	r2, r3
 80025a2:	187b      	adds	r3, r7, r1
 80025a4:	785b      	ldrb	r3, [r3, #1]
 80025a6:	b21b      	sxth	r3, r3
 80025a8:	4313      	orrs	r3, r2
 80025aa:	b21b      	sxth	r3, r3
 80025ac:	b29a      	uxth	r2, r3
 80025ae:	197b      	adds	r3, r7, r5
 80025b0:	801a      	strh	r2, [r3, #0]
	m24c64_read_N(BASE_ADDR, rcv_buff, VSWR_ADC_MIN_ADDR_0, 2);
 80025b2:	000c      	movs	r4, r1
 80025b4:	1879      	adds	r1, r7, r1
 80025b6:	2302      	movs	r3, #2
 80025b8:	2214      	movs	r2, #20
 80025ba:	2003      	movs	r0, #3
 80025bc:	f7ff fd0c 	bl	8001fd8 <m24c64_read_N>
	vswr.min = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 80025c0:	0021      	movs	r1, r4
 80025c2:	187b      	adds	r3, r7, r1
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	021b      	lsls	r3, r3, #8
 80025c8:	b21a      	sxth	r2, r3
 80025ca:	187b      	adds	r3, r7, r1
 80025cc:	785b      	ldrb	r3, [r3, #1]
 80025ce:	b21b      	sxth	r3, r3
 80025d0:	4313      	orrs	r3, r2
 80025d2:	b21b      	sxth	r3, r3
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	2528      	movs	r5, #40	; 0x28
 80025d8:	197b      	adds	r3, r7, r5
 80025da:	805a      	strh	r2, [r3, #2]
	m24c64_read_N(BASE_ADDR, rcv_buff, VSWR_ADC_MAX_ADDR_0, 2);
 80025dc:	000c      	movs	r4, r1
 80025de:	1879      	adds	r1, r7, r1
 80025e0:	2302      	movs	r3, #2
 80025e2:	2211      	movs	r2, #17
 80025e4:	2003      	movs	r0, #3
 80025e6:	f7ff fcf7 	bl	8001fd8 <m24c64_read_N>
	vswr.max = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 80025ea:	0021      	movs	r1, r4
 80025ec:	187b      	adds	r3, r7, r1
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	021b      	lsls	r3, r3, #8
 80025f2:	b21a      	sxth	r2, r3
 80025f4:	187b      	adds	r3, r7, r1
 80025f6:	785b      	ldrb	r3, [r3, #1]
 80025f8:	b21b      	sxth	r3, r3
 80025fa:	4313      	orrs	r3, r2
 80025fc:	b21b      	sxth	r3, r3
 80025fe:	b29a      	uxth	r2, r3
 8002600:	197b      	adds	r3, r7, r5
 8002602:	801a      	strh	r2, [r3, #0]
	uart1_send_str("PA main end\n\r");
 8002604:	4b5a      	ldr	r3, [pc, #360]	; (8002770 <main+0x3e0>)
 8002606:	0018      	movs	r0, r3
 8002608:	f001 fcfa 	bl	8004000 <uart1_send_str>

//	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcResultsDMA, ADC_CHANNEL_NUM);
	pa_calc_timeout = HAL_GetTick();
 800260c:	f001 fe0c 	bl	8004228 <HAL_GetTick>
 8002610:	0003      	movs	r3, r0
 8002612:	65fb      	str	r3, [r7, #92]	; 0x5c
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		rs485_update_status_by_uart(&rs485, &uart1);
 8002614:	4a51      	ldr	r2, [pc, #324]	; (800275c <main+0x3cc>)
 8002616:	2434      	movs	r4, #52	; 0x34
 8002618:	193b      	adds	r3, r7, r4
 800261a:	0011      	movs	r1, r2
 800261c:	0018      	movs	r0, r3
 800261e:	f001 f967 	bl	80038f0 <rs485_update_status_by_uart>

		switch (rs485.cmd) {
 8002622:	193b      	adds	r3, r7, r4
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	3b11      	subs	r3, #17
 8002628:	2b17      	cmp	r3, #23
 800262a:	d900      	bls.n	800262e <main+0x29e>
 800262c:	e12a      	b.n	8002884 <main+0x4f4>
 800262e:	009a      	lsls	r2, r3, #2
 8002630:	4b50      	ldr	r3, [pc, #320]	; (8002774 <main+0x3e4>)
 8002632:	18d3      	adds	r3, r2, r3
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	469f      	mov	pc, r3
		case QUERY_PARAMETER_LTEL:
			rs485.len = 14;
 8002638:	2434      	movs	r4, #52	; 0x34
 800263a:	193b      	adds	r3, r7, r4
 800263c:	220e      	movs	r2, #14
 800263e:	705a      	strb	r2, [r3, #1]
			rs485.frame = (uint8_t*) malloc(14);
 8002640:	200e      	movs	r0, #14
 8002642:	f004 f983 	bl	800694c <malloc>
 8002646:	0003      	movs	r3, r0
 8002648:	001a      	movs	r2, r3
 800264a:	193b      	adds	r3, r7, r4
 800264c:	605a      	str	r2, [r3, #4]
			uart1_send_frame((char*) rs485.frame, 14);
 800264e:	193b      	adds	r3, r7, r4
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	210e      	movs	r1, #14
 8002654:	0018      	movs	r0, r3
 8002656:	f001 fcf7 	bl	8004048 <uart1_send_frame>
			free(rs485.frame);
 800265a:	193b      	adds	r3, r7, r4
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	0018      	movs	r0, r3
 8002660:	f004 f97e 	bl	8006960 <free>
			rs485.cmd = NONE;
 8002664:	193b      	adds	r3, r7, r4
 8002666:	2200      	movs	r2, #0
 8002668:	701a      	strb	r2, [r3, #0]
			break;
 800266a:	e110      	b.n	800288e <main+0x4fe>
		case QUERY_PARAMETER_STR:
			print_parameters(&uart1, pa);
 800266c:	2340      	movs	r3, #64	; 0x40
 800266e:	18fb      	adds	r3, r7, r3
 8002670:	483a      	ldr	r0, [pc, #232]	; (800275c <main+0x3cc>)
 8002672:	466a      	mov	r2, sp
 8002674:	0011      	movs	r1, r2
 8002676:	001a      	movs	r2, r3
 8002678:	320c      	adds	r2, #12
 800267a:	ca70      	ldmia	r2!, {r4, r5, r6}
 800267c:	c170      	stmia	r1!, {r4, r5, r6}
 800267e:	6812      	ldr	r2, [r2, #0]
 8002680:	600a      	str	r2, [r1, #0]
 8002682:	6819      	ldr	r1, [r3, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f7ff fe0c 	bl	80022a4 <print_parameters>
			rs485.cmd = NONE;
 800268c:	2334      	movs	r3, #52	; 0x34
 800268e:	18fb      	adds	r3, r7, r3
 8002690:	2200      	movs	r2, #0
 8002692:	701a      	strb	r2, [r3, #0]
			break;
 8002694:	e0fb      	b.n	800288e <main+0x4fe>
		case QUERY_ADC:
			print_adc(&uart1, adc_media);
 8002696:	4a38      	ldr	r2, [pc, #224]	; (8002778 <main+0x3e8>)
 8002698:	4b30      	ldr	r3, [pc, #192]	; (800275c <main+0x3cc>)
 800269a:	0011      	movs	r1, r2
 800269c:	0018      	movs	r0, r3
 800269e:	f7ff fe4b 	bl	8002338 <print_adc>
			rs485.cmd = NONE;
 80026a2:	2334      	movs	r3, #52	; 0x34
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]
			break;
 80026aa:	e0f0      	b.n	800288e <main+0x4fe>
		case QUERY_PARAMETER_SIGMA:
			rs485_set_query_frame(&rs485, &pa);
 80026ac:	2340      	movs	r3, #64	; 0x40
 80026ae:	18fa      	adds	r2, r7, r3
 80026b0:	2434      	movs	r4, #52	; 0x34
 80026b2:	193b      	adds	r3, r7, r4
 80026b4:	0011      	movs	r1, r2
 80026b6:	0018      	movs	r0, r3
 80026b8:	f000 ffab 	bl	8003612 <rs485_set_query_frame>
			uart1_send_frame((char*) rs485.frame, 14);
 80026bc:	193b      	adds	r3, r7, r4
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	210e      	movs	r1, #14
 80026c2:	0018      	movs	r0, r3
 80026c4:	f001 fcc0 	bl	8004048 <uart1_send_frame>
			rs485.cmd = NONE;
 80026c8:	193b      	adds	r3, r7, r4
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]
			break;
 80026ce:	e0de      	b.n	800288e <main+0x4fe>
		case SET_ATT_LTEL:
			pa.att = uart1.rx_buffer[6];
 80026d0:	4b22      	ldr	r3, [pc, #136]	; (800275c <main+0x3cc>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	799a      	ldrb	r2, [r3, #6]
 80026d6:	2440      	movs	r4, #64	; 0x40
 80026d8:	193b      	adds	r3, r7, r4
 80026da:	701a      	strb	r2, [r3, #0]
			bda4601_set_att(pa.att, 3);
 80026dc:	193b      	adds	r3, r7, r4
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2103      	movs	r1, #3
 80026e2:	0018      	movs	r0, r3
 80026e4:	f7fe fe50 	bl	8001388 <bda4601_set_att>
			send_buff[0] = pa.att;
 80026e8:	193b      	adds	r3, r7, r4
 80026ea:	781a      	ldrb	r2, [r3, #0]
 80026ec:	1d3b      	adds	r3, r7, #4
 80026ee:	701a      	strb	r2, [r3, #0]
			m24c64_write_N(BASE_ADDR, send_buff, ATT_VALUE_ADDR, 1);
 80026f0:	1d39      	adds	r1, r7, #4
 80026f2:	2301      	movs	r3, #1
 80026f4:	2203      	movs	r2, #3
 80026f6:	2003      	movs	r0, #3
 80026f8:	f7ff fcab 	bl	8002052 <m24c64_write_N>
			sprintf((char*) uart1.tx_buffer, "Attenuation %u\r\n", pa.att);
 80026fc:	4b17      	ldr	r3, [pc, #92]	; (800275c <main+0x3cc>)
 80026fe:	6858      	ldr	r0, [r3, #4]
 8002700:	193b      	adds	r3, r7, r4
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	001a      	movs	r2, r3
 8002706:	4b1d      	ldr	r3, [pc, #116]	; (800277c <main+0x3ec>)
 8002708:	0019      	movs	r1, r3
 800270a:	f004 fa2f 	bl	8006b6c <siprintf>
			uart1_send_frame((char*) uart1.tx_buffer, TX_BUFFLEN);
 800270e:	4b13      	ldr	r3, [pc, #76]	; (800275c <main+0x3cc>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2164      	movs	r1, #100	; 0x64
 8002714:	0018      	movs	r0, r3
 8002716:	f001 fc97 	bl	8004048 <uart1_send_frame>
			rs485.cmd = NONE;
 800271a:	2334      	movs	r3, #52	; 0x34
 800271c:	18fb      	adds	r3, r7, r3
 800271e:	2200      	movs	r2, #0
 8002720:	701a      	strb	r2, [r3, #0]
			break;
 8002722:	e0b4      	b.n	800288e <main+0x4fe>
		case SET_POUT_MAX:
			pout.max = adc_media[POUT_i];
 8002724:	4b14      	ldr	r3, [pc, #80]	; (8002778 <main+0x3e8>)
 8002726:	891a      	ldrh	r2, [r3, #8]
 8002728:	2130      	movs	r1, #48	; 0x30
 800272a:	187b      	adds	r3, r7, r1
 800272c:	801a      	strh	r2, [r3, #0]
			m24c64_store_16uvalue(POUT_MAX_READY_ADDR, pout.max);
 800272e:	187b      	adds	r3, r7, r1
 8002730:	881b      	ldrh	r3, [r3, #0]
 8002732:	0019      	movs	r1, r3
 8002734:	2004      	movs	r0, #4
 8002736:	f7ff fd85 	bl	8002244 <m24c64_store_16uvalue>
			uart1_send_str("Saved Pout max value\n\r");
 800273a:	4b11      	ldr	r3, [pc, #68]	; (8002780 <main+0x3f0>)
 800273c:	0018      	movs	r0, r3
 800273e:	f001 fc5f 	bl	8004000 <uart1_send_str>
			rs485.cmd = NONE;
 8002742:	2334      	movs	r3, #52	; 0x34
 8002744:	18fb      	adds	r3, r7, r3
 8002746:	2200      	movs	r2, #0
 8002748:	701a      	strb	r2, [r3, #0]
			break;
 800274a:	e0a0      	b.n	800288e <main+0x4fe>
 800274c:	40021000 	.word	0x40021000
 8002750:	50000400 	.word	0x50000400
 8002754:	fffff7ff 	.word	0xfffff7ff
 8002758:	50000800 	.word	0x50000800
 800275c:	20000330 	.word	0x20000330
 8002760:	00f42400 	.word	0x00f42400
 8002764:	080073f8 	.word	0x080073f8
 8002768:	00001388 	.word	0x00001388
 800276c:	0000075a 	.word	0x0000075a
 8002770:	08007404 	.word	0x08007404
 8002774:	0800758c 	.word	0x0800758c
 8002778:	20000308 	.word	0x20000308
 800277c:	08007414 	.word	0x08007414
 8002780:	08007428 	.word	0x08007428
		case SET_POUT_MIN:
			pout.min = adc_media[POUT_i];
 8002784:	4bac      	ldr	r3, [pc, #688]	; (8002a38 <main+0x6a8>)
 8002786:	891a      	ldrh	r2, [r3, #8]
 8002788:	2130      	movs	r1, #48	; 0x30
 800278a:	187b      	adds	r3, r7, r1
 800278c:	805a      	strh	r2, [r3, #2]
			m24c64_store_16uvalue(POUT_MIN_READY_ADDR, pout.min);
 800278e:	187b      	adds	r3, r7, r1
 8002790:	885b      	ldrh	r3, [r3, #2]
 8002792:	0019      	movs	r1, r3
 8002794:	2007      	movs	r0, #7
 8002796:	f7ff fd55 	bl	8002244 <m24c64_store_16uvalue>
			uart1_send_str("Saved Pout min value\n\r");
 800279a:	4ba8      	ldr	r3, [pc, #672]	; (8002a3c <main+0x6ac>)
 800279c:	0018      	movs	r0, r3
 800279e:	f001 fc2f 	bl	8004000 <uart1_send_str>
			rs485.cmd = NONE;
 80027a2:	2334      	movs	r3, #52	; 0x34
 80027a4:	18fb      	adds	r3, r7, r3
 80027a6:	2200      	movs	r2, #0
 80027a8:	701a      	strb	r2, [r3, #0]
			break;
 80027aa:	e070      	b.n	800288e <main+0x4fe>
		case SET_PIN_MAX:
			pin.max = adc_media[PIN_i];
 80027ac:	4ba2      	ldr	r3, [pc, #648]	; (8002a38 <main+0x6a8>)
 80027ae:	895a      	ldrh	r2, [r3, #10]
 80027b0:	212c      	movs	r1, #44	; 0x2c
 80027b2:	187b      	adds	r3, r7, r1
 80027b4:	801a      	strh	r2, [r3, #0]
			m24c64_store_16uvalue(PIN_MAX_READY_ADDR, pin.max);
 80027b6:	187b      	adds	r3, r7, r1
 80027b8:	881b      	ldrh	r3, [r3, #0]
 80027ba:	0019      	movs	r1, r3
 80027bc:	200a      	movs	r0, #10
 80027be:	f7ff fd41 	bl	8002244 <m24c64_store_16uvalue>
			uart1_send_str("Saved Pin max value\n\r");
 80027c2:	4b9f      	ldr	r3, [pc, #636]	; (8002a40 <main+0x6b0>)
 80027c4:	0018      	movs	r0, r3
 80027c6:	f001 fc1b 	bl	8004000 <uart1_send_str>
			rs485.cmd = NONE;
 80027ca:	2334      	movs	r3, #52	; 0x34
 80027cc:	18fb      	adds	r3, r7, r3
 80027ce:	2200      	movs	r2, #0
 80027d0:	701a      	strb	r2, [r3, #0]
			break;
 80027d2:	e05c      	b.n	800288e <main+0x4fe>
		case SET_PIN_MIN:
			pin.min = adc_media[PIN_i];
 80027d4:	4b98      	ldr	r3, [pc, #608]	; (8002a38 <main+0x6a8>)
 80027d6:	895a      	ldrh	r2, [r3, #10]
 80027d8:	212c      	movs	r1, #44	; 0x2c
 80027da:	187b      	adds	r3, r7, r1
 80027dc:	805a      	strh	r2, [r3, #2]
			m24c64_store_16uvalue(PIN_MAX_READY_ADDR, pin.min);
 80027de:	187b      	adds	r3, r7, r1
 80027e0:	885b      	ldrh	r3, [r3, #2]
 80027e2:	0019      	movs	r1, r3
 80027e4:	200a      	movs	r0, #10
 80027e6:	f7ff fd2d 	bl	8002244 <m24c64_store_16uvalue>
			uart1_send_str("Saved Pin min value\n\r");
 80027ea:	4b96      	ldr	r3, [pc, #600]	; (8002a44 <main+0x6b4>)
 80027ec:	0018      	movs	r0, r3
 80027ee:	f001 fc07 	bl	8004000 <uart1_send_str>
			rs485.cmd = NONE;
 80027f2:	2334      	movs	r3, #52	; 0x34
 80027f4:	18fb      	adds	r3, r7, r3
 80027f6:	2200      	movs	r2, #0
 80027f8:	701a      	strb	r2, [r3, #0]
			break;
 80027fa:	e048      	b.n	800288e <main+0x4fe>
		case SET_VSWR_MAX:
			vswr.max = adc_media[VSWR_i];
 80027fc:	4b8e      	ldr	r3, [pc, #568]	; (8002a38 <main+0x6a8>)
 80027fe:	88da      	ldrh	r2, [r3, #6]
 8002800:	2128      	movs	r1, #40	; 0x28
 8002802:	187b      	adds	r3, r7, r1
 8002804:	801a      	strh	r2, [r3, #0]
			m24c64_store_16uvalue(VSWR_MIN_READY_ADDR, vswr.max);
 8002806:	187b      	adds	r3, r7, r1
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	0019      	movs	r1, r3
 800280c:	2013      	movs	r0, #19
 800280e:	f7ff fd19 	bl	8002244 <m24c64_store_16uvalue>
			uart1_send_str("Saved VSWR max value\n\r");
 8002812:	4b8d      	ldr	r3, [pc, #564]	; (8002a48 <main+0x6b8>)
 8002814:	0018      	movs	r0, r3
 8002816:	f001 fbf3 	bl	8004000 <uart1_send_str>
			rs485.cmd = NONE;
 800281a:	2334      	movs	r3, #52	; 0x34
 800281c:	18fb      	adds	r3, r7, r3
 800281e:	2200      	movs	r2, #0
 8002820:	701a      	strb	r2, [r3, #0]
			break;
 8002822:	e034      	b.n	800288e <main+0x4fe>
		case SET_VSWR_MIN:
			vswr.min = adc_media[VSWR_i];
 8002824:	4b84      	ldr	r3, [pc, #528]	; (8002a38 <main+0x6a8>)
 8002826:	88da      	ldrh	r2, [r3, #6]
 8002828:	2128      	movs	r1, #40	; 0x28
 800282a:	187b      	adds	r3, r7, r1
 800282c:	805a      	strh	r2, [r3, #2]
			m24c64_store_16uvalue(VSWR_MAX_READY_ADDR, vswr.min);
 800282e:	187b      	adds	r3, r7, r1
 8002830:	885b      	ldrh	r3, [r3, #2]
 8002832:	0019      	movs	r1, r3
 8002834:	2010      	movs	r0, #16
 8002836:	f7ff fd05 	bl	8002244 <m24c64_store_16uvalue>
			uart1_send_str("Saved Pout min value\n\r");
 800283a:	4b80      	ldr	r3, [pc, #512]	; (8002a3c <main+0x6ac>)
 800283c:	0018      	movs	r0, r3
 800283e:	f001 fbdf 	bl	8004000 <uart1_send_str>
			rs485.cmd = NONE;
 8002842:	2334      	movs	r3, #52	; 0x34
 8002844:	18fb      	adds	r3, r7, r3
 8002846:	2200      	movs	r2, #0
 8002848:	701a      	strb	r2, [r3, #0]
			break;
 800284a:	e020      	b.n	800288e <main+0x4fe>
		case SET_ENABLE_PA:
			uart1.rx_buffer[5] == 1 ? pa_on() : pa_off();
 800284c:	4b7f      	ldr	r3, [pc, #508]	; (8002a4c <main+0x6bc>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	3305      	adds	r3, #5
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d108      	bne.n	800286a <main+0x4da>
 8002858:	23a0      	movs	r3, #160	; 0xa0
 800285a:	05db      	lsls	r3, r3, #23
 800285c:	695a      	ldr	r2, [r3, #20]
 800285e:	23a0      	movs	r3, #160	; 0xa0
 8002860:	05db      	lsls	r3, r3, #23
 8002862:	2108      	movs	r1, #8
 8002864:	438a      	bics	r2, r1
 8002866:	615a      	str	r2, [r3, #20]
 8002868:	e007      	b.n	800287a <main+0x4ea>
 800286a:	23a0      	movs	r3, #160	; 0xa0
 800286c:	05db      	lsls	r3, r3, #23
 800286e:	695a      	ldr	r2, [r3, #20]
 8002870:	23a0      	movs	r3, #160	; 0xa0
 8002872:	05db      	lsls	r3, r3, #23
 8002874:	2108      	movs	r1, #8
 8002876:	430a      	orrs	r2, r1
 8002878:	615a      	str	r2, [r3, #20]
			rs485.cmd = NONE;
 800287a:	2334      	movs	r3, #52	; 0x34
 800287c:	18fb      	adds	r3, r7, r3
 800287e:	2200      	movs	r2, #0
 8002880:	701a      	strb	r2, [r3, #0]
			break;
 8002882:	e004      	b.n	800288e <main+0x4fe>
		default:
			rs485.cmd = NONE;
 8002884:	2334      	movs	r3, #52	; 0x34
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]
			break;
 800288c:	46c0      	nop			; (mov r8, r8)
		}

		if (HAL_GetTick() - pa_calc_timeout > SECONDS(2)) {
 800288e:	f001 fccb 	bl	8004228 <HAL_GetTick>
 8002892:	0002      	movs	r2, r0
 8002894:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002896:	1ad2      	subs	r2, r2, r3
 8002898:	23fa      	movs	r3, #250	; 0xfa
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	429a      	cmp	r2, r3
 800289e:	d800      	bhi.n	80028a2 <main+0x512>
 80028a0:	e099      	b.n	80029d6 <main+0x646>

			adc_get_resultsDMA(adc_counter);
 80028a2:	4b6b      	ldr	r3, [pc, #428]	; (8002a50 <main+0x6c0>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	0018      	movs	r0, r3
 80028a8:	f000 fcb6 	bl	8003218 <adc_get_resultsDMA>
			adcDataReady = false;
 80028ac:	4b69      	ldr	r3, [pc, #420]	; (8002a54 <main+0x6c4>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	701a      	strb	r2, [r3, #0]
			adc_counter++;
 80028b2:	4b67      	ldr	r3, [pc, #412]	; (8002a50 <main+0x6c0>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	3301      	adds	r3, #1
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	4b65      	ldr	r3, [pc, #404]	; (8002a50 <main+0x6c0>)
 80028bc:	701a      	strb	r2, [r3, #0]
			if (adc_counter >= MEDIA_NUM)
 80028be:	4b64      	ldr	r3, [pc, #400]	; (8002a50 <main+0x6c0>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b13      	cmp	r3, #19
 80028c4:	d902      	bls.n	80028cc <main+0x53c>
				adc_counter = 0;
 80028c6:	4b62      	ldr	r3, [pc, #392]	; (8002a50 <main+0x6c0>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	701a      	strb	r2, [r3, #0]
			ds18b20_convert();
 80028cc:	f7fe ff92 	bl	80017f4 <ds18b20_convert>

			pa.temperature_out = ds18b20_read_temperature();
 80028d0:	f7fe ffa2 	bl	8001818 <ds18b20_read_temperature>
 80028d4:	1c02      	adds	r2, r0, #0
 80028d6:	2440      	movs	r4, #64	; 0x40
 80028d8:	193b      	adds	r3, r7, r4
 80028da:	611a      	str	r2, [r3, #16]
			pa.temperature = lm75_read();
 80028dc:	f7ff fb4f 	bl	8001f7e <lm75_read>
 80028e0:	1c02      	adds	r2, r0, #0
 80028e2:	193b      	adds	r3, r7, r4
 80028e4:	60da      	str	r2, [r3, #12]
			pa.pr = max4003_get_dbm(&vswr, adc_media[VSWR_i]);
 80028e6:	4b54      	ldr	r3, [pc, #336]	; (8002a38 <main+0x6a8>)
 80028e8:	88da      	ldrh	r2, [r3, #6]
 80028ea:	2328      	movs	r3, #40	; 0x28
 80028ec:	18fb      	adds	r3, r7, r3
 80028ee:	0011      	movs	r1, r2
 80028f0:	0018      	movs	r0, r3
 80028f2:	f000 fd09 	bl	8003308 <max4003_get_dbm>
 80028f6:	0003      	movs	r3, r0
 80028f8:	b25a      	sxtb	r2, r3
 80028fa:	193b      	adds	r3, r7, r4
 80028fc:	70da      	strb	r2, [r3, #3]
			pa.pout = ad8363_get_dbm(&pout, adc_media[POUT_i]);
 80028fe:	4b4e      	ldr	r3, [pc, #312]	; (8002a38 <main+0x6a8>)
 8002900:	891a      	ldrh	r2, [r3, #8]
 8002902:	2330      	movs	r3, #48	; 0x30
 8002904:	18fb      	adds	r3, r7, r3
 8002906:	0011      	movs	r1, r2
 8002908:	0018      	movs	r0, r3
 800290a:	f7fe fce9 	bl	80012e0 <ad8363_get_dbm>
 800290e:	0003      	movs	r3, r0
 8002910:	b25a      	sxtb	r2, r3
 8002912:	193b      	adds	r3, r7, r4
 8002914:	709a      	strb	r2, [r3, #2]
			pa.current = ADC_CURRENT_FACTOR * adc_media[CURRENT_i] / 4096.0f;
 8002916:	4b48      	ldr	r3, [pc, #288]	; (8002a38 <main+0x6a8>)
 8002918:	885b      	ldrh	r3, [r3, #2]
 800291a:	0018      	movs	r0, r3
 800291c:	f7fe fc32 	bl	8001184 <__aeabi_i2f>
 8002920:	1c03      	adds	r3, r0, #0
 8002922:	4a4d      	ldr	r2, [pc, #308]	; (8002a58 <main+0x6c8>)
 8002924:	1c11      	adds	r1, r2, #0
 8002926:	1c18      	adds	r0, r3, #0
 8002928:	f7fe f922 	bl	8000b70 <__aeabi_fmul>
 800292c:	1c03      	adds	r3, r0, #0
 800292e:	218b      	movs	r1, #139	; 0x8b
 8002930:	05c9      	lsls	r1, r1, #23
 8002932:	1c18      	adds	r0, r3, #0
 8002934:	f7fd ff54 	bl	80007e0 <__aeabi_fdiv>
 8002938:	1c03      	adds	r3, r0, #0
 800293a:	1c18      	adds	r0, r3, #0
 800293c:	f7fd fd9a 	bl	8000474 <__aeabi_f2uiz>
 8002940:	0003      	movs	r3, r0
 8002942:	b29a      	uxth	r2, r3
 8002944:	193b      	adds	r3, r7, r4
 8002946:	80da      	strh	r2, [r3, #6]
			pa.gain = get_db_gain(adc_media[GAIN_i]);
 8002948:	4b3b      	ldr	r3, [pc, #236]	; (8002a38 <main+0x6a8>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	0018      	movs	r0, r3
 800294e:	f000 facb 	bl	8002ee8 <get_db_gain>
 8002952:	0003      	movs	r3, r0
 8002954:	001a      	movs	r2, r3
 8002956:	193b      	adds	r3, r7, r4
 8002958:	705a      	strb	r2, [r3, #1]
			pa.vswr = module_vswr_calc(pa.pout, pa.pr);
 800295a:	193b      	adds	r3, r7, r4
 800295c:	2202      	movs	r2, #2
 800295e:	569a      	ldrsb	r2, [r3, r2]
 8002960:	193b      	adds	r3, r7, r4
 8002962:	78db      	ldrb	r3, [r3, #3]
 8002964:	b25b      	sxtb	r3, r3
 8002966:	0019      	movs	r1, r3
 8002968:	0010      	movs	r0, r2
 800296a:	f000 fd4b 	bl	8003404 <module_vswr_calc>
 800296e:	1c02      	adds	r2, r0, #0
 8002970:	193b      	adds	r3, r7, r4
 8002972:	615a      	str	r2, [r3, #20]
			pa.pin = max4003_get_dbm(&pin, adc_media[PIN_i]);
 8002974:	4b30      	ldr	r3, [pc, #192]	; (8002a38 <main+0x6a8>)
 8002976:	895a      	ldrh	r2, [r3, #10]
 8002978:	232c      	movs	r3, #44	; 0x2c
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	0011      	movs	r1, r2
 800297e:	0018      	movs	r0, r3
 8002980:	f000 fcc2 	bl	8003308 <max4003_get_dbm>
 8002984:	0003      	movs	r3, r0
 8002986:	b25a      	sxtb	r2, r3
 8002988:	193b      	adds	r3, r7, r4
 800298a:	715a      	strb	r2, [r3, #5]
			pa.voltage = ADC_VOLTAGE_FACTOR * adc_media[VOLTAGE_i] / 4096.0f;
 800298c:	4b2a      	ldr	r3, [pc, #168]	; (8002a38 <main+0x6a8>)
 800298e:	889b      	ldrh	r3, [r3, #4]
 8002990:	0018      	movs	r0, r3
 8002992:	f7fe fbf7 	bl	8001184 <__aeabi_i2f>
 8002996:	1c03      	adds	r3, r0, #0
 8002998:	4a30      	ldr	r2, [pc, #192]	; (8002a5c <main+0x6cc>)
 800299a:	1c11      	adds	r1, r2, #0
 800299c:	1c18      	adds	r0, r3, #0
 800299e:	f7fe f8e7 	bl	8000b70 <__aeabi_fmul>
 80029a2:	1c03      	adds	r3, r0, #0
 80029a4:	218b      	movs	r1, #139	; 0x8b
 80029a6:	05c9      	lsls	r1, r1, #23
 80029a8:	1c18      	adds	r0, r3, #0
 80029aa:	f7fd ff19 	bl	80007e0 <__aeabi_fdiv>
 80029ae:	1c03      	adds	r3, r0, #0
 80029b0:	1c18      	adds	r0, r3, #0
 80029b2:	f7fd fd5f 	bl	8000474 <__aeabi_f2uiz>
 80029b6:	0003      	movs	r3, r0
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	193b      	adds	r3, r7, r4
 80029bc:	711a      	strb	r2, [r3, #4]
			pa_calc_timeout = HAL_GetTick();
 80029be:	f001 fc33 	bl	8004228 <HAL_GetTick>
 80029c2:	0003      	movs	r3, r0
 80029c4:	65fb      	str	r3, [r7, #92]	; 0x5c
			temp_out = pa.temperature_out;
 80029c6:	193b      	adds	r3, r7, r4
 80029c8:	691a      	ldr	r2, [r3, #16]
 80029ca:	4b25      	ldr	r3, [pc, #148]	; (8002a60 <main+0x6d0>)
 80029cc:	601a      	str	r2, [r3, #0]
			temp_in = pa.temperature;
 80029ce:	193b      	adds	r3, r7, r4
 80029d0:	68da      	ldr	r2, [r3, #12]
 80029d2:	4b24      	ldr	r3, [pc, #144]	; (8002a64 <main+0x6d4>)
 80029d4:	601a      	str	r2, [r3, #0]
		}

		pa.temperature > MAX_TEMPERATURE ? pa_off() : pa_on();
 80029d6:	2340      	movs	r3, #64	; 0x40
 80029d8:	18fb      	adds	r3, r7, r3
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	4922      	ldr	r1, [pc, #136]	; (8002a68 <main+0x6d8>)
 80029de:	1c18      	adds	r0, r3, #0
 80029e0:	f7fd fd34 	bl	800044c <__aeabi_fcmpgt>
 80029e4:	1e03      	subs	r3, r0, #0
 80029e6:	d008      	beq.n	80029fa <main+0x66a>
 80029e8:	23a0      	movs	r3, #160	; 0xa0
 80029ea:	05db      	lsls	r3, r3, #23
 80029ec:	695a      	ldr	r2, [r3, #20]
 80029ee:	23a0      	movs	r3, #160	; 0xa0
 80029f0:	05db      	lsls	r3, r3, #23
 80029f2:	2108      	movs	r1, #8
 80029f4:	430a      	orrs	r2, r1
 80029f6:	615a      	str	r2, [r3, #20]
 80029f8:	e007      	b.n	8002a0a <main+0x67a>
 80029fa:	23a0      	movs	r3, #160	; 0xa0
 80029fc:	05db      	lsls	r3, r3, #23
 80029fe:	695a      	ldr	r2, [r3, #20]
 8002a00:	23a0      	movs	r3, #160	; 0xa0
 8002a02:	05db      	lsls	r3, r3, #23
 8002a04:	2108      	movs	r1, #8
 8002a06:	438a      	bics	r2, r1
 8002a08:	615a      	str	r2, [r3, #20]

		led_temperature_update(pa.temperature);
 8002a0a:	2440      	movs	r4, #64	; 0x40
 8002a0c:	193b      	adds	r3, r7, r4
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	1c18      	adds	r0, r3, #0
 8002a12:	f7fd fd2f 	bl	8000474 <__aeabi_f2uiz>
 8002a16:	0003      	movs	r3, r0
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	f7ff fa64 	bl	8001ee8 <led_temperature_update>
		led_current_update(pa.current);
 8002a20:	193b      	adds	r3, r7, r4
 8002a22:	88db      	ldrh	r3, [r3, #6]
 8002a24:	b21b      	sxth	r3, r3
 8002a26:	0018      	movs	r0, r3
 8002a28:	f7ff f9e6 	bl	8001df8 <led_current_update>
		led_enable_kalive(&led);
 8002a2c:	230c      	movs	r3, #12
 8002a2e:	18fb      	adds	r3, r7, r3
 8002a30:	0018      	movs	r0, r3
 8002a32:	f7ff f957 	bl	8001ce4 <led_enable_kalive>
		rs485_update_status_by_uart(&rs485, &uart1);
 8002a36:	e5ed      	b.n	8002614 <main+0x284>
 8002a38:	20000308 	.word	0x20000308
 8002a3c:	08007440 	.word	0x08007440
 8002a40:	08007458 	.word	0x08007458
 8002a44:	08007470 	.word	0x08007470
 8002a48:	08007488 	.word	0x08007488
 8002a4c:	20000330 	.word	0x20000330
 8002a50:	20000326 	.word	0x20000326
 8002a54:	20000327 	.word	0x20000327
 8002a58:	43951746 	.word	0x43951746
 8002a5c:	3bf2a006 	.word	0x3bf2a006
 8002a60:	2000032c 	.word	0x2000032c
 8002a64:	20000328 	.word	0x20000328
 8002a68:	42960000 	.word	0x42960000

08002a6c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002a6c:	b590      	push	{r4, r7, lr}
 8002a6e:	b093      	sub	sp, #76	; 0x4c
 8002a70:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002a72:	2414      	movs	r4, #20
 8002a74:	193b      	adds	r3, r7, r4
 8002a76:	0018      	movs	r0, r3
 8002a78:	2334      	movs	r3, #52	; 0x34
 8002a7a:	001a      	movs	r2, r3
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	f003 ff79 	bl	8006974 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002a82:	1d3b      	adds	r3, r7, #4
 8002a84:	0018      	movs	r0, r3
 8002a86:	2310      	movs	r3, #16
 8002a88:	001a      	movs	r2, r3
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	f003 ff72 	bl	8006974 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a90:	2380      	movs	r3, #128	; 0x80
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	0018      	movs	r0, r3
 8002a96:	f002 fc5f 	bl	8005358 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8002a9a:	193b      	adds	r3, r7, r4
 8002a9c:	220a      	movs	r2, #10
 8002a9e:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002aa0:	193b      	adds	r3, r7, r4
 8002aa2:	2280      	movs	r2, #128	; 0x80
 8002aa4:	0052      	lsls	r2, r2, #1
 8002aa6:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002aa8:	0021      	movs	r1, r4
 8002aaa:	187b      	adds	r3, r7, r1
 8002aac:	2200      	movs	r2, #0
 8002aae:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ab0:	187b      	adds	r3, r7, r1
 8002ab2:	2240      	movs	r2, #64	; 0x40
 8002ab4:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002ab6:	187b      	adds	r3, r7, r1
 8002ab8:	2201      	movs	r2, #1
 8002aba:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002abc:	187b      	adds	r3, r7, r1
 8002abe:	2202      	movs	r2, #2
 8002ac0:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ac2:	187b      	adds	r3, r7, r1
 8002ac4:	2202      	movs	r2, #2
 8002ac6:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002ac8:	187b      	adds	r3, r7, r1
 8002aca:	2210      	movs	r2, #16
 8002acc:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLN = 16;
 8002ace:	187b      	adds	r3, r7, r1
 8002ad0:	2210      	movs	r2, #16
 8002ad2:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ad4:	187b      	adds	r3, r7, r1
 8002ad6:	2280      	movs	r2, #128	; 0x80
 8002ad8:	0292      	lsls	r2, r2, #10
 8002ada:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002adc:	187b      	adds	r3, r7, r1
 8002ade:	2280      	movs	r2, #128	; 0x80
 8002ae0:	0592      	lsls	r2, r2, #22
 8002ae2:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f002 fc82 	bl	80053f0 <HAL_RCC_OscConfig>
 8002aec:	1e03      	subs	r3, r0, #0
 8002aee:	d001      	beq.n	8002af4 <SystemClock_Config+0x88>
		Error_Handler();
 8002af0:	f000 fc04 	bl	80032fc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002af4:	1d3b      	adds	r3, r7, #4
 8002af6:	2207      	movs	r2, #7
 8002af8:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002afa:	1d3b      	adds	r3, r7, #4
 8002afc:	2202      	movs	r2, #2
 8002afe:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b00:	1d3b      	adds	r3, r7, #4
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b06:	1d3b      	adds	r3, r7, #4
 8002b08:	2200      	movs	r2, #0
 8002b0a:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002b0c:	1d3b      	adds	r3, r7, #4
 8002b0e:	2102      	movs	r1, #2
 8002b10:	0018      	movs	r0, r3
 8002b12:	f002 ff7d 	bl	8005a10 <HAL_RCC_ClockConfig>
 8002b16:	1e03      	subs	r3, r0, #0
 8002b18:	d001      	beq.n	8002b1e <SystemClock_Config+0xb2>
		Error_Handler();
 8002b1a:	f000 fbef 	bl	80032fc <Error_Handler>
	}
}
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	46bd      	mov	sp, r7
 8002b22:	b013      	add	sp, #76	; 0x4c
 8002b24:	bd90      	pop	{r4, r7, pc}
	...

08002b28 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002b2e:	1d3b      	adds	r3, r7, #4
 8002b30:	0018      	movs	r0, r3
 8002b32:	230c      	movs	r3, #12
 8002b34:	001a      	movs	r2, r3
 8002b36:	2100      	movs	r1, #0
 8002b38:	f003 ff1c 	bl	8006974 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002b3c:	4b5e      	ldr	r3, [pc, #376]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b3e:	4a5f      	ldr	r2, [pc, #380]	; (8002cbc <MX_ADC1_Init+0x194>)
 8002b40:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002b42:	4b5d      	ldr	r3, [pc, #372]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b44:	2280      	movs	r2, #128	; 0x80
 8002b46:	05d2      	lsls	r2, r2, #23
 8002b48:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b4a:	4b5b      	ldr	r3, [pc, #364]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b50:	4b59      	ldr	r3, [pc, #356]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002b56:	4b58      	ldr	r3, [pc, #352]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b58:	2280      	movs	r2, #128	; 0x80
 8002b5a:	0392      	lsls	r2, r2, #14
 8002b5c:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b5e:	4b56      	ldr	r3, [pc, #344]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b60:	2204      	movs	r2, #4
 8002b62:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8002b64:	4b54      	ldr	r3, [pc, #336]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	761a      	strb	r2, [r3, #24]
	hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002b6a:	4b53      	ldr	r3, [pc, #332]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	765a      	strb	r2, [r3, #25]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8002b70:	4b51      	ldr	r3, [pc, #324]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	769a      	strb	r2, [r3, #26]
	hadc1.Init.NbrOfConversion = 7;
 8002b76:	4b50      	ldr	r3, [pc, #320]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b78:	2207      	movs	r2, #7
 8002b7a:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b7c:	4b4e      	ldr	r3, [pc, #312]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b7e:	2220      	movs	r2, #32
 8002b80:	2100      	movs	r1, #0
 8002b82:	5499      	strb	r1, [r3, r2]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b84:	4b4c      	ldr	r3, [pc, #304]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	625a      	str	r2, [r3, #36]	; 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b8a:	4b4b      	ldr	r3, [pc, #300]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b90:	4b49      	ldr	r3, [pc, #292]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b92:	222c      	movs	r2, #44	; 0x2c
 8002b94:	2100      	movs	r1, #0
 8002b96:	5499      	strb	r1, [r3, r2]
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002b98:	4b47      	ldr	r3, [pc, #284]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8002b9e:	4b46      	ldr	r3, [pc, #280]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8002ba4:	4b44      	ldr	r3, [pc, #272]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	639a      	str	r2, [r3, #56]	; 0x38
	hadc1.Init.OversamplingMode = DISABLE;
 8002baa:	4b43      	ldr	r3, [pc, #268]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002bac:	223c      	movs	r2, #60	; 0x3c
 8002bae:	2100      	movs	r1, #0
 8002bb0:	5499      	strb	r1, [r3, r2]
	hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002bb2:	4b41      	ldr	r3, [pc, #260]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	64da      	str	r2, [r3, #76]	; 0x4c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002bb8:	4b3f      	ldr	r3, [pc, #252]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002bba:	0018      	movs	r0, r3
 8002bbc:	f001 fc60 	bl	8004480 <HAL_ADC_Init>
 8002bc0:	1e03      	subs	r3, r0, #0
 8002bc2:	d001      	beq.n	8002bc8 <MX_ADC1_Init+0xa0>
		Error_Handler();
 8002bc4:	f000 fb9a 	bl	80032fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	2201      	movs	r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002bce:	1d3b      	adds	r3, r7, #4
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002bd4:	1d3b      	adds	r3, r7, #4
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002bda:	1d3a      	adds	r2, r7, #4
 8002bdc:	4b36      	ldr	r3, [pc, #216]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002bde:	0011      	movs	r1, r2
 8002be0:	0018      	movs	r0, r3
 8002be2:	f001 fdf5 	bl	80047d0 <HAL_ADC_ConfigChannel>
 8002be6:	1e03      	subs	r3, r0, #0
 8002be8:	d001      	beq.n	8002bee <MX_ADC1_Init+0xc6>
		Error_Handler();
 8002bea:	f000 fb87 	bl	80032fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8002bee:	1d3b      	adds	r3, r7, #4
 8002bf0:	4a33      	ldr	r2, [pc, #204]	; (8002cc0 <MX_ADC1_Init+0x198>)
 8002bf2:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8002bf4:	1d3b      	adds	r3, r7, #4
 8002bf6:	2204      	movs	r2, #4
 8002bf8:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002bfa:	1d3a      	adds	r2, r7, #4
 8002bfc:	4b2e      	ldr	r3, [pc, #184]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002bfe:	0011      	movs	r1, r2
 8002c00:	0018      	movs	r0, r3
 8002c02:	f001 fde5 	bl	80047d0 <HAL_ADC_ConfigChannel>
 8002c06:	1e03      	subs	r3, r0, #0
 8002c08:	d001      	beq.n	8002c0e <MX_ADC1_Init+0xe6>
		Error_Handler();
 8002c0a:	f000 fb77 	bl	80032fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8002c0e:	1d3b      	adds	r3, r7, #4
 8002c10:	4a2c      	ldr	r2, [pc, #176]	; (8002cc4 <MX_ADC1_Init+0x19c>)
 8002c12:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8002c14:	1d3b      	adds	r3, r7, #4
 8002c16:	2208      	movs	r2, #8
 8002c18:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002c1a:	1d3a      	adds	r2, r7, #4
 8002c1c:	4b26      	ldr	r3, [pc, #152]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002c1e:	0011      	movs	r1, r2
 8002c20:	0018      	movs	r0, r3
 8002c22:	f001 fdd5 	bl	80047d0 <HAL_ADC_ConfigChannel>
 8002c26:	1e03      	subs	r3, r0, #0
 8002c28:	d001      	beq.n	8002c2e <MX_ADC1_Init+0x106>
		Error_Handler();
 8002c2a:	f000 fb67 	bl	80032fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8002c2e:	1d3b      	adds	r3, r7, #4
 8002c30:	4a25      	ldr	r2, [pc, #148]	; (8002cc8 <MX_ADC1_Init+0x1a0>)
 8002c32:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_4;
 8002c34:	1d3b      	adds	r3, r7, #4
 8002c36:	220c      	movs	r2, #12
 8002c38:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002c3a:	1d3a      	adds	r2, r7, #4
 8002c3c:	4b1e      	ldr	r3, [pc, #120]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002c3e:	0011      	movs	r1, r2
 8002c40:	0018      	movs	r0, r3
 8002c42:	f001 fdc5 	bl	80047d0 <HAL_ADC_ConfigChannel>
 8002c46:	1e03      	subs	r3, r0, #0
 8002c48:	d001      	beq.n	8002c4e <MX_ADC1_Init+0x126>
		Error_Handler();
 8002c4a:	f000 fb57 	bl	80032fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8002c4e:	1d3b      	adds	r3, r7, #4
 8002c50:	4a1e      	ldr	r2, [pc, #120]	; (8002ccc <MX_ADC1_Init+0x1a4>)
 8002c52:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_5;
 8002c54:	1d3b      	adds	r3, r7, #4
 8002c56:	2210      	movs	r2, #16
 8002c58:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002c5a:	1d3a      	adds	r2, r7, #4
 8002c5c:	4b16      	ldr	r3, [pc, #88]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002c5e:	0011      	movs	r1, r2
 8002c60:	0018      	movs	r0, r3
 8002c62:	f001 fdb5 	bl	80047d0 <HAL_ADC_ConfigChannel>
 8002c66:	1e03      	subs	r3, r0, #0
 8002c68:	d001      	beq.n	8002c6e <MX_ADC1_Init+0x146>
		Error_Handler();
 8002c6a:	f000 fb47 	bl	80032fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8002c6e:	1d3b      	adds	r3, r7, #4
 8002c70:	4a17      	ldr	r2, [pc, #92]	; (8002cd0 <MX_ADC1_Init+0x1a8>)
 8002c72:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_6;
 8002c74:	1d3b      	adds	r3, r7, #4
 8002c76:	2214      	movs	r2, #20
 8002c78:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002c7a:	1d3a      	adds	r2, r7, #4
 8002c7c:	4b0e      	ldr	r3, [pc, #56]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002c7e:	0011      	movs	r1, r2
 8002c80:	0018      	movs	r0, r3
 8002c82:	f001 fda5 	bl	80047d0 <HAL_ADC_ConfigChannel>
 8002c86:	1e03      	subs	r3, r0, #0
 8002c88:	d001      	beq.n	8002c8e <MX_ADC1_Init+0x166>
		Error_Handler();
 8002c8a:	f000 fb37 	bl	80032fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002c8e:	1d3b      	adds	r3, r7, #4
 8002c90:	4a10      	ldr	r2, [pc, #64]	; (8002cd4 <MX_ADC1_Init+0x1ac>)
 8002c92:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_7;
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	2218      	movs	r2, #24
 8002c98:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002c9a:	1d3a      	adds	r2, r7, #4
 8002c9c:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <MX_ADC1_Init+0x190>)
 8002c9e:	0011      	movs	r1, r2
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f001 fd95 	bl	80047d0 <HAL_ADC_ConfigChannel>
 8002ca6:	1e03      	subs	r3, r0, #0
 8002ca8:	d001      	beq.n	8002cae <MX_ADC1_Init+0x186>
		Error_Handler();
 8002caa:	f000 fb27 	bl	80032fc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002cae:	46c0      	nop			; (mov r8, r8)
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	b004      	add	sp, #16
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	2000008c 	.word	0x2000008c
 8002cbc:	40012400 	.word	0x40012400
 8002cc0:	04000002 	.word	0x04000002
 8002cc4:	08000004 	.word	0x08000004
 8002cc8:	10000010 	.word	0x10000010
 8002ccc:	14000020 	.word	0x14000020
 8002cd0:	18000040 	.word	0x18000040
 8002cd4:	b0001000 	.word	0xb0001000

08002cd8 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002cdc:	4b23      	ldr	r3, [pc, #140]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002cde:	4a24      	ldr	r2, [pc, #144]	; (8002d70 <MX_USART1_UART_Init+0x98>)
 8002ce0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8002ce2:	4b22      	ldr	r3, [pc, #136]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002ce4:	2296      	movs	r2, #150	; 0x96
 8002ce6:	0192      	lsls	r2, r2, #6
 8002ce8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002cea:	4b20      	ldr	r3, [pc, #128]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002cf0:	4b1e      	ldr	r3, [pc, #120]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002cf6:	4b1d      	ldr	r3, [pc, #116]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002cfc:	4b1b      	ldr	r3, [pc, #108]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002cfe:	220c      	movs	r2, #12
 8002d00:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d02:	4b1a      	ldr	r3, [pc, #104]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d08:	4b18      	ldr	r3, [pc, #96]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d0e:	4b17      	ldr	r3, [pc, #92]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d14:	4b15      	ldr	r3, [pc, #84]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d1a:	4b14      	ldr	r3, [pc, #80]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002d20:	4b12      	ldr	r3, [pc, #72]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d22:	0018      	movs	r0, r3
 8002d24:	f003 f944 	bl	8005fb0 <HAL_UART_Init>
 8002d28:	1e03      	subs	r3, r0, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_USART1_UART_Init+0x58>
		Error_Handler();
 8002d2c:	f000 fae6 	bl	80032fc <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 8002d30:	4b0e      	ldr	r3, [pc, #56]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d32:	2100      	movs	r1, #0
 8002d34:	0018      	movs	r0, r3
 8002d36:	f003 fcff 	bl	8006738 <HAL_UARTEx_SetTxFifoThreshold>
 8002d3a:	1e03      	subs	r3, r0, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8002d3e:	f000 fadd 	bl	80032fc <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d44:	2100      	movs	r1, #0
 8002d46:	0018      	movs	r0, r3
 8002d48:	f003 fd36 	bl	80067b8 <HAL_UARTEx_SetRxFifoThreshold>
 8002d4c:	1e03      	subs	r3, r0, #0
 8002d4e:	d001      	beq.n	8002d54 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8002d50:	f000 fad4 	bl	80032fc <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 8002d54:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <MX_USART1_UART_Init+0x94>)
 8002d56:	0018      	movs	r0, r3
 8002d58:	f003 fcb4 	bl	80066c4 <HAL_UARTEx_DisableFifoMode>
 8002d5c:	1e03      	subs	r3, r0, #0
 8002d5e:	d001      	beq.n	8002d64 <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 8002d60:	f000 facc 	bl	80032fc <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002d64:	46c0      	nop			; (mov r8, r8)
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	46c0      	nop			; (mov r8, r8)
 8002d6c:	2000014c 	.word	0x2000014c
 8002d70:	40013800 	.word	0x40013800

08002d74 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002d7a:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <MX_DMA_Init+0x38>)
 8002d7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d7e:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <MX_DMA_Init+0x38>)
 8002d80:	2101      	movs	r1, #1
 8002d82:	430a      	orrs	r2, r1
 8002d84:	639a      	str	r2, [r3, #56]	; 0x38
 8002d86:	4b09      	ldr	r3, [pc, #36]	; (8002dac <MX_DMA_Init+0x38>)
 8002d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	607b      	str	r3, [r7, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d92:	2200      	movs	r2, #0
 8002d94:	2100      	movs	r1, #0
 8002d96:	2009      	movs	r0, #9
 8002d98:	f001 ff9e 	bl	8004cd8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002d9c:	2009      	movs	r0, #9
 8002d9e:	f001 ffb0 	bl	8004d02 <HAL_NVIC_EnableIRQ>

}
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	46bd      	mov	sp, r7
 8002da6:	b002      	add	sp, #8
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	46c0      	nop			; (mov r8, r8)
 8002dac:	40021000 	.word	0x40021000

08002db0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002db0:	b590      	push	{r4, r7, lr}
 8002db2:	b089      	sub	sp, #36	; 0x24
 8002db4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002db6:	240c      	movs	r4, #12
 8002db8:	193b      	adds	r3, r7, r4
 8002dba:	0018      	movs	r0, r3
 8002dbc:	2314      	movs	r3, #20
 8002dbe:	001a      	movs	r2, r3
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	f003 fdd7 	bl	8006974 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc6:	4b44      	ldr	r3, [pc, #272]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002dc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dca:	4b43      	ldr	r3, [pc, #268]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002dcc:	2102      	movs	r1, #2
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	635a      	str	r2, [r3, #52]	; 0x34
 8002dd2:	4b41      	ldr	r3, [pc, #260]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	4013      	ands	r3, r2
 8002dda:	60bb      	str	r3, [r7, #8]
 8002ddc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002dde:	4b3e      	ldr	r3, [pc, #248]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002de0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002de2:	4b3d      	ldr	r3, [pc, #244]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002de4:	2101      	movs	r1, #1
 8002de6:	430a      	orrs	r2, r1
 8002de8:	635a      	str	r2, [r3, #52]	; 0x34
 8002dea:	4b3b      	ldr	r3, [pc, #236]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dee:	2201      	movs	r2, #1
 8002df0:	4013      	ands	r3, r2
 8002df2:	607b      	str	r3, [r7, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002df6:	4b38      	ldr	r3, [pc, #224]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002df8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dfa:	4b37      	ldr	r3, [pc, #220]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002dfc:	2104      	movs	r1, #4
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	635a      	str	r2, [r3, #52]	; 0x34
 8002e02:	4b35      	ldr	r3, [pc, #212]	; (8002ed8 <MX_GPIO_Init+0x128>)
 8002e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e06:	2204      	movs	r2, #4
 8002e08:	4013      	ands	r3, r2
 8002e0a:	603b      	str	r3, [r7, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8002e0e:	4933      	ldr	r1, [pc, #204]	; (8002edc <MX_GPIO_Init+0x12c>)
 8002e10:	23a0      	movs	r3, #160	; 0xa0
 8002e12:	05db      	lsls	r3, r3, #23
 8002e14:	2200      	movs	r2, #0
 8002e16:	0018      	movs	r0, r3
 8002e18:	f002 fa80 	bl	800531c <HAL_GPIO_WritePin>
			PA_HAB_Pin | LE_ATT_Pin | TEMP_HIGH_Pin | TEMP_OK_Pin | CURR_H_Pin
					| CURR_N_Pin | CURR_L_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, CLK_ATT_Pin | DATA_ATT_Pin | DE_485_Pin,
 8002e1c:	4b30      	ldr	r3, [pc, #192]	; (8002ee0 <MX_GPIO_Init+0x130>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	2123      	movs	r1, #35	; 0x23
 8002e22:	0018      	movs	r0, r3
 8002e24:	f002 fa7a 	bl	800531c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SYS_RP_GPIO_Port, SYS_RP_Pin, GPIO_PIN_RESET);
 8002e28:	4b2e      	ldr	r3, [pc, #184]	; (8002ee4 <MX_GPIO_Init+0x134>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2140      	movs	r1, #64	; 0x40
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f002 fa74 	bl	800531c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB9 PB8 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_8;
 8002e34:	193b      	adds	r3, r7, r4
 8002e36:	22c0      	movs	r2, #192	; 0xc0
 8002e38:	0092      	lsls	r2, r2, #2
 8002e3a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e3c:	193b      	adds	r3, r7, r4
 8002e3e:	2212      	movs	r2, #18
 8002e40:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e42:	193b      	adds	r3, r7, r4
 8002e44:	2200      	movs	r2, #0
 8002e46:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e48:	193b      	adds	r3, r7, r4
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002e4e:	193b      	adds	r3, r7, r4
 8002e50:	2206      	movs	r2, #6
 8002e52:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e54:	193b      	adds	r3, r7, r4
 8002e56:	4a22      	ldr	r2, [pc, #136]	; (8002ee0 <MX_GPIO_Init+0x130>)
 8002e58:	0019      	movs	r1, r3
 8002e5a:	0010      	movs	r0, r2
 8002e5c:	f002 f8fa 	bl	8005054 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA_HAB_Pin LE_ATT_Pin TEMP_HIGH_Pin TEMP_OK_Pin
	 CURR_H_Pin CURR_N_Pin CURR_L_Pin */
	GPIO_InitStruct.Pin = PA_HAB_Pin | LE_ATT_Pin | TEMP_HIGH_Pin | TEMP_OK_Pin
 8002e60:	193b      	adds	r3, r7, r4
 8002e62:	4a1e      	ldr	r2, [pc, #120]	; (8002edc <MX_GPIO_Init+0x12c>)
 8002e64:	601a      	str	r2, [r3, #0]
			| CURR_H_Pin | CURR_N_Pin | CURR_L_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e66:	193b      	adds	r3, r7, r4
 8002e68:	2201      	movs	r2, #1
 8002e6a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6c:	193b      	adds	r3, r7, r4
 8002e6e:	2200      	movs	r2, #0
 8002e70:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e72:	193b      	adds	r3, r7, r4
 8002e74:	2200      	movs	r2, #0
 8002e76:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e78:	193a      	adds	r2, r7, r4
 8002e7a:	23a0      	movs	r3, #160	; 0xa0
 8002e7c:	05db      	lsls	r3, r3, #23
 8002e7e:	0011      	movs	r1, r2
 8002e80:	0018      	movs	r0, r3
 8002e82:	f002 f8e7 	bl	8005054 <HAL_GPIO_Init>

	/*Configure GPIO pins : CLK_ATT_Pin DATA_ATT_Pin DE_485_Pin */
	GPIO_InitStruct.Pin = CLK_ATT_Pin | DATA_ATT_Pin | DE_485_Pin;
 8002e86:	193b      	adds	r3, r7, r4
 8002e88:	2223      	movs	r2, #35	; 0x23
 8002e8a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e8c:	193b      	adds	r3, r7, r4
 8002e8e:	2201      	movs	r2, #1
 8002e90:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	193b      	adds	r3, r7, r4
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e98:	193b      	adds	r3, r7, r4
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e9e:	193b      	adds	r3, r7, r4
 8002ea0:	4a0f      	ldr	r2, [pc, #60]	; (8002ee0 <MX_GPIO_Init+0x130>)
 8002ea2:	0019      	movs	r1, r3
 8002ea4:	0010      	movs	r0, r2
 8002ea6:	f002 f8d5 	bl	8005054 <HAL_GPIO_Init>

	/*Configure GPIO pin : SYS_RP_Pin */
	GPIO_InitStruct.Pin = SYS_RP_Pin;
 8002eaa:	0021      	movs	r1, r4
 8002eac:	187b      	adds	r3, r7, r1
 8002eae:	2240      	movs	r2, #64	; 0x40
 8002eb0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eb2:	187b      	adds	r3, r7, r1
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb8:	187b      	adds	r3, r7, r1
 8002eba:	2200      	movs	r2, #0
 8002ebc:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebe:	187b      	adds	r3, r7, r1
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(SYS_RP_GPIO_Port, &GPIO_InitStruct);
 8002ec4:	187b      	adds	r3, r7, r1
 8002ec6:	4a07      	ldr	r2, [pc, #28]	; (8002ee4 <MX_GPIO_Init+0x134>)
 8002ec8:	0019      	movs	r1, r3
 8002eca:	0010      	movs	r0, r2
 8002ecc:	f002 f8c2 	bl	8005054 <HAL_GPIO_Init>

}
 8002ed0:	46c0      	nop			; (mov r8, r8)
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b009      	add	sp, #36	; 0x24
 8002ed6:	bd90      	pop	{r4, r7, pc}
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	00001f88 	.word	0x00001f88
 8002ee0:	50000400 	.word	0x50000400
 8002ee4:	50000800 	.word	0x50000800

08002ee8 <get_db_gain>:

/* USER CODE BEGIN 4 */

uint8_t get_db_gain(uint16_t adc_gain) {
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	0002      	movs	r2, r0
 8002ef0:	1dbb      	adds	r3, r7, #6
 8002ef2:	801a      	strh	r2, [r3, #0]

	if (adc_gain >= 3781)
 8002ef4:	1dbb      	adds	r3, r7, #6
 8002ef6:	881b      	ldrh	r3, [r3, #0]
 8002ef8:	4a9e      	ldr	r2, [pc, #632]	; (8003174 <get_db_gain+0x28c>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d901      	bls.n	8002f02 <get_db_gain+0x1a>
		return 45;
 8002efe:	232d      	movs	r3, #45	; 0x2d
 8002f00:	e133      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 3781 && adc_gain >= 1515)
 8002f02:	1dbb      	adds	r3, r7, #6
 8002f04:	881b      	ldrh	r3, [r3, #0]
 8002f06:	4a9b      	ldr	r2, [pc, #620]	; (8003174 <get_db_gain+0x28c>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d81a      	bhi.n	8002f42 <get_db_gain+0x5a>
 8002f0c:	1dbb      	adds	r3, r7, #6
 8002f0e:	881b      	ldrh	r3, [r3, #0]
 8002f10:	4a99      	ldr	r2, [pc, #612]	; (8003178 <get_db_gain+0x290>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d915      	bls.n	8002f42 <get_db_gain+0x5a>
		return 0.0022f * adc_gain + 36.6571f;
 8002f16:	1dbb      	adds	r3, r7, #6
 8002f18:	881b      	ldrh	r3, [r3, #0]
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	f7fe f932 	bl	8001184 <__aeabi_i2f>
 8002f20:	1c03      	adds	r3, r0, #0
 8002f22:	4996      	ldr	r1, [pc, #600]	; (800317c <get_db_gain+0x294>)
 8002f24:	1c18      	adds	r0, r3, #0
 8002f26:	f7fd fe23 	bl	8000b70 <__aeabi_fmul>
 8002f2a:	1c03      	adds	r3, r0, #0
 8002f2c:	4994      	ldr	r1, [pc, #592]	; (8003180 <get_db_gain+0x298>)
 8002f2e:	1c18      	adds	r0, r3, #0
 8002f30:	f7fd fab8 	bl	80004a4 <__aeabi_fadd>
 8002f34:	1c03      	adds	r3, r0, #0
 8002f36:	1c18      	adds	r0, r3, #0
 8002f38:	f7fd fa9c 	bl	8000474 <__aeabi_f2uiz>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	e113      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 1515 && adc_gain >= 1188)
 8002f42:	1dbb      	adds	r3, r7, #6
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	4a8c      	ldr	r2, [pc, #560]	; (8003178 <get_db_gain+0x290>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d81a      	bhi.n	8002f82 <get_db_gain+0x9a>
 8002f4c:	1dbb      	adds	r3, r7, #6
 8002f4e:	881b      	ldrh	r3, [r3, #0]
 8002f50:	4a8c      	ldr	r2, [pc, #560]	; (8003184 <get_db_gain+0x29c>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d915      	bls.n	8002f82 <get_db_gain+0x9a>
		return (0.0153f * adc_gain + 16.8349f);
 8002f56:	1dbb      	adds	r3, r7, #6
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	f7fe f912 	bl	8001184 <__aeabi_i2f>
 8002f60:	1c03      	adds	r3, r0, #0
 8002f62:	4989      	ldr	r1, [pc, #548]	; (8003188 <get_db_gain+0x2a0>)
 8002f64:	1c18      	adds	r0, r3, #0
 8002f66:	f7fd fe03 	bl	8000b70 <__aeabi_fmul>
 8002f6a:	1c03      	adds	r3, r0, #0
 8002f6c:	4987      	ldr	r1, [pc, #540]	; (800318c <get_db_gain+0x2a4>)
 8002f6e:	1c18      	adds	r0, r3, #0
 8002f70:	f7fd fa98 	bl	80004a4 <__aeabi_fadd>
 8002f74:	1c03      	adds	r3, r0, #0
 8002f76:	1c18      	adds	r0, r3, #0
 8002f78:	f7fd fa7c 	bl	8000474 <__aeabi_f2uiz>
 8002f7c:	0003      	movs	r3, r0
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	e0f3      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 1188 && adc_gain >= 1005)
 8002f82:	1dbb      	adds	r3, r7, #6
 8002f84:	881b      	ldrh	r3, [r3, #0]
 8002f86:	4a7f      	ldr	r2, [pc, #508]	; (8003184 <get_db_gain+0x29c>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d81b      	bhi.n	8002fc4 <get_db_gain+0xdc>
 8002f8c:	1dbb      	adds	r3, r7, #6
 8002f8e:	881a      	ldrh	r2, [r3, #0]
 8002f90:	23fb      	movs	r3, #251	; 0xfb
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d915      	bls.n	8002fc4 <get_db_gain+0xdc>
		return (0.0273f * adc_gain + 2.540f);
 8002f98:	1dbb      	adds	r3, r7, #6
 8002f9a:	881b      	ldrh	r3, [r3, #0]
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	f7fe f8f1 	bl	8001184 <__aeabi_i2f>
 8002fa2:	1c03      	adds	r3, r0, #0
 8002fa4:	497a      	ldr	r1, [pc, #488]	; (8003190 <get_db_gain+0x2a8>)
 8002fa6:	1c18      	adds	r0, r3, #0
 8002fa8:	f7fd fde2 	bl	8000b70 <__aeabi_fmul>
 8002fac:	1c03      	adds	r3, r0, #0
 8002fae:	4979      	ldr	r1, [pc, #484]	; (8003194 <get_db_gain+0x2ac>)
 8002fb0:	1c18      	adds	r0, r3, #0
 8002fb2:	f7fd fa77 	bl	80004a4 <__aeabi_fadd>
 8002fb6:	1c03      	adds	r3, r0, #0
 8002fb8:	1c18      	adds	r0, r3, #0
 8002fba:	f7fd fa5b 	bl	8000474 <__aeabi_f2uiz>
 8002fbe:	0003      	movs	r3, r0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	e0d2      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 1005 && adc_gain >= 897)
 8002fc4:	1dbb      	adds	r3, r7, #6
 8002fc6:	881a      	ldrh	r2, [r3, #0]
 8002fc8:	23fb      	movs	r3, #251	; 0xfb
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d81b      	bhi.n	8003008 <get_db_gain+0x120>
 8002fd0:	1dbb      	adds	r3, r7, #6
 8002fd2:	881a      	ldrh	r2, [r3, #0]
 8002fd4:	23e0      	movs	r3, #224	; 0xe0
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d915      	bls.n	8003008 <get_db_gain+0x120>
		return (0.0463f * adc_gain - 16.5278f);
 8002fdc:	1dbb      	adds	r3, r7, #6
 8002fde:	881b      	ldrh	r3, [r3, #0]
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f7fe f8cf 	bl	8001184 <__aeabi_i2f>
 8002fe6:	1c03      	adds	r3, r0, #0
 8002fe8:	496b      	ldr	r1, [pc, #428]	; (8003198 <get_db_gain+0x2b0>)
 8002fea:	1c18      	adds	r0, r3, #0
 8002fec:	f7fd fdc0 	bl	8000b70 <__aeabi_fmul>
 8002ff0:	1c03      	adds	r3, r0, #0
 8002ff2:	496a      	ldr	r1, [pc, #424]	; (800319c <get_db_gain+0x2b4>)
 8002ff4:	1c18      	adds	r0, r3, #0
 8002ff6:	f7fd fee1 	bl	8000dbc <__aeabi_fsub>
 8002ffa:	1c03      	adds	r3, r0, #0
 8002ffc:	1c18      	adds	r0, r3, #0
 8002ffe:	f7fd fa39 	bl	8000474 <__aeabi_f2uiz>
 8003002:	0003      	movs	r3, r0
 8003004:	b2db      	uxtb	r3, r3
 8003006:	e0b0      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 897 && adc_gain >= 825)
 8003008:	1dbb      	adds	r3, r7, #6
 800300a:	881a      	ldrh	r2, [r3, #0]
 800300c:	23e0      	movs	r3, #224	; 0xe0
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	429a      	cmp	r2, r3
 8003012:	d81b      	bhi.n	800304c <get_db_gain+0x164>
 8003014:	1dbb      	adds	r3, r7, #6
 8003016:	881a      	ldrh	r2, [r3, #0]
 8003018:	23ce      	movs	r3, #206	; 0xce
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	429a      	cmp	r2, r3
 800301e:	d915      	bls.n	800304c <get_db_gain+0x164>
		return (0.0694f * adc_gain - 37.2917f);
 8003020:	1dbb      	adds	r3, r7, #6
 8003022:	881b      	ldrh	r3, [r3, #0]
 8003024:	0018      	movs	r0, r3
 8003026:	f7fe f8ad 	bl	8001184 <__aeabi_i2f>
 800302a:	1c03      	adds	r3, r0, #0
 800302c:	495c      	ldr	r1, [pc, #368]	; (80031a0 <get_db_gain+0x2b8>)
 800302e:	1c18      	adds	r0, r3, #0
 8003030:	f7fd fd9e 	bl	8000b70 <__aeabi_fmul>
 8003034:	1c03      	adds	r3, r0, #0
 8003036:	495b      	ldr	r1, [pc, #364]	; (80031a4 <get_db_gain+0x2bc>)
 8003038:	1c18      	adds	r0, r3, #0
 800303a:	f7fd febf 	bl	8000dbc <__aeabi_fsub>
 800303e:	1c03      	adds	r3, r0, #0
 8003040:	1c18      	adds	r0, r3, #0
 8003042:	f7fd fa17 	bl	8000474 <__aeabi_f2uiz>
 8003046:	0003      	movs	r3, r0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	e08e      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 825 && adc_gain >= 776)
 800304c:	1dbb      	adds	r3, r7, #6
 800304e:	881a      	ldrh	r2, [r3, #0]
 8003050:	23ce      	movs	r3, #206	; 0xce
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	429a      	cmp	r2, r3
 8003056:	d81b      	bhi.n	8003090 <get_db_gain+0x1a8>
 8003058:	1dbb      	adds	r3, r7, #6
 800305a:	881a      	ldrh	r2, [r3, #0]
 800305c:	23c2      	movs	r3, #194	; 0xc2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	429a      	cmp	r2, r3
 8003062:	d315      	bcc.n	8003090 <get_db_gain+0x1a8>
		return (0.1020f * adc_gain - 64.1837f);
 8003064:	1dbb      	adds	r3, r7, #6
 8003066:	881b      	ldrh	r3, [r3, #0]
 8003068:	0018      	movs	r0, r3
 800306a:	f7fe f88b 	bl	8001184 <__aeabi_i2f>
 800306e:	1c03      	adds	r3, r0, #0
 8003070:	494d      	ldr	r1, [pc, #308]	; (80031a8 <get_db_gain+0x2c0>)
 8003072:	1c18      	adds	r0, r3, #0
 8003074:	f7fd fd7c 	bl	8000b70 <__aeabi_fmul>
 8003078:	1c03      	adds	r3, r0, #0
 800307a:	494c      	ldr	r1, [pc, #304]	; (80031ac <get_db_gain+0x2c4>)
 800307c:	1c18      	adds	r0, r3, #0
 800307e:	f7fd fe9d 	bl	8000dbc <__aeabi_fsub>
 8003082:	1c03      	adds	r3, r0, #0
 8003084:	1c18      	adds	r0, r3, #0
 8003086:	f7fd f9f5 	bl	8000474 <__aeabi_f2uiz>
 800308a:	0003      	movs	r3, r0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	e06c      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 776 && adc_gain >= 746)
 8003090:	1dbb      	adds	r3, r7, #6
 8003092:	881a      	ldrh	r2, [r3, #0]
 8003094:	23c2      	movs	r3, #194	; 0xc2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	429a      	cmp	r2, r3
 800309a:	d21a      	bcs.n	80030d2 <get_db_gain+0x1ea>
 800309c:	1dbb      	adds	r3, r7, #6
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	4a43      	ldr	r2, [pc, #268]	; (80031b0 <get_db_gain+0x2c8>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d915      	bls.n	80030d2 <get_db_gain+0x1ea>
		return (0.1667f * adc_gain - 114.333f);
 80030a6:	1dbb      	adds	r3, r7, #6
 80030a8:	881b      	ldrh	r3, [r3, #0]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f7fe f86a 	bl	8001184 <__aeabi_i2f>
 80030b0:	1c03      	adds	r3, r0, #0
 80030b2:	4940      	ldr	r1, [pc, #256]	; (80031b4 <get_db_gain+0x2cc>)
 80030b4:	1c18      	adds	r0, r3, #0
 80030b6:	f7fd fd5b 	bl	8000b70 <__aeabi_fmul>
 80030ba:	1c03      	adds	r3, r0, #0
 80030bc:	493e      	ldr	r1, [pc, #248]	; (80031b8 <get_db_gain+0x2d0>)
 80030be:	1c18      	adds	r0, r3, #0
 80030c0:	f7fd fe7c 	bl	8000dbc <__aeabi_fsub>
 80030c4:	1c03      	adds	r3, r0, #0
 80030c6:	1c18      	adds	r0, r3, #0
 80030c8:	f7fd f9d4 	bl	8000474 <__aeabi_f2uiz>
 80030cc:	0003      	movs	r3, r0
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	e04b      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 746 && adc_gain >= 733)
 80030d2:	1dbb      	adds	r3, r7, #6
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	4a36      	ldr	r2, [pc, #216]	; (80031b0 <get_db_gain+0x2c8>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d81b      	bhi.n	8003114 <get_db_gain+0x22c>
 80030dc:	1dbb      	adds	r3, r7, #6
 80030de:	881a      	ldrh	r2, [r3, #0]
 80030e0:	23b7      	movs	r3, #183	; 0xb7
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d915      	bls.n	8003114 <get_db_gain+0x22c>
		return (0.3846f * adc_gain - 276.9231f);
 80030e8:	1dbb      	adds	r3, r7, #6
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	0018      	movs	r0, r3
 80030ee:	f7fe f849 	bl	8001184 <__aeabi_i2f>
 80030f2:	1c03      	adds	r3, r0, #0
 80030f4:	4931      	ldr	r1, [pc, #196]	; (80031bc <get_db_gain+0x2d4>)
 80030f6:	1c18      	adds	r0, r3, #0
 80030f8:	f7fd fd3a 	bl	8000b70 <__aeabi_fmul>
 80030fc:	1c03      	adds	r3, r0, #0
 80030fe:	4930      	ldr	r1, [pc, #192]	; (80031c0 <get_db_gain+0x2d8>)
 8003100:	1c18      	adds	r0, r3, #0
 8003102:	f7fd fe5b 	bl	8000dbc <__aeabi_fsub>
 8003106:	1c03      	adds	r3, r0, #0
 8003108:	1c18      	adds	r0, r3, #0
 800310a:	f7fd f9b3 	bl	8000474 <__aeabi_f2uiz>
 800310e:	0003      	movs	r3, r0
 8003110:	b2db      	uxtb	r3, r3
 8003112:	e02a      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 733 && adc_gain >= 725)
 8003114:	1dbb      	adds	r3, r7, #6
 8003116:	881a      	ldrh	r2, [r3, #0]
 8003118:	23b7      	movs	r3, #183	; 0xb7
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	429a      	cmp	r2, r3
 800311e:	d81b      	bhi.n	8003158 <get_db_gain+0x270>
 8003120:	1dbb      	adds	r3, r7, #6
 8003122:	881a      	ldrh	r2, [r3, #0]
 8003124:	23b5      	movs	r3, #181	; 0xb5
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	429a      	cmp	r2, r3
 800312a:	d915      	bls.n	8003158 <get_db_gain+0x270>
		return (0.625f * adc_gain - 453.125f);
 800312c:	1dbb      	adds	r3, r7, #6
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	0018      	movs	r0, r3
 8003132:	f7fe f827 	bl	8001184 <__aeabi_i2f>
 8003136:	1c03      	adds	r3, r0, #0
 8003138:	4922      	ldr	r1, [pc, #136]	; (80031c4 <get_db_gain+0x2dc>)
 800313a:	1c18      	adds	r0, r3, #0
 800313c:	f7fd fd18 	bl	8000b70 <__aeabi_fmul>
 8003140:	1c03      	adds	r3, r0, #0
 8003142:	4921      	ldr	r1, [pc, #132]	; (80031c8 <get_db_gain+0x2e0>)
 8003144:	1c18      	adds	r0, r3, #0
 8003146:	f7fd fe39 	bl	8000dbc <__aeabi_fsub>
 800314a:	1c03      	adds	r3, r0, #0
 800314c:	1c18      	adds	r0, r3, #0
 800314e:	f7fd f991 	bl	8000474 <__aeabi_f2uiz>
 8003152:	0003      	movs	r3, r0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	e008      	b.n	800316a <get_db_gain+0x282>
	else if (adc_gain < 725)
 8003158:	1dbb      	adds	r3, r7, #6
 800315a:	881a      	ldrh	r2, [r3, #0]
 800315c:	23b5      	movs	r3, #181	; 0xb5
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	429a      	cmp	r2, r3
 8003162:	d801      	bhi.n	8003168 <get_db_gain+0x280>
		return 0;
 8003164:	2300      	movs	r3, #0
 8003166:	e000      	b.n	800316a <get_db_gain+0x282>
	return 0;
 8003168:	2300      	movs	r3, #0
}
 800316a:	0018      	movs	r0, r3
 800316c:	46bd      	mov	sp, r7
 800316e:	b002      	add	sp, #8
 8003170:	bd80      	pop	{r7, pc}
 8003172:	46c0      	nop			; (mov r8, r8)
 8003174:	00000ec4 	.word	0x00000ec4
 8003178:	000005ea 	.word	0x000005ea
 800317c:	3b102de0 	.word	0x3b102de0
 8003180:	4212a0df 	.word	0x4212a0df
 8003184:	000004a3 	.word	0x000004a3
 8003188:	3c7aacda 	.word	0x3c7aacda
 800318c:	4186ade0 	.word	0x4186ade0
 8003190:	3cdfa440 	.word	0x3cdfa440
 8003194:	40228f5c 	.word	0x40228f5c
 8003198:	3d3da512 	.word	0x3d3da512
 800319c:	418438ef 	.word	0x418438ef
 80031a0:	3d8e2196 	.word	0x3d8e2196
 80031a4:	42152ab3 	.word	0x42152ab3
 80031a8:	3dd0e560 	.word	0x3dd0e560
 80031ac:	42805e0e 	.word	0x42805e0e
 80031b0:	000002e9 	.word	0x000002e9
 80031b4:	3e2ab368 	.word	0x3e2ab368
 80031b8:	42e4aa7f 	.word	0x42e4aa7f
 80031bc:	3ec4ea4b 	.word	0x3ec4ea4b
 80031c0:	438a7628 	.word	0x438a7628
 80031c4:	3f200000 	.word	0x3f200000
 80031c8:	43e29000 	.word	0x43e29000

080031cc <TIM16_IRQHandler>:

void TIM16_IRQHandler(void) {
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
	CLEAR_BIT(TIM16->SR, TIM_SR_UIF);
 80031d0:	4b0e      	ldr	r3, [pc, #56]	; (800320c <TIM16_IRQHandler+0x40>)
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	4b0d      	ldr	r3, [pc, #52]	; (800320c <TIM16_IRQHandler+0x40>)
 80031d6:	2101      	movs	r1, #1
 80031d8:	438a      	bics	r2, r1
 80031da:	611a      	str	r2, [r3, #16]
	if (READ_BIT(GPIOC->ODR, GPIO_ODR_OD15))
 80031dc:	4b0c      	ldr	r3, [pc, #48]	; (8003210 <TIM16_IRQHandler+0x44>)
 80031de:	695a      	ldr	r2, [r3, #20]
 80031e0:	2380      	movs	r3, #128	; 0x80
 80031e2:	021b      	lsls	r3, r3, #8
 80031e4:	4013      	ands	r3, r2
 80031e6:	d006      	beq.n	80031f6 <TIM16_IRQHandler+0x2a>
		CLEAR_BIT(GPIOC->ODR, GPIO_ODR_OD15);
 80031e8:	4b09      	ldr	r3, [pc, #36]	; (8003210 <TIM16_IRQHandler+0x44>)
 80031ea:	695a      	ldr	r2, [r3, #20]
 80031ec:	4b08      	ldr	r3, [pc, #32]	; (8003210 <TIM16_IRQHandler+0x44>)
 80031ee:	4909      	ldr	r1, [pc, #36]	; (8003214 <TIM16_IRQHandler+0x48>)
 80031f0:	400a      	ands	r2, r1
 80031f2:	615a      	str	r2, [r3, #20]
	else
		SET_BIT(GPIOC->ODR, GPIO_ODR_OD15);
}
 80031f4:	e006      	b.n	8003204 <TIM16_IRQHandler+0x38>
		SET_BIT(GPIOC->ODR, GPIO_ODR_OD15);
 80031f6:	4b06      	ldr	r3, [pc, #24]	; (8003210 <TIM16_IRQHandler+0x44>)
 80031f8:	695a      	ldr	r2, [r3, #20]
 80031fa:	4b05      	ldr	r3, [pc, #20]	; (8003210 <TIM16_IRQHandler+0x44>)
 80031fc:	2180      	movs	r1, #128	; 0x80
 80031fe:	0209      	lsls	r1, r1, #8
 8003200:	430a      	orrs	r2, r1
 8003202:	615a      	str	r2, [r3, #20]
}
 8003204:	46c0      	nop			; (mov r8, r8)
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	40014400 	.word	0x40014400
 8003210:	50000800 	.word	0x50000800
 8003214:	ffff7fff 	.word	0xffff7fff

08003218 <adc_get_resultsDMA>:

void adc_get_resultsDMA(uint8_t _adc_counter) {
 8003218:	b590      	push	{r4, r7, lr}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	0002      	movs	r2, r0
 8003220:	1dfb      	adds	r3, r7, #7
 8003222:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < ADC_CHANNEL_NUM; i++) {
 8003224:	2300      	movs	r3, #0
 8003226:	60fb      	str	r3, [r7, #12]
 8003228:	e04b      	b.n	80032c2 <adc_get_resultsDMA+0xaa>
		sum[i] -= adc_values[i][_adc_counter];
 800322a:	4b2a      	ldr	r3, [pc, #168]	; (80032d4 <adc_get_resultsDMA+0xbc>)
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	0052      	lsls	r2, r2, #1
 8003230:	5ad1      	ldrh	r1, [r2, r3]
 8003232:	1dfb      	adds	r3, r7, #7
 8003234:	781c      	ldrb	r4, [r3, #0]
 8003236:	4828      	ldr	r0, [pc, #160]	; (80032d8 <adc_get_resultsDMA+0xc0>)
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	0013      	movs	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	189b      	adds	r3, r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	191b      	adds	r3, r3, r4
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	5a1b      	ldrh	r3, [r3, r0]
 8003248:	1acb      	subs	r3, r1, r3
 800324a:	b299      	uxth	r1, r3
 800324c:	4b21      	ldr	r3, [pc, #132]	; (80032d4 <adc_get_resultsDMA+0xbc>)
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	0052      	lsls	r2, r2, #1
 8003252:	52d1      	strh	r1, [r2, r3]
		adc_values[i][_adc_counter] = adcResultsDMA[i];
 8003254:	1dfb      	adds	r3, r7, #7
 8003256:	7818      	ldrb	r0, [r3, #0]
 8003258:	4b20      	ldr	r3, [pc, #128]	; (80032dc <adc_get_resultsDMA+0xc4>)
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	0052      	lsls	r2, r2, #1
 800325e:	5ad3      	ldrh	r3, [r2, r3]
 8003260:	b29c      	uxth	r4, r3
 8003262:	491d      	ldr	r1, [pc, #116]	; (80032d8 <adc_get_resultsDMA+0xc0>)
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	0013      	movs	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	189b      	adds	r3, r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	181b      	adds	r3, r3, r0
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	1c22      	adds	r2, r4, #0
 8003274:	525a      	strh	r2, [r3, r1]
		sum[i] += adc_values[i][_adc_counter];
 8003276:	4b17      	ldr	r3, [pc, #92]	; (80032d4 <adc_get_resultsDMA+0xbc>)
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	0052      	lsls	r2, r2, #1
 800327c:	5ad1      	ldrh	r1, [r2, r3]
 800327e:	1dfb      	adds	r3, r7, #7
 8003280:	781c      	ldrb	r4, [r3, #0]
 8003282:	4815      	ldr	r0, [pc, #84]	; (80032d8 <adc_get_resultsDMA+0xc0>)
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	0013      	movs	r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	189b      	adds	r3, r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	191b      	adds	r3, r3, r4
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	5a1b      	ldrh	r3, [r3, r0]
 8003294:	18cb      	adds	r3, r1, r3
 8003296:	b299      	uxth	r1, r3
 8003298:	4b0e      	ldr	r3, [pc, #56]	; (80032d4 <adc_get_resultsDMA+0xbc>)
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	0052      	lsls	r2, r2, #1
 800329e:	52d1      	strh	r1, [r2, r3]
		adc_media[i] = sum[i] / MEDIA_NUM;
 80032a0:	4b0c      	ldr	r3, [pc, #48]	; (80032d4 <adc_get_resultsDMA+0xbc>)
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	0052      	lsls	r2, r2, #1
 80032a6:	5ad3      	ldrh	r3, [r2, r3]
 80032a8:	2114      	movs	r1, #20
 80032aa:	0018      	movs	r0, r3
 80032ac:	f7fc ff32 	bl	8000114 <__udivsi3>
 80032b0:	0003      	movs	r3, r0
 80032b2:	b299      	uxth	r1, r3
 80032b4:	4b0a      	ldr	r3, [pc, #40]	; (80032e0 <adc_get_resultsDMA+0xc8>)
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	0052      	lsls	r2, r2, #1
 80032ba:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < ADC_CHANNEL_NUM; i++) {
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	3301      	adds	r3, #1
 80032c0:	60fb      	str	r3, [r7, #12]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2b06      	cmp	r3, #6
 80032c6:	ddb0      	ble.n	800322a <adc_get_resultsDMA+0x12>
	}
}
 80032c8:	46c0      	nop			; (mov r8, r8)
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	46bd      	mov	sp, r7
 80032ce:	b005      	add	sp, #20
 80032d0:	bd90      	pop	{r4, r7, pc}
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	20000318 	.word	0x20000318
 80032d8:	200001f0 	.word	0x200001f0
 80032dc:	200001e0 	.word	0x200001e0
 80032e0:	20000308 	.word	0x20000308

080032e4 <USART1_IRQHandler>:
	adcDataReady = true;

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcResultsDMA, ADC_CHANNEL_NUM);
}

void USART1_IRQHandler(void) {
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
	uart1_read_to_frame(&uart1);
 80032e8:	4b03      	ldr	r3, [pc, #12]	; (80032f8 <USART1_IRQHandler+0x14>)
 80032ea:	0018      	movs	r0, r3
 80032ec:	f000 fe68 	bl	8003fc0 <uart1_read_to_frame>
}
 80032f0:	46c0      	nop			; (mov r8, r8)
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	46c0      	nop			; (mov r8, r8)
 80032f8:	20000330 	.word	0x20000330

080032fc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003300:	b672      	cpsid	i
}
 8003302:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003304:	e7fe      	b.n	8003304 <Error_Handler+0x8>
	...

08003308 <max4003_get_dbm>:
 *  Created on: Sep 29, 2022
 *      Author: sigmadev
 */
#include "max4003.h"

uint8_t max4003_get_dbm( MAX4003_t *mx,uint16_t value) {
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	000a      	movs	r2, r1
 8003312:	1cbb      	adds	r3, r7, #2
 8003314:	801a      	strh	r2, [r3, #0]
	float m;
	float b;
	 m = (float) ( MAX4003_DBM_MAX -  MAX4003_DBM_MIN)
			/ (float) (mx->max - mx->min);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	001a      	movs	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	885b      	ldrh	r3, [r3, #2]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	0018      	movs	r0, r3
 8003324:	f7fd ff2e 	bl	8001184 <__aeabi_i2f>
 8003328:	1c03      	adds	r3, r0, #0
	 m = (float) ( MAX4003_DBM_MAX -  MAX4003_DBM_MIN)
 800332a:	1c19      	adds	r1, r3, #0
 800332c:	481f      	ldr	r0, [pc, #124]	; (80033ac <max4003_get_dbm+0xa4>)
 800332e:	f7fd fa57 	bl	80007e0 <__aeabi_fdiv>
 8003332:	1c03      	adds	r3, r0, #0
 8003334:	60fb      	str	r3, [r7, #12]
	 b =  MAX4003_DBM_MAX -mx->max * m;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	0018      	movs	r0, r3
 800333c:	f7fd ff22 	bl	8001184 <__aeabi_i2f>
 8003340:	1c03      	adds	r3, r0, #0
 8003342:	68f9      	ldr	r1, [r7, #12]
 8003344:	1c18      	adds	r0, r3, #0
 8003346:	f7fd fc13 	bl	8000b70 <__aeabi_fmul>
 800334a:	1c03      	adds	r3, r0, #0
 800334c:	1c19      	adds	r1, r3, #0
 800334e:	2000      	movs	r0, #0
 8003350:	f7fd fd34 	bl	8000dbc <__aeabi_fsub>
 8003354:	1c03      	adds	r3, r0, #0
 8003356:	60bb      	str	r3, [r7, #8]

	if (value > mx->max) {
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	881b      	ldrh	r3, [r3, #0]
 800335c:	1cba      	adds	r2, r7, #2
 800335e:	8812      	ldrh	r2, [r2, #0]
 8003360:	429a      	cmp	r2, r3
 8003362:	d901      	bls.n	8003368 <max4003_get_dbm+0x60>
		return  MAX4003_DBM_MAX;
 8003364:	2300      	movs	r3, #0
 8003366:	e01d      	b.n	80033a4 <max4003_get_dbm+0x9c>
	} else if (value < mx->min) {
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	885b      	ldrh	r3, [r3, #2]
 800336c:	1cba      	adds	r2, r7, #2
 800336e:	8812      	ldrh	r2, [r2, #0]
 8003370:	429a      	cmp	r2, r3
 8003372:	d201      	bcs.n	8003378 <max4003_get_dbm+0x70>
		return  MAX4003_DBM_MIN;
 8003374:	23e2      	movs	r3, #226	; 0xe2
 8003376:	e015      	b.n	80033a4 <max4003_get_dbm+0x9c>
	}
	return (int8_t) (m * (float) value + b);
 8003378:	1cbb      	adds	r3, r7, #2
 800337a:	881b      	ldrh	r3, [r3, #0]
 800337c:	0018      	movs	r0, r3
 800337e:	f7fd ff4f 	bl	8001220 <__aeabi_ui2f>
 8003382:	1c03      	adds	r3, r0, #0
 8003384:	68f9      	ldr	r1, [r7, #12]
 8003386:	1c18      	adds	r0, r3, #0
 8003388:	f7fd fbf2 	bl	8000b70 <__aeabi_fmul>
 800338c:	1c03      	adds	r3, r0, #0
 800338e:	68b9      	ldr	r1, [r7, #8]
 8003390:	1c18      	adds	r0, r3, #0
 8003392:	f7fd f887 	bl	80004a4 <__aeabi_fadd>
 8003396:	1c03      	adds	r3, r0, #0
 8003398:	1c18      	adds	r0, r3, #0
 800339a:	f7fd fed3 	bl	8001144 <__aeabi_f2iz>
 800339e:	0003      	movs	r3, r0
 80033a0:	b25b      	sxtb	r3, r3
 80033a2:	b2db      	uxtb	r3, r3
}
 80033a4:	0018      	movs	r0, r3
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b004      	add	sp, #16
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	41f00000 	.word	0x41f00000

080033b0 <module_init>:
 *      Author: sigmadev
 */

#include <module.h>

void  module_init(Module_t* module ,Function_t funcion, Id_t id){
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	0008      	movs	r0, r1
 80033ba:	0011      	movs	r1, r2
 80033bc:	1cfb      	adds	r3, r7, #3
 80033be:	1c02      	adds	r2, r0, #0
 80033c0:	701a      	strb	r2, [r3, #0]
 80033c2:	1cbb      	adds	r3, r7, #2
 80033c4:	1c0a      	adds	r2, r1, #0
 80033c6:	701a      	strb	r2, [r3, #0]
module->function = funcion;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	1cfa      	adds	r2, r7, #3
 80033cc:	7812      	ldrb	r2, [r2, #0]
 80033ce:	765a      	strb	r2, [r3, #25]
module->id = id;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	1cba      	adds	r2, r7, #2
 80033d4:	7812      	ldrb	r2, [r2, #0]
 80033d6:	761a      	strb	r2, [r3, #24]
module->att = 0;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	701a      	strb	r2, [r3, #0]
module->gain =   0;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	705a      	strb	r2, [r3, #1]
module->pin = 0;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	715a      	strb	r2, [r3, #5]
module->pout = 0;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	709a      	strb	r2, [r3, #2]
module->temperature = 0;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	60da      	str	r2, [r3, #12]
module->state = true;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	721a      	strb	r2, [r3, #8]
}
 80033fc:	46c0      	nop			; (mov r8, r8)
 80033fe:	46bd      	mov	sp, r7
 8003400:	b002      	add	sp, #8
 8003402:	bd80      	pop	{r7, pc}

08003404 <module_vswr_calc>:

float module_vswr_calc(int8_t pf, int8_t pr){
 8003404:	b590      	push	{r4, r7, lr}
 8003406:	b087      	sub	sp, #28
 8003408:	af00      	add	r7, sp, #0
 800340a:	0002      	movs	r2, r0
 800340c:	1dfb      	adds	r3, r7, #7
 800340e:	701a      	strb	r2, [r3, #0]
 8003410:	1dbb      	adds	r3, r7, #6
 8003412:	1c0a      	adds	r2, r1, #0
 8003414:	701a      	strb	r2, [r3, #0]
	float den;
	float num;
	float factor;
	float result;

	factor = (float) pf/ (float) pr;
 8003416:	1dfb      	adds	r3, r7, #7
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	b25b      	sxtb	r3, r3
 800341c:	0018      	movs	r0, r3
 800341e:	f7fd feb1 	bl	8001184 <__aeabi_i2f>
 8003422:	1c04      	adds	r4, r0, #0
 8003424:	1dbb      	adds	r3, r7, #6
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	b25b      	sxtb	r3, r3
 800342a:	0018      	movs	r0, r3
 800342c:	f7fd feaa 	bl	8001184 <__aeabi_i2f>
 8003430:	1c03      	adds	r3, r0, #0
 8003432:	1c19      	adds	r1, r3, #0
 8003434:	1c20      	adds	r0, r4, #0
 8003436:	f7fd f9d3 	bl	80007e0 <__aeabi_fdiv>
 800343a:	1c03      	adds	r3, r0, #0
 800343c:	617b      	str	r3, [r7, #20]
	den  = 1.0f + sqrtf(factor);
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	1c18      	adds	r0, r3, #0
 8003442:	f003 ff19 	bl	8007278 <sqrtf>
 8003446:	1c03      	adds	r3, r0, #0
 8003448:	21fe      	movs	r1, #254	; 0xfe
 800344a:	0589      	lsls	r1, r1, #22
 800344c:	1c18      	adds	r0, r3, #0
 800344e:	f7fd f829 	bl	80004a4 <__aeabi_fadd>
 8003452:	1c03      	adds	r3, r0, #0
 8003454:	613b      	str	r3, [r7, #16]
	num = 1.0f - sqrtf(factor);
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	1c18      	adds	r0, r3, #0
 800345a:	f003 ff0d 	bl	8007278 <sqrtf>
 800345e:	1c03      	adds	r3, r0, #0
 8003460:	1c19      	adds	r1, r3, #0
 8003462:	20fe      	movs	r0, #254	; 0xfe
 8003464:	0580      	lsls	r0, r0, #22
 8003466:	f7fd fca9 	bl	8000dbc <__aeabi_fsub>
 800346a:	1c03      	adds	r3, r0, #0
 800346c:	60fb      	str	r3, [r7, #12]
	result = den / num;
 800346e:	68f9      	ldr	r1, [r7, #12]
 8003470:	6938      	ldr	r0, [r7, #16]
 8003472:	f7fd f9b5 	bl	80007e0 <__aeabi_fdiv>
 8003476:	1c03      	adds	r3, r0, #0
 8003478:	60bb      	str	r3, [r7, #8]
	return result;
 800347a:	68bb      	ldr	r3, [r7, #8]
}
 800347c:	1c18      	adds	r0, r3, #0
 800347e:	46bd      	mov	sp, r7
 8003480:	b007      	add	sp, #28
 8003482:	bd90      	pop	{r4, r7, pc}

08003484 <crc_get>:
 *  Created on: Sep 28, 2022
 *      Author: sigmadev
 */
#include "rs485.h"

uint16_t crc_get(uint8_t* buffer, uint8_t buff_len) {
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	000a      	movs	r2, r1
 800348e:	1cfb      	adds	r3, r7, #3
 8003490:	701a      	strb	r2, [r3, #0]
	uint8_t b;
	uint8_t i;
	uint16_t generator = 0x1021; //divisor is 16bit
 8003492:	230a      	movs	r3, #10
 8003494:	18fb      	adds	r3, r7, r3
 8003496:	4a2b      	ldr	r2, [pc, #172]	; (8003544 <crc_get+0xc0>)
 8003498:	801a      	strh	r2, [r3, #0]
	uint16_t crc = 0;			 // CRC value is 16bit
 800349a:	230c      	movs	r3, #12
 800349c:	18fb      	adds	r3, r7, r3
 800349e:	2200      	movs	r2, #0
 80034a0:	801a      	strh	r2, [r3, #0]

	for (b = 0; b < buff_len; b++) {
 80034a2:	230f      	movs	r3, #15
 80034a4:	18fb      	adds	r3, r7, r3
 80034a6:	2200      	movs	r2, #0
 80034a8:	701a      	strb	r2, [r3, #0]
 80034aa:	e03d      	b.n	8003528 <crc_get+0xa4>
		crc ^= ((uint16_t) (buffer[b] << 8)); // move byte into MSB of 16bit CRC
 80034ac:	230f      	movs	r3, #15
 80034ae:	18fb      	adds	r3, r7, r3
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	18d3      	adds	r3, r2, r3
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	021b      	lsls	r3, r3, #8
 80034bc:	b299      	uxth	r1, r3
 80034be:	220c      	movs	r2, #12
 80034c0:	18bb      	adds	r3, r7, r2
 80034c2:	18ba      	adds	r2, r7, r2
 80034c4:	8812      	ldrh	r2, [r2, #0]
 80034c6:	404a      	eors	r2, r1
 80034c8:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 8; i++) {
 80034ca:	230e      	movs	r3, #14
 80034cc:	18fb      	adds	r3, r7, r3
 80034ce:	2200      	movs	r2, #0
 80034d0:	701a      	strb	r2, [r3, #0]
 80034d2:	e01e      	b.n	8003512 <crc_get+0x8e>
			if ((crc & 0x8000) != 0) // test for MSB = bit 15
 80034d4:	210c      	movs	r1, #12
 80034d6:	187b      	adds	r3, r7, r1
 80034d8:	2200      	movs	r2, #0
 80034da:	5e9b      	ldrsh	r3, [r3, r2]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	da0c      	bge.n	80034fa <crc_get+0x76>
				crc = ((uint16_t) ((crc << 1) ^ generator));
 80034e0:	187b      	adds	r3, r7, r1
 80034e2:	881b      	ldrh	r3, [r3, #0]
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	b21a      	sxth	r2, r3
 80034e8:	230a      	movs	r3, #10
 80034ea:	18fb      	adds	r3, r7, r3
 80034ec:	2000      	movs	r0, #0
 80034ee:	5e1b      	ldrsh	r3, [r3, r0]
 80034f0:	4053      	eors	r3, r2
 80034f2:	b21a      	sxth	r2, r3
 80034f4:	187b      	adds	r3, r7, r1
 80034f6:	801a      	strh	r2, [r3, #0]
 80034f8:	e005      	b.n	8003506 <crc_get+0x82>
			else
				crc <<= 1;
 80034fa:	230c      	movs	r3, #12
 80034fc:	18fa      	adds	r2, r7, r3
 80034fe:	18fb      	adds	r3, r7, r3
 8003500:	881b      	ldrh	r3, [r3, #0]
 8003502:	18db      	adds	r3, r3, r3
 8003504:	8013      	strh	r3, [r2, #0]
		for (i = 0; i < 8; i++) {
 8003506:	210e      	movs	r1, #14
 8003508:	187b      	adds	r3, r7, r1
 800350a:	781a      	ldrb	r2, [r3, #0]
 800350c:	187b      	adds	r3, r7, r1
 800350e:	3201      	adds	r2, #1
 8003510:	701a      	strb	r2, [r3, #0]
 8003512:	230e      	movs	r3, #14
 8003514:	18fb      	adds	r3, r7, r3
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	2b07      	cmp	r3, #7
 800351a:	d9db      	bls.n	80034d4 <crc_get+0x50>
	for (b = 0; b < buff_len; b++) {
 800351c:	210f      	movs	r1, #15
 800351e:	187b      	adds	r3, r7, r1
 8003520:	781a      	ldrb	r2, [r3, #0]
 8003522:	187b      	adds	r3, r7, r1
 8003524:	3201      	adds	r2, #1
 8003526:	701a      	strb	r2, [r3, #0]
 8003528:	230f      	movs	r3, #15
 800352a:	18fa      	adds	r2, r7, r3
 800352c:	1cfb      	adds	r3, r7, #3
 800352e:	7812      	ldrb	r2, [r2, #0]
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d3ba      	bcc.n	80034ac <crc_get+0x28>
		}
	}
	return crc;
 8003536:	230c      	movs	r3, #12
 8003538:	18fb      	adds	r3, r7, r3
 800353a:	881b      	ldrh	r3, [r3, #0]
}
 800353c:	0018      	movs	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	b004      	add	sp, #16
 8003542:	bd80      	pop	{r7, pc}
 8003544:	00001021 	.word	0x00001021

08003548 <rs485_init>:


void rs485_init(RS485_t *r) {
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
	r->len = 0;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	705a      	strb	r2, [r3, #1]
	r->status = DONE;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2207      	movs	r2, #7
 800355a:	721a      	strb	r2, [r3, #8]
	r->cmd = NONE;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	701a      	strb	r2, [r3, #0]
}
 8003562:	46c0      	nop			; (mov r8, r8)
 8003564:	46bd      	mov	sp, r7
 8003566:	b002      	add	sp, #8
 8003568:	bd80      	pop	{r7, pc}

0800356a <rs485_check_frame>:
Rs485_status_t rs485_check_frame(RS485_t *r, UART1_t *u) {
 800356a:	b580      	push	{r7, lr}
 800356c:	b082      	sub	sp, #8
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
 8003572:	6039      	str	r1, [r7, #0]

	if (u->rx_count > (3 + 1 + 2)){
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	7a1b      	ldrb	r3, [r3, #8]
 8003578:	2b06      	cmp	r3, #6
 800357a:	d915      	bls.n	80035a8 <rs485_check_frame+0x3e>
		if (u->rx_buffer[0] == LTEL_START_MARK)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	227e      	movs	r2, #126	; 0x7e
 8003584:	4293      	cmp	r3, r2
 8003586:	d10d      	bne.n	80035a4 <rs485_check_frame+0x3a>
			if(u->rx_buffer[u->rx_count-1] == LTEL_END_MARK)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	7a1b      	ldrb	r3, [r3, #8]
 8003590:	3b01      	subs	r3, #1
 8003592:	18d3      	adds	r3, r2, r3
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	227f      	movs	r2, #127	; 0x7f
 8003598:	4293      	cmp	r3, r2
 800359a:	d101      	bne.n	80035a0 <rs485_check_frame+0x36>
				return VALID_FRAME;
 800359c:	2302      	movs	r3, #2
 800359e:	e004      	b.n	80035aa <rs485_check_frame+0x40>
			else
				return START_READING;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e002      	b.n	80035aa <rs485_check_frame+0x40>
		else
			return START_READING;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e000      	b.n	80035aa <rs485_check_frame+0x40>
	}
	return  WAITING;
 80035a8:	2308      	movs	r3, #8
}
 80035aa:	0018      	movs	r0, r3
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b002      	add	sp, #8
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <rs485_check_valid_module>:


Rs485_status_t  rs485_check_valid_module(UART1_t *uart1){
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b084      	sub	sp, #16
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
if (uart1->rx_buffer[1] == POWER_AMPLIFIER) {
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	3301      	adds	r3, #1
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	2b09      	cmp	r3, #9
 80035c4:	d11e      	bne.n	8003604 <rs485_check_valid_module+0x52>
			if (uart1->rx_buffer[2] == ID8) {
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	3302      	adds	r3, #2
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d116      	bne.n	8003600 <rs485_check_valid_module+0x4e>
				for (int i = 3; i  < uart1->rx_count; i++)
 80035d2:	2303      	movs	r3, #3
 80035d4:	60fb      	str	r3, [r7, #12]
 80035d6:	e00c      	b.n	80035f2 <rs485_check_valid_module+0x40>
					if (uart1->rx_buffer[i] == LTEL_END_MARK)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	18d3      	adds	r3, r2, r3
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	227f      	movs	r2, #127	; 0x7f
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d101      	bne.n	80035ec <rs485_check_valid_module+0x3a>
						return   DATA_OK;
 80035e8:	2300      	movs	r3, #0
 80035ea:	e00e      	b.n	800360a <rs485_check_valid_module+0x58>
				for (int i = 3; i  < uart1->rx_count; i++)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	3301      	adds	r3, #1
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	7a1b      	ldrb	r3, [r3, #8]
 80035f6:	001a      	movs	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4293      	cmp	r3, r2
 80035fc:	dbec      	blt.n	80035d8 <rs485_check_valid_module+0x26>
 80035fe:	e003      	b.n	8003608 <rs485_check_valid_module+0x56>
			} else
				return   WRONG_MODULE_ID;
 8003600:	2305      	movs	r3, #5
 8003602:	e002      	b.n	800360a <rs485_check_valid_module+0x58>
		} else
			return  NO_VALID_MODULE;
 8003604:	2304      	movs	r3, #4
 8003606:	e000      	b.n	800360a <rs485_check_valid_module+0x58>
return NO_VALID_MODULE;
 8003608:	2304      	movs	r3, #4
}
 800360a:	0018      	movs	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	b004      	add	sp, #16
 8003610:	bd80      	pop	{r7, pc}

08003612 <rs485_set_query_frame>:

void rs485_set_query_frame(RS485_t *r, Module_t *module) {
 8003612:	b590      	push	{r4, r7, lr}
 8003614:	b085      	sub	sp, #20
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
 800361a:	6039      	str	r1, [r7, #0]

	uint8_t crc_frame[2];
	uint16_t crc;
	r->frame[0] = LTEL_START_MARK;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	227e      	movs	r2, #126	; 0x7e
 8003622:	701a      	strb	r2, [r3, #0]
	r->frame[1] = module->function;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	3301      	adds	r3, #1
 800362a:	683a      	ldr	r2, [r7, #0]
 800362c:	7e52      	ldrb	r2, [r2, #25]
 800362e:	701a      	strb	r2, [r3, #0]
	r->frame[2] = module->id;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	3302      	adds	r3, #2
 8003636:	683a      	ldr	r2, [r7, #0]
 8003638:	7e12      	ldrb	r2, [r2, #24]
 800363a:	701a      	strb	r2, [r3, #0]
	r->frame[3] = r->cmd;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	3303      	adds	r3, #3
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	7812      	ldrb	r2, [r2, #0]
 8003646:	701a      	strb	r2, [r3, #0]

	if (module->function == LOW_NOISE_AMPLIFIER) {
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	7e5b      	ldrb	r3, [r3, #25]
 800364c:	2b08      	cmp	r3, #8
 800364e:	d000      	beq.n	8003652 <rs485_set_query_frame+0x40>
 8003650:	e085      	b.n	800375e <rs485_set_query_frame+0x14c>
		switch (r->cmd) {
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b11      	cmp	r3, #17
 8003658:	d002      	beq.n	8003660 <rs485_set_query_frame+0x4e>
 800365a:	2b12      	cmp	r3, #18
 800365c:	d02a      	beq.n	80036b4 <rs485_set_query_frame+0xa2>
 800365e:	e057      	b.n	8003710 <rs485_set_query_frame+0xfe>
		case QUERY_PARAMETER_LTEL:
			r->frame[4] = 0x00;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	3304      	adds	r3, #4
 8003666:	2200      	movs	r2, #0
 8003668:	701a      	strb	r2, [r3, #0]
			r->frame[5] = 0x05;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	3305      	adds	r3, #5
 8003670:	2205      	movs	r2, #5
 8003672:	701a      	strb	r2, [r3, #0]
			r->frame[6] = 0x00;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	3306      	adds	r3, #6
 800367a:	2200      	movs	r2, #0
 800367c:	701a      	strb	r2, [r3, #0]
			r->frame[7] = module->att;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	3307      	adds	r3, #7
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	7812      	ldrb	r2, [r2, #0]
 8003688:	701a      	strb	r2, [r3, #0]
			r->frame[8] = module->gain;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	3308      	adds	r3, #8
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	7852      	ldrb	r2, [r2, #1]
 8003694:	701a      	strb	r2, [r3, #0]
			r->frame[9] = module->pout;
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2202      	movs	r2, #2
 800369a:	569a      	ldrsb	r2, [r3, r2]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	3309      	adds	r3, #9
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	701a      	strb	r2, [r3, #0]
			r->frame[10] = module->voltage;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	330a      	adds	r3, #10
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	7912      	ldrb	r2, [r2, #4]
 80036b0:	701a      	strb	r2, [r3, #0]
			break;
 80036b2:	e031      	b.n	8003718 <rs485_set_query_frame+0x106>
		case QUERY_PARAMETER_SIGMA:
			r->frame[4] = 0x06;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	3304      	adds	r3, #4
 80036ba:	2206      	movs	r2, #6
 80036bc:	701a      	strb	r2, [r3, #0]
			r->frame[5] = module->pout;
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2202      	movs	r2, #2
 80036c2:	569a      	ldrsb	r2, [r3, r2]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	3305      	adds	r3, #5
 80036ca:	b2d2      	uxtb	r2, r2
 80036cc:	701a      	strb	r2, [r3, #0]
			r->frame[6] = module->att;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	3306      	adds	r3, #6
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	7812      	ldrb	r2, [r2, #0]
 80036d8:	701a      	strb	r2, [r3, #0]
			r->frame[7] = module->gain;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	3307      	adds	r3, #7
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	7852      	ldrb	r2, [r2, #1]
 80036e4:	701a      	strb	r2, [r3, #0]
			r->frame[8] = module->current;
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	88da      	ldrh	r2, [r3, #6]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	3308      	adds	r3, #8
 80036f0:	b2d2      	uxtb	r2, r2
 80036f2:	701a      	strb	r2, [r3, #0]
			r->frame[9] = module->voltage;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	3309      	adds	r3, #9
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	7912      	ldrb	r2, [r2, #4]
 80036fe:	701a      	strb	r2, [r3, #0]
			r->frame[10] = module->pin;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	2205      	movs	r2, #5
 8003704:	569a      	ldrsb	r2, [r3, r2]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	330a      	adds	r3, #10
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	701a      	strb	r2, [r3, #0]
		default:
			r->frame[0] = 0;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	701a      	strb	r2, [r3, #0]
		}
		crc = crc_get(&(r->frame[1]), 10);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	3301      	adds	r3, #1
 800371e:	210a      	movs	r1, #10
 8003720:	0018      	movs	r0, r3
 8003722:	f7ff feaf 	bl	8003484 <crc_get>
 8003726:	0003      	movs	r3, r0
 8003728:	001a      	movs	r2, r3
 800372a:	200a      	movs	r0, #10
 800372c:	183b      	adds	r3, r7, r0
 800372e:	801a      	strh	r2, [r3, #0]
		memcpy(crc_frame, &crc, 2);
 8003730:	210c      	movs	r1, #12
 8003732:	187b      	adds	r3, r7, r1
 8003734:	183a      	adds	r2, r7, r0
 8003736:	8812      	ldrh	r2, [r2, #0]
 8003738:	801a      	strh	r2, [r3, #0]
		r->frame[11] = crc_frame[0];
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	330b      	adds	r3, #11
 8003740:	187a      	adds	r2, r7, r1
 8003742:	7812      	ldrb	r2, [r2, #0]
 8003744:	701a      	strb	r2, [r3, #0]
		r->frame[12] = crc_frame[1];
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	330c      	adds	r3, #12
 800374c:	187a      	adds	r2, r7, r1
 800374e:	7852      	ldrb	r2, [r2, #1]
 8003750:	701a      	strb	r2, [r3, #0]
		r->frame[13] = LTEL_END_MARK;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	330d      	adds	r3, #13
 8003758:	227f      	movs	r2, #127	; 0x7f
 800375a:	701a      	strb	r2, [r3, #0]
		memcpy(crc_frame, &crc, 2);
		r->frame[13 + 1] = crc_frame[0];
		r->frame[13 + 2] = crc_frame[1];
		r->frame[13 + 3] = LTEL_END_MARK;
	}
}
 800375c:	e0c4      	b.n	80038e8 <rs485_set_query_frame+0x2d6>
	} else if (module->function == POWER_AMPLIFIER) {
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	7e5b      	ldrb	r3, [r3, #25]
 8003762:	2b09      	cmp	r3, #9
 8003764:	d000      	beq.n	8003768 <rs485_set_query_frame+0x156>
 8003766:	e0bf      	b.n	80038e8 <rs485_set_query_frame+0x2d6>
		switch (r->cmd) {
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	2b11      	cmp	r3, #17
 800376e:	d002      	beq.n	8003776 <rs485_set_query_frame+0x164>
 8003770:	2b12      	cmp	r3, #18
 8003772:	d04a      	beq.n	800380a <rs485_set_query_frame+0x1f8>
 8003774:	e092      	b.n	800389c <rs485_set_query_frame+0x28a>
			r->frame[4] = 0x00;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	3304      	adds	r3, #4
 800377c:	2200      	movs	r2, #0
 800377e:	701a      	strb	r2, [r3, #0]
			r->frame[5] = 0x08;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	3305      	adds	r3, #5
 8003786:	2208      	movs	r2, #8
 8003788:	701a      	strb	r2, [r3, #0]
			r->frame[6] = module->state;
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	7a1a      	ldrb	r2, [r3, #8]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	3306      	adds	r3, #6
 8003794:	701a      	strb	r2, [r3, #0]
			r->frame[7] = 0x00;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	3307      	adds	r3, #7
 800379c:	2200      	movs	r2, #0
 800379e:	701a      	strb	r2, [r3, #0]
			r->frame[8] = module->temperature;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	68da      	ldr	r2, [r3, #12]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	3308      	adds	r3, #8
 80037aa:	001c      	movs	r4, r3
 80037ac:	1c10      	adds	r0, r2, #0
 80037ae:	f7fc fe61 	bl	8000474 <__aeabi_f2uiz>
 80037b2:	0003      	movs	r3, r0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	7023      	strb	r3, [r4, #0]
			r->frame[9] = module->gain;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	3309      	adds	r3, #9
 80037be:	683a      	ldr	r2, [r7, #0]
 80037c0:	7852      	ldrb	r2, [r2, #1]
 80037c2:	701a      	strb	r2, [r3, #0]
			r->frame[10] = module->vswr;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	330a      	adds	r3, #10
 80037ce:	001c      	movs	r4, r3
 80037d0:	1c10      	adds	r0, r2, #0
 80037d2:	f7fc fe4f 	bl	8000474 <__aeabi_f2uiz>
 80037d6:	0003      	movs	r3, r0
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	7023      	strb	r3, [r4, #0]
			r->frame[11] = module->att;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	330b      	adds	r3, #11
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	7812      	ldrb	r2, [r2, #0]
 80037e6:	701a      	strb	r2, [r3, #0]
			r->frame[12] = module->pout;
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	2202      	movs	r2, #2
 80037ec:	569a      	ldrsb	r2, [r3, r2]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	330c      	adds	r3, #12
 80037f4:	b2d2      	uxtb	r2, r2
 80037f6:	701a      	strb	r2, [r3, #0]
			r->frame[13] = module->pin;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	2205      	movs	r2, #5
 80037fc:	569a      	ldrsb	r2, [r3, r2]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	330d      	adds	r3, #13
 8003804:	b2d2      	uxtb	r2, r2
 8003806:	701a      	strb	r2, [r3, #0]
			break;
 8003808:	e04c      	b.n	80038a4 <rs485_set_query_frame+0x292>
			r->frame[4] = 0x00;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	3304      	adds	r3, #4
 8003810:	2200      	movs	r2, #0
 8003812:	701a      	strb	r2, [r3, #0]
			r->frame[5] = 0x08;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	3305      	adds	r3, #5
 800381a:	2208      	movs	r2, #8
 800381c:	701a      	strb	r2, [r3, #0]
			r->frame[6] = module->state;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	7a1a      	ldrb	r2, [r3, #8]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	3306      	adds	r3, #6
 8003828:	701a      	strb	r2, [r3, #0]
			r->frame[7] = 0x00;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	3307      	adds	r3, #7
 8003830:	2200      	movs	r2, #0
 8003832:	701a      	strb	r2, [r3, #0]
			r->frame[8] = module->temperature;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	3308      	adds	r3, #8
 800383e:	001c      	movs	r4, r3
 8003840:	1c10      	adds	r0, r2, #0
 8003842:	f7fc fe17 	bl	8000474 <__aeabi_f2uiz>
 8003846:	0003      	movs	r3, r0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	7023      	strb	r3, [r4, #0]
			r->frame[9] = module->gain;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	3309      	adds	r3, #9
 8003852:	683a      	ldr	r2, [r7, #0]
 8003854:	7852      	ldrb	r2, [r2, #1]
 8003856:	701a      	strb	r2, [r3, #0]
			r->frame[10] = module->vswr;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	695a      	ldr	r2, [r3, #20]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	330a      	adds	r3, #10
 8003862:	001c      	movs	r4, r3
 8003864:	1c10      	adds	r0, r2, #0
 8003866:	f7fc fe05 	bl	8000474 <__aeabi_f2uiz>
 800386a:	0003      	movs	r3, r0
 800386c:	b2db      	uxtb	r3, r3
 800386e:	7023      	strb	r3, [r4, #0]
			r->frame[11] = module->att;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	330b      	adds	r3, #11
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	7812      	ldrb	r2, [r2, #0]
 800387a:	701a      	strb	r2, [r3, #0]
			r->frame[12] = module->pout;
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	2202      	movs	r2, #2
 8003880:	569a      	ldrsb	r2, [r3, r2]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	330c      	adds	r3, #12
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	701a      	strb	r2, [r3, #0]
			r->frame[13] = module->pin;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	2205      	movs	r2, #5
 8003890:	569a      	ldrsb	r2, [r3, r2]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	330d      	adds	r3, #13
 8003898:	b2d2      	uxtb	r2, r2
 800389a:	701a      	strb	r2, [r3, #0]
			r->frame[0] = 0;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	701a      	strb	r2, [r3, #0]
		crc = crc_get(&(r->frame[1]), 10);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	3301      	adds	r3, #1
 80038aa:	210a      	movs	r1, #10
 80038ac:	0018      	movs	r0, r3
 80038ae:	f7ff fde9 	bl	8003484 <crc_get>
 80038b2:	0003      	movs	r3, r0
 80038b4:	001a      	movs	r2, r3
 80038b6:	200a      	movs	r0, #10
 80038b8:	183b      	adds	r3, r7, r0
 80038ba:	801a      	strh	r2, [r3, #0]
		memcpy(crc_frame, &crc, 2);
 80038bc:	210c      	movs	r1, #12
 80038be:	187b      	adds	r3, r7, r1
 80038c0:	183a      	adds	r2, r7, r0
 80038c2:	8812      	ldrh	r2, [r2, #0]
 80038c4:	801a      	strh	r2, [r3, #0]
		r->frame[13 + 1] = crc_frame[0];
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	330e      	adds	r3, #14
 80038cc:	187a      	adds	r2, r7, r1
 80038ce:	7812      	ldrb	r2, [r2, #0]
 80038d0:	701a      	strb	r2, [r3, #0]
		r->frame[13 + 2] = crc_frame[1];
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	330f      	adds	r3, #15
 80038d8:	187a      	adds	r2, r7, r1
 80038da:	7852      	ldrb	r2, [r2, #1]
 80038dc:	701a      	strb	r2, [r3, #0]
		r->frame[13 + 3] = LTEL_END_MARK;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	3310      	adds	r3, #16
 80038e4:	227f      	movs	r2, #127	; 0x7f
 80038e6:	701a      	strb	r2, [r3, #0]
}
 80038e8:	46c0      	nop			; (mov r8, r8)
 80038ea:	46bd      	mov	sp, r7
 80038ec:	b005      	add	sp, #20
 80038ee:	bd90      	pop	{r4, r7, pc}

080038f0 <rs485_update_status_by_uart>:

void rs485_parameters_cmd_action(uint8_t *frame) {

}

void rs485_update_status_by_uart(RS485_t *rs485,UART1_t *uart1){
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]

	switch (rs485->status) {
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	7a1b      	ldrb	r3, [r3, #8]
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d858      	bhi.n	80039b4 <rs485_update_status_by_uart+0xc4>
 8003902:	009a      	lsls	r2, r3, #2
 8003904:	4b32      	ldr	r3, [pc, #200]	; (80039d0 <rs485_update_status_by_uart+0xe0>)
 8003906:	18d3      	adds	r3, r2, r3
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	469f      	mov	pc, r3
	case DATA_OK:
		rs485->cmd = uart1->rx_buffer[3];
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	3303      	adds	r3, #3
 8003912:	781a      	ldrb	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	701a      	strb	r2, [r3, #0]
		rs485->status = DONE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2207      	movs	r2, #7
 800391c:	721a      	strb	r2, [r3, #8]
		break;
 800391e:	e052      	b.n	80039c6 <rs485_update_status_by_uart+0xd6>
	case START_READING:
		rs485->status = WAITING;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2208      	movs	r2, #8
 8003924:	721a      	strb	r2, [r3, #8]
		if (uart1_clean_by_timeout(uart1, "START_READING"))
 8003926:	4a2b      	ldr	r2, [pc, #172]	; (80039d4 <rs485_update_status_by_uart+0xe4>)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	0011      	movs	r1, r2
 800392c:	0018      	movs	r0, r3
 800392e:	f000 f9ff 	bl	8003d30 <uart1_clean_by_timeout>
 8003932:	1e03      	subs	r3, r0, #0
 8003934:	d046      	beq.n	80039c4 <rs485_update_status_by_uart+0xd4>
			rs485->status = DONE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2207      	movs	r2, #7
 800393a:	721a      	strb	r2, [r3, #8]
		break;
 800393c:	e042      	b.n	80039c4 <rs485_update_status_by_uart+0xd4>
	case VALID_FRAME:
		rs485->status = rs485_check_valid_module(uart1);
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	0018      	movs	r0, r3
 8003942:	f7ff fe36 	bl	80035b2 <rs485_check_valid_module>
 8003946:	0003      	movs	r3, r0
 8003948:	001a      	movs	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	721a      	strb	r2, [r3, #8]
		break;
 800394e:	e03a      	b.n	80039c6 <rs485_update_status_by_uart+0xd6>
	case NOT_VALID_FRAME:
		// TODO
		uart1_clean_buffer(uart1);
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	0018      	movs	r0, r3
 8003954:	f000 fb9e 	bl	8004094 <uart1_clean_buffer>
		rs485->status = DONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2207      	movs	r2, #7
 800395c:	721a      	strb	r2, [r3, #8]
		break;
 800395e:	e032      	b.n	80039c6 <rs485_update_status_by_uart+0xd6>
	case WRONG_MODULE_ID:
		// TODO
		uart1_clean_buffer(uart1);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	0018      	movs	r0, r3
 8003964:	f000 fb96 	bl	8004094 <uart1_clean_buffer>
		rs485->status = DONE;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2207      	movs	r2, #7
 800396c:	721a      	strb	r2, [r3, #8]
		break;
 800396e:	e02a      	b.n	80039c6 <rs485_update_status_by_uart+0xd6>
	case CRC_ERROR:
		// TODO add crc
		uart1_clean_buffer(uart1);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	0018      	movs	r0, r3
 8003974:	f000 fb8e 	bl	8004094 <uart1_clean_buffer>
		break;
 8003978:	e025      	b.n	80039c6 <rs485_update_status_by_uart+0xd6>
	case WAITING:
		rs485->status = rs485_check_frame(rs485, uart1);
 800397a:	683a      	ldr	r2, [r7, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	0011      	movs	r1, r2
 8003980:	0018      	movs	r0, r3
 8003982:	f7ff fdf2 	bl	800356a <rs485_check_frame>
 8003986:	0003      	movs	r3, r0
 8003988:	001a      	movs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	721a      	strb	r2, [r3, #8]
		uart1_clean_by_timeout(uart1, "WAITING");
 800398e:	4a12      	ldr	r2, [pc, #72]	; (80039d8 <rs485_update_status_by_uart+0xe8>)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	0011      	movs	r1, r2
 8003994:	0018      	movs	r0, r3
 8003996:	f000 f9cb 	bl	8003d30 <uart1_clean_by_timeout>
		break;
 800399a:	e014      	b.n	80039c6 <rs485_update_status_by_uart+0xd6>
	case DONE:
		uart1_send_str("DONE\r\n");
 800399c:	4b0f      	ldr	r3, [pc, #60]	; (80039dc <rs485_update_status_by_uart+0xec>)
 800399e:	0018      	movs	r0, r3
 80039a0:	f000 fb2e 	bl	8004000 <uart1_send_str>
		uart1_clean_buffer(uart1);
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	0018      	movs	r0, r3
 80039a8:	f000 fb74 	bl	8004094 <uart1_clean_buffer>
		rs485->status = WAITING;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2208      	movs	r2, #8
 80039b0:	721a      	strb	r2, [r3, #8]
		break;
 80039b2:	e008      	b.n	80039c6 <rs485_update_status_by_uart+0xd6>
	default:
		rs485->status = DONE;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2207      	movs	r2, #7
 80039b8:	721a      	strb	r2, [r3, #8]
		uart1_clean_buffer(uart1);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	0018      	movs	r0, r3
 80039be:	f000 fb69 	bl	8004094 <uart1_clean_buffer>
		break;
 80039c2:	e000      	b.n	80039c6 <rs485_update_status_by_uart+0xd6>
		break;
 80039c4:	46c0      	nop			; (mov r8, r8)
	}
}
 80039c6:	46c0      	nop			; (mov r8, r8)
 80039c8:	46bd      	mov	sp, r7
 80039ca:	b002      	add	sp, #8
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	080075ec 	.word	0x080075ec
 80039d4:	080074a0 	.word	0x080074a0
 80039d8:	080074b0 	.word	0x080074b0
 80039dc:	080074b8 	.word	0x080074b8

080039e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039e6:	4b0f      	ldr	r3, [pc, #60]	; (8003a24 <HAL_MspInit+0x44>)
 80039e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ea:	4b0e      	ldr	r3, [pc, #56]	; (8003a24 <HAL_MspInit+0x44>)
 80039ec:	2101      	movs	r1, #1
 80039ee:	430a      	orrs	r2, r1
 80039f0:	641a      	str	r2, [r3, #64]	; 0x40
 80039f2:	4b0c      	ldr	r3, [pc, #48]	; (8003a24 <HAL_MspInit+0x44>)
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2201      	movs	r2, #1
 80039f8:	4013      	ands	r3, r2
 80039fa:	607b      	str	r3, [r7, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039fe:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <HAL_MspInit+0x44>)
 8003a00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a02:	4b08      	ldr	r3, [pc, #32]	; (8003a24 <HAL_MspInit+0x44>)
 8003a04:	2180      	movs	r1, #128	; 0x80
 8003a06:	0549      	lsls	r1, r1, #21
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a0c:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <HAL_MspInit+0x44>)
 8003a0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a10:	2380      	movs	r3, #128	; 0x80
 8003a12:	055b      	lsls	r3, r3, #21
 8003a14:	4013      	ands	r3, r2
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	b002      	add	sp, #8
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	40021000 	.word	0x40021000

08003a28 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a28:	b590      	push	{r4, r7, lr}
 8003a2a:	b091      	sub	sp, #68	; 0x44
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a30:	232c      	movs	r3, #44	; 0x2c
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	0018      	movs	r0, r3
 8003a36:	2314      	movs	r3, #20
 8003a38:	001a      	movs	r2, r3
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	f002 ff9a 	bl	8006974 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a40:	2414      	movs	r4, #20
 8003a42:	193b      	adds	r3, r7, r4
 8003a44:	0018      	movs	r0, r3
 8003a46:	2318      	movs	r3, #24
 8003a48:	001a      	movs	r2, r3
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	f002 ff92 	bl	8006974 <memset>
  if(hadc->Instance==ADC1)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a43      	ldr	r2, [pc, #268]	; (8003b64 <HAL_ADC_MspInit+0x13c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d000      	beq.n	8003a5c <HAL_ADC_MspInit+0x34>
 8003a5a:	e07f      	b.n	8003b5c <HAL_ADC_MspInit+0x134>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003a5c:	193b      	adds	r3, r7, r4
 8003a5e:	2280      	movs	r2, #128	; 0x80
 8003a60:	01d2      	lsls	r2, r2, #7
 8003a62:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003a64:	193b      	adds	r3, r7, r4
 8003a66:	2200      	movs	r2, #0
 8003a68:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a6a:	193b      	adds	r3, r7, r4
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f002 f979 	bl	8005d64 <HAL_RCCEx_PeriphCLKConfig>
 8003a72:	1e03      	subs	r3, r0, #0
 8003a74:	d001      	beq.n	8003a7a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8003a76:	f7ff fc41 	bl	80032fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003a7a:	4b3b      	ldr	r3, [pc, #236]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a7e:	4b3a      	ldr	r3, [pc, #232]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003a80:	2180      	movs	r1, #128	; 0x80
 8003a82:	0349      	lsls	r1, r1, #13
 8003a84:	430a      	orrs	r2, r1
 8003a86:	641a      	str	r2, [r3, #64]	; 0x40
 8003a88:	4b37      	ldr	r3, [pc, #220]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003a8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a8c:	2380      	movs	r3, #128	; 0x80
 8003a8e:	035b      	lsls	r3, r3, #13
 8003a90:	4013      	ands	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
 8003a94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a96:	4b34      	ldr	r3, [pc, #208]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a9a:	4b33      	ldr	r3, [pc, #204]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	635a      	str	r2, [r3, #52]	; 0x34
 8003aa2:	4b31      	ldr	r3, [pc, #196]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	60fb      	str	r3, [r7, #12]
 8003aac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aae:	4b2e      	ldr	r3, [pc, #184]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003ab0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ab2:	4b2d      	ldr	r3, [pc, #180]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003ab4:	2102      	movs	r1, #2
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	635a      	str	r2, [r3, #52]	; 0x34
 8003aba:	4b2b      	ldr	r3, [pc, #172]	; (8003b68 <HAL_ADC_MspInit+0x140>)
 8003abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003abe:	2202      	movs	r2, #2
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	60bb      	str	r3, [r7, #8]
 8003ac4:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB2     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = AGC_LEVEL_Pin|CURR_Pin|V_IN_SAMPLE_Pin|SWR_Pin
 8003ac6:	242c      	movs	r4, #44	; 0x2c
 8003ac8:	193b      	adds	r3, r7, r4
 8003aca:	2277      	movs	r2, #119	; 0x77
 8003acc:	601a      	str	r2, [r3, #0]
                          |P_OUT_Pin|P_IN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ace:	193b      	adds	r3, r7, r4
 8003ad0:	2203      	movs	r2, #3
 8003ad2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad4:	193b      	adds	r3, r7, r4
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ada:	193a      	adds	r2, r7, r4
 8003adc:	23a0      	movs	r3, #160	; 0xa0
 8003ade:	05db      	lsls	r3, r3, #23
 8003ae0:	0011      	movs	r1, r2
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	f001 fab6 	bl	8005054 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = T_SN_IN_Pin;
 8003ae8:	193b      	adds	r3, r7, r4
 8003aea:	2204      	movs	r2, #4
 8003aec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003aee:	193b      	adds	r3, r7, r4
 8003af0:	2203      	movs	r2, #3
 8003af2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af4:	193b      	adds	r3, r7, r4
 8003af6:	2200      	movs	r2, #0
 8003af8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(T_SN_IN_GPIO_Port, &GPIO_InitStruct);
 8003afa:	193b      	adds	r3, r7, r4
 8003afc:	4a1b      	ldr	r2, [pc, #108]	; (8003b6c <HAL_ADC_MspInit+0x144>)
 8003afe:	0019      	movs	r1, r3
 8003b00:	0010      	movs	r0, r2
 8003b02:	f001 faa7 	bl	8005054 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003b06:	4b1a      	ldr	r3, [pc, #104]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b08:	4a1a      	ldr	r2, [pc, #104]	; (8003b74 <HAL_ADC_MspInit+0x14c>)
 8003b0a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003b0c:	4b18      	ldr	r3, [pc, #96]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b0e:	2205      	movs	r2, #5
 8003b10:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b12:	4b17      	ldr	r3, [pc, #92]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b18:	4b15      	ldr	r3, [pc, #84]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003b1e:	4b14      	ldr	r3, [pc, #80]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b20:	2280      	movs	r2, #128	; 0x80
 8003b22:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b24:	4b12      	ldr	r3, [pc, #72]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b26:	2280      	movs	r2, #128	; 0x80
 8003b28:	0052      	lsls	r2, r2, #1
 8003b2a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b2c:	4b10      	ldr	r3, [pc, #64]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b2e:	2280      	movs	r2, #128	; 0x80
 8003b30:	00d2      	lsls	r2, r2, #3
 8003b32:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003b34:	4b0e      	ldr	r3, [pc, #56]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003b3a:	4b0d      	ldr	r3, [pc, #52]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003b40:	4b0b      	ldr	r3, [pc, #44]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b42:	0018      	movs	r0, r3
 8003b44:	f001 f8fa 	bl	8004d3c <HAL_DMA_Init>
 8003b48:	1e03      	subs	r3, r0, #0
 8003b4a:	d001      	beq.n	8003b50 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8003b4c:	f7ff fbd6 	bl	80032fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4a07      	ldr	r2, [pc, #28]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b54:	651a      	str	r2, [r3, #80]	; 0x50
 8003b56:	4b06      	ldr	r3, [pc, #24]	; (8003b70 <HAL_ADC_MspInit+0x148>)
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003b5c:	46c0      	nop			; (mov r8, r8)
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	b011      	add	sp, #68	; 0x44
 8003b62:	bd90      	pop	{r4, r7, pc}
 8003b64:	40012400 	.word	0x40012400
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	50000400 	.word	0x50000400
 8003b70:	200000f0 	.word	0x200000f0
 8003b74:	40020008 	.word	0x40020008

08003b78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b78:	b590      	push	{r4, r7, lr}
 8003b7a:	b091      	sub	sp, #68	; 0x44
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b80:	232c      	movs	r3, #44	; 0x2c
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	0018      	movs	r0, r3
 8003b86:	2314      	movs	r3, #20
 8003b88:	001a      	movs	r2, r3
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	f002 fef2 	bl	8006974 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b90:	2414      	movs	r4, #20
 8003b92:	193b      	adds	r3, r7, r4
 8003b94:	0018      	movs	r0, r3
 8003b96:	2318      	movs	r3, #24
 8003b98:	001a      	movs	r2, r3
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	f002 feea 	bl	8006974 <memset>
  if(huart->Instance==USART1)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a22      	ldr	r2, [pc, #136]	; (8003c30 <HAL_UART_MspInit+0xb8>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d13d      	bne.n	8003c26 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003baa:	193b      	adds	r3, r7, r4
 8003bac:	2201      	movs	r2, #1
 8003bae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003bb0:	193b      	adds	r3, r7, r4
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bb6:	193b      	adds	r3, r7, r4
 8003bb8:	0018      	movs	r0, r3
 8003bba:	f002 f8d3 	bl	8005d64 <HAL_RCCEx_PeriphCLKConfig>
 8003bbe:	1e03      	subs	r3, r0, #0
 8003bc0:	d001      	beq.n	8003bc6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003bc2:	f7ff fb9b 	bl	80032fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003bc6:	4b1b      	ldr	r3, [pc, #108]	; (8003c34 <HAL_UART_MspInit+0xbc>)
 8003bc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bca:	4b1a      	ldr	r3, [pc, #104]	; (8003c34 <HAL_UART_MspInit+0xbc>)
 8003bcc:	2180      	movs	r1, #128	; 0x80
 8003bce:	01c9      	lsls	r1, r1, #7
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	641a      	str	r2, [r3, #64]	; 0x40
 8003bd4:	4b17      	ldr	r3, [pc, #92]	; (8003c34 <HAL_UART_MspInit+0xbc>)
 8003bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bd8:	2380      	movs	r3, #128	; 0x80
 8003bda:	01db      	lsls	r3, r3, #7
 8003bdc:	4013      	ands	r3, r2
 8003bde:	613b      	str	r3, [r7, #16]
 8003be0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003be2:	4b14      	ldr	r3, [pc, #80]	; (8003c34 <HAL_UART_MspInit+0xbc>)
 8003be4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003be6:	4b13      	ldr	r3, [pc, #76]	; (8003c34 <HAL_UART_MspInit+0xbc>)
 8003be8:	2102      	movs	r1, #2
 8003bea:	430a      	orrs	r2, r1
 8003bec:	635a      	str	r2, [r3, #52]	; 0x34
 8003bee:	4b11      	ldr	r3, [pc, #68]	; (8003c34 <HAL_UART_MspInit+0xbc>)
 8003bf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003bfa:	212c      	movs	r1, #44	; 0x2c
 8003bfc:	187b      	adds	r3, r7, r1
 8003bfe:	22c0      	movs	r2, #192	; 0xc0
 8003c00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c02:	187b      	adds	r3, r7, r1
 8003c04:	2202      	movs	r2, #2
 8003c06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c08:	187b      	adds	r3, r7, r1
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c0e:	187b      	adds	r3, r7, r1
 8003c10:	2200      	movs	r2, #0
 8003c12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	2200      	movs	r2, #0
 8003c18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c1a:	187b      	adds	r3, r7, r1
 8003c1c:	4a06      	ldr	r2, [pc, #24]	; (8003c38 <HAL_UART_MspInit+0xc0>)
 8003c1e:	0019      	movs	r1, r3
 8003c20:	0010      	movs	r0, r2
 8003c22:	f001 fa17 	bl	8005054 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003c26:	46c0      	nop			; (mov r8, r8)
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	b011      	add	sp, #68	; 0x44
 8003c2c:	bd90      	pop	{r4, r7, pc}
 8003c2e:	46c0      	nop			; (mov r8, r8)
 8003c30:	40013800 	.word	0x40013800
 8003c34:	40021000 	.word	0x40021000
 8003c38:	50000400 	.word	0x50000400

08003c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003c40:	e7fe      	b.n	8003c40 <NMI_Handler+0x4>

08003c42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c46:	e7fe      	b.n	8003c46 <HardFault_Handler+0x4>

08003c48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003c4c:	46c0      	nop			; (mov r8, r8)
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c56:	46c0      	nop			; (mov r8, r8)
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c60:	f000 fad0 	bl	8004204 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c64:	46c0      	nop			; (mov r8, r8)
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
	...

08003c6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003c70:	4b03      	ldr	r3, [pc, #12]	; (8003c80 <DMA1_Channel1_IRQHandler+0x14>)
 8003c72:	0018      	movs	r0, r3
 8003c74:	f001 f8ec 	bl	8004e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003c78:	46c0      	nop			; (mov r8, r8)
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	46c0      	nop			; (mov r8, r8)
 8003c80:	200000f0 	.word	0x200000f0

08003c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c8c:	4a14      	ldr	r2, [pc, #80]	; (8003ce0 <_sbrk+0x5c>)
 8003c8e:	4b15      	ldr	r3, [pc, #84]	; (8003ce4 <_sbrk+0x60>)
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c98:	4b13      	ldr	r3, [pc, #76]	; (8003ce8 <_sbrk+0x64>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d102      	bne.n	8003ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ca0:	4b11      	ldr	r3, [pc, #68]	; (8003ce8 <_sbrk+0x64>)
 8003ca2:	4a12      	ldr	r2, [pc, #72]	; (8003cec <_sbrk+0x68>)
 8003ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ca6:	4b10      	ldr	r3, [pc, #64]	; (8003ce8 <_sbrk+0x64>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	18d3      	adds	r3, r2, r3
 8003cae:	693a      	ldr	r2, [r7, #16]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d207      	bcs.n	8003cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003cb4:	f002 fe20 	bl	80068f8 <__errno>
 8003cb8:	0003      	movs	r3, r0
 8003cba:	220c      	movs	r2, #12
 8003cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	425b      	negs	r3, r3
 8003cc2:	e009      	b.n	8003cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003cc4:	4b08      	ldr	r3, [pc, #32]	; (8003ce8 <_sbrk+0x64>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003cca:	4b07      	ldr	r3, [pc, #28]	; (8003ce8 <_sbrk+0x64>)
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	18d2      	adds	r2, r2, r3
 8003cd2:	4b05      	ldr	r3, [pc, #20]	; (8003ce8 <_sbrk+0x64>)
 8003cd4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
}
 8003cd8:	0018      	movs	r0, r3
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	b006      	add	sp, #24
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	20002000 	.word	0x20002000
 8003ce4:	00000400 	.word	0x00000400
 8003ce8:	20000340 	.word	0x20000340
 8003cec:	20000358 	.word	0x20000358

08003cf0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003cf4:	46c0      	nop			; (mov r8, r8)
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
	...

08003cfc <__NVIC_EnableIRQ>:
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	0002      	movs	r2, r0
 8003d04:	1dfb      	adds	r3, r7, #7
 8003d06:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003d08:	1dfb      	adds	r3, r7, #7
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b7f      	cmp	r3, #127	; 0x7f
 8003d0e:	d809      	bhi.n	8003d24 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d10:	1dfb      	adds	r3, r7, #7
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	001a      	movs	r2, r3
 8003d16:	231f      	movs	r3, #31
 8003d18:	401a      	ands	r2, r3
 8003d1a:	4b04      	ldr	r3, [pc, #16]	; (8003d2c <__NVIC_EnableIRQ+0x30>)
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	4091      	lsls	r1, r2
 8003d20:	000a      	movs	r2, r1
 8003d22:	601a      	str	r2, [r3, #0]
}
 8003d24:	46c0      	nop			; (mov r8, r8)
 8003d26:	46bd      	mov	sp, r7
 8003d28:	b002      	add	sp, #8
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	e000e100 	.word	0xe000e100

08003d30 <uart1_clean_by_timeout>:
 *      Author: sigmadev
 */

#include <uart1.h>

uint8_t  uart1_clean_by_timeout(UART1_t* uart1,const char* str){
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
		if (HAL_GetTick() - uart1->timeout > SECONDS(5)) {
 8003d3a:	f000 fa75 	bl	8004228 <HAL_GetTick>
 8003d3e:	0002      	movs	r2, r0
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	4a0f      	ldr	r2, [pc, #60]	; (8003d84 <uart1_clean_by_timeout+0x54>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d916      	bls.n	8003d7a <uart1_clean_by_timeout+0x4a>
			uart1_send_str((char*)str);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f000 f956 	bl	8004000 <uart1_send_str>
			uart1_send_str("-TIMEOUT\r\n");
 8003d54:	4b0c      	ldr	r3, [pc, #48]	; (8003d88 <uart1_clean_by_timeout+0x58>)
 8003d56:	0018      	movs	r0, r3
 8003d58:	f000 f952 	bl	8004000 <uart1_send_str>
			if(strlen(str)>0)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d003      	beq.n	8003d6c <uart1_clean_by_timeout+0x3c>
				uart1_clean_buffer(uart1);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	0018      	movs	r0, r3
 8003d68:	f000 f994 	bl	8004094 <uart1_clean_buffer>
			uart1->timeout = HAL_GetTick();
 8003d6c:	f000 fa5c 	bl	8004228 <HAL_GetTick>
 8003d70:	0002      	movs	r2, r0
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	60da      	str	r2, [r3, #12]
			return 1;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e000      	b.n	8003d7c <uart1_clean_by_timeout+0x4c>
		}
		return 0;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b002      	add	sp, #8
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	00001388 	.word	0x00001388
 8003d88:	080074c0 	.word	0x080074c0

08003d8c <uart1_gpio_init>:

void uart1_gpio_init() {
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	af00      	add	r7, sp, #0
	/**USART1 GPIO Configuration
	 PB6     ------> USART1_TX
	 PB7     ------> USART1_RX
	 */

	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE6_0);
 8003d90:	4b26      	ldr	r3, [pc, #152]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	4b25      	ldr	r3, [pc, #148]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003d96:	4926      	ldr	r1, [pc, #152]	; (8003e30 <uart1_gpio_init+0xa4>)
 8003d98:	400a      	ands	r2, r1
 8003d9a:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE6_1);
 8003d9c:	4b23      	ldr	r3, [pc, #140]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	4b22      	ldr	r3, [pc, #136]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003da2:	2180      	movs	r1, #128	; 0x80
 8003da4:	0189      	lsls	r1, r1, #6
 8003da6:	430a      	orrs	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]

	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE7_0);
 8003daa:	4b20      	ldr	r3, [pc, #128]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	4b1f      	ldr	r3, [pc, #124]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003db0:	4920      	ldr	r1, [pc, #128]	; (8003e34 <uart1_gpio_init+0xa8>)
 8003db2:	400a      	ands	r2, r1
 8003db4:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE7_1);
 8003db6:	4b1d      	ldr	r3, [pc, #116]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	4b1c      	ldr	r3, [pc, #112]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dbc:	2180      	movs	r1, #128	; 0x80
 8003dbe:	0209      	lsls	r1, r1, #8
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	601a      	str	r2, [r3, #0]

	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6_0);
 8003dc4:	4b19      	ldr	r3, [pc, #100]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dc6:	6a1a      	ldr	r2, [r3, #32]
 8003dc8:	4b18      	ldr	r3, [pc, #96]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dca:	491b      	ldr	r1, [pc, #108]	; (8003e38 <uart1_gpio_init+0xac>)
 8003dcc:	400a      	ands	r2, r1
 8003dce:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6_1);
 8003dd0:	4b16      	ldr	r3, [pc, #88]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dd2:	6a1a      	ldr	r2, [r3, #32]
 8003dd4:	4b15      	ldr	r3, [pc, #84]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dd6:	4919      	ldr	r1, [pc, #100]	; (8003e3c <uart1_gpio_init+0xb0>)
 8003dd8:	400a      	ands	r2, r1
 8003dda:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6_2);
 8003ddc:	4b13      	ldr	r3, [pc, #76]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dde:	6a1a      	ldr	r2, [r3, #32]
 8003de0:	4b12      	ldr	r3, [pc, #72]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003de2:	4917      	ldr	r1, [pc, #92]	; (8003e40 <uart1_gpio_init+0xb4>)
 8003de4:	400a      	ands	r2, r1
 8003de6:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6_3);
 8003de8:	4b10      	ldr	r3, [pc, #64]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dea:	6a1a      	ldr	r2, [r3, #32]
 8003dec:	4b0f      	ldr	r3, [pc, #60]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dee:	4915      	ldr	r1, [pc, #84]	; (8003e44 <uart1_gpio_init+0xb8>)
 8003df0:	400a      	ands	r2, r1
 8003df2:	621a      	str	r2, [r3, #32]

	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7_0);
 8003df4:	4b0d      	ldr	r3, [pc, #52]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003df6:	6a1a      	ldr	r2, [r3, #32]
 8003df8:	4b0c      	ldr	r3, [pc, #48]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003dfa:	4913      	ldr	r1, [pc, #76]	; (8003e48 <uart1_gpio_init+0xbc>)
 8003dfc:	400a      	ands	r2, r1
 8003dfe:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7_1);
 8003e00:	4b0a      	ldr	r3, [pc, #40]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003e02:	6a1a      	ldr	r2, [r3, #32]
 8003e04:	4b09      	ldr	r3, [pc, #36]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003e06:	4911      	ldr	r1, [pc, #68]	; (8003e4c <uart1_gpio_init+0xc0>)
 8003e08:	400a      	ands	r2, r1
 8003e0a:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7_2);
 8003e0c:	4b07      	ldr	r3, [pc, #28]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003e0e:	6a1a      	ldr	r2, [r3, #32]
 8003e10:	4b06      	ldr	r3, [pc, #24]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003e12:	490f      	ldr	r1, [pc, #60]	; (8003e50 <uart1_gpio_init+0xc4>)
 8003e14:	400a      	ands	r2, r1
 8003e16:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7_3);
 8003e18:	4b04      	ldr	r3, [pc, #16]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003e1a:	6a1a      	ldr	r2, [r3, #32]
 8003e1c:	4b03      	ldr	r3, [pc, #12]	; (8003e2c <uart1_gpio_init+0xa0>)
 8003e1e:	0052      	lsls	r2, r2, #1
 8003e20:	0852      	lsrs	r2, r2, #1
 8003e22:	621a      	str	r2, [r3, #32]
}
 8003e24:	46c0      	nop			; (mov r8, r8)
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	46c0      	nop			; (mov r8, r8)
 8003e2c:	50000400 	.word	0x50000400
 8003e30:	ffffefff 	.word	0xffffefff
 8003e34:	ffffbfff 	.word	0xffffbfff
 8003e38:	feffffff 	.word	0xfeffffff
 8003e3c:	fdffffff 	.word	0xfdffffff
 8003e40:	fbffffff 	.word	0xfbffffff
 8003e44:	f7ffffff 	.word	0xf7ffffff
 8003e48:	efffffff 	.word	0xefffffff
 8003e4c:	dfffffff 	.word	0xdfffffff
 8003e50:	bfffffff 	.word	0xbfffffff

08003e54 <uart1_init>:

void uart1_init(uint32_t pclk, uint32_t baud_rate, UART1_t *u) {
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
	uint32_t br_value = 0;
 8003e60:	2300      	movs	r3, #0
 8003e62:	617b      	str	r3, [r7, #20]

	uart1_gpio_init();
 8003e64:	f7ff ff92 	bl	8003d8c <uart1_gpio_init>

	/*enable clock access to USART1 */
	SET_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN);
 8003e68:	4b25      	ldr	r3, [pc, #148]	; (8003f00 <uart1_init+0xac>)
 8003e6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e6c:	4b24      	ldr	r3, [pc, #144]	; (8003f00 <uart1_init+0xac>)
 8003e6e:	2180      	movs	r1, #128	; 0x80
 8003e70:	01c9      	lsls	r1, r1, #7
 8003e72:	430a      	orrs	r2, r1
 8003e74:	641a      	str	r2, [r3, #64]	; 0x40
	if (pclk == 16000000) {
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	4a22      	ldr	r2, [pc, #136]	; (8003f04 <uart1_init+0xb0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d10b      	bne.n	8003e96 <uart1_init+0x42>
		/*set HSI 16 CLK */
		CLEAR_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL_0);
 8003e7e:	4b20      	ldr	r3, [pc, #128]	; (8003f00 <uart1_init+0xac>)
 8003e80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e82:	4b1f      	ldr	r3, [pc, #124]	; (8003f00 <uart1_init+0xac>)
 8003e84:	2101      	movs	r1, #1
 8003e86:	438a      	bics	r2, r1
 8003e88:	655a      	str	r2, [r3, #84]	; 0x54
		SET_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL_1);
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	; (8003f00 <uart1_init+0xac>)
 8003e8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e8e:	4b1c      	ldr	r3, [pc, #112]	; (8003f00 <uart1_init+0xac>)
 8003e90:	2102      	movs	r1, #2
 8003e92:	430a      	orrs	r2, r1
 8003e94:	655a      	str	r2, [r3, #84]	; 0x54
	}
	//MODIFY_REG(USART1->PRESC,USART_PRESC_PRESCALER,0x0010);
	/* set baud rate */
	br_value = (pclk) / baud_rate;
 8003e96:	68b9      	ldr	r1, [r7, #8]
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f7fc f93b 	bl	8000114 <__udivsi3>
 8003e9e:	0003      	movs	r3, r0
 8003ea0:	617b      	str	r3, [r7, #20]
	USART1->BRR = (uint16_t) br_value;
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	b29a      	uxth	r2, r3
 8003ea6:	4b18      	ldr	r3, [pc, #96]	; (8003f08 <uart1_init+0xb4>)
 8003ea8:	60da      	str	r2, [r3, #12]
	/* transmitter enable*/
	USART1->CR1 = USART_CR1_TE | USART_CR1_RE;
 8003eaa:	4b17      	ldr	r3, [pc, #92]	; (8003f08 <uart1_init+0xb4>)
 8003eac:	220c      	movs	r2, #12
 8003eae:	601a      	str	r2, [r3, #0]

	u->rx_buffer = (uint8_t*) malloc(RX_BUFFLEN);
 8003eb0:	2019      	movs	r0, #25
 8003eb2:	f002 fd4b 	bl	800694c <malloc>
 8003eb6:	0003      	movs	r3, r0
 8003eb8:	001a      	movs	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	601a      	str	r2, [r3, #0]
	u->tx_buffer = (uint8_t*) malloc(TX_BUFFLEN);
 8003ebe:	2064      	movs	r0, #100	; 0x64
 8003ec0:	f002 fd44 	bl	800694c <malloc>
 8003ec4:	0003      	movs	r3, r0
 8003ec6:	001a      	movs	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	605a      	str	r2, [r3, #4]
	u->rx_count = 0;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	721a      	strb	r2, [r3, #8]

	uart1_clean_buffer(u);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f000 f8dd 	bl	8004094 <uart1_clean_buffer>

	/* enable FIFO */
	//SET_BIT(USART1->CR2, USART_CR1_FIFOEN);
	/* Enable interrupt */
	SET_BIT(USART1->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003eda:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <uart1_init+0xb4>)
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	4b0a      	ldr	r3, [pc, #40]	; (8003f08 <uart1_init+0xb4>)
 8003ee0:	2120      	movs	r1, #32
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(USART1_IRQn);
 8003ee6:	201b      	movs	r0, #27
 8003ee8:	f7ff ff08 	bl	8003cfc <__NVIC_EnableIRQ>
	SET_BIT(USART1->CR1, USART_CR1_UE);
 8003eec:	4b06      	ldr	r3, [pc, #24]	; (8003f08 <uart1_init+0xb4>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	4b05      	ldr	r3, [pc, #20]	; (8003f08 <uart1_init+0xb4>)
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	601a      	str	r2, [r3, #0]
}
 8003ef8:	46c0      	nop			; (mov r8, r8)
 8003efa:	46bd      	mov	sp, r7
 8003efc:	b006      	add	sp, #24
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	40021000 	.word	0x40021000
 8003f04:	00f42400 	.word	0x00f42400
 8003f08:	40013800 	.word	0x40013800

08003f0c <uart1_write>:
	/* set the destination buffer */
	/*set the source buffer */

}

void uart1_write(char ch) {
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	0002      	movs	r2, r0
 8003f14:	1dfb      	adds	r3, r7, #7
 8003f16:	701a      	strb	r2, [r3, #0]
	SET_BIT(GPIOB->ODR, GPIO_ODR_OD5);
 8003f18:	4b0f      	ldr	r3, [pc, #60]	; (8003f58 <uart1_write+0x4c>)
 8003f1a:	695a      	ldr	r2, [r3, #20]
 8003f1c:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <uart1_write+0x4c>)
 8003f1e:	2120      	movs	r1, #32
 8003f20:	430a      	orrs	r2, r1
 8003f22:	615a      	str	r2, [r3, #20]

	while (!READ_BIT(USART1->ISR, USART_ISR_TXE_TXFNF))
 8003f24:	46c0      	nop			; (mov r8, r8)
 8003f26:	4b0d      	ldr	r3, [pc, #52]	; (8003f5c <uart1_write+0x50>)
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	2280      	movs	r2, #128	; 0x80
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	d0fa      	beq.n	8003f26 <uart1_write+0x1a>
		;
	USART1->TDR = (uint8_t) (ch & 0xFFU);
 8003f30:	4b0a      	ldr	r3, [pc, #40]	; (8003f5c <uart1_write+0x50>)
 8003f32:	1dfa      	adds	r2, r7, #7
 8003f34:	7812      	ldrb	r2, [r2, #0]
 8003f36:	629a      	str	r2, [r3, #40]	; 0x28

	while (!READ_BIT(USART1->ISR, USART_ISR_TC))
 8003f38:	46c0      	nop			; (mov r8, r8)
 8003f3a:	4b08      	ldr	r3, [pc, #32]	; (8003f5c <uart1_write+0x50>)
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	2240      	movs	r2, #64	; 0x40
 8003f40:	4013      	ands	r3, r2
 8003f42:	d0fa      	beq.n	8003f3a <uart1_write+0x2e>
		;

	CLEAR_BIT(GPIOB->ODR, GPIO_ODR_OD5);
 8003f44:	4b04      	ldr	r3, [pc, #16]	; (8003f58 <uart1_write+0x4c>)
 8003f46:	695a      	ldr	r2, [r3, #20]
 8003f48:	4b03      	ldr	r3, [pc, #12]	; (8003f58 <uart1_write+0x4c>)
 8003f4a:	2120      	movs	r1, #32
 8003f4c:	438a      	bics	r2, r1
 8003f4e:	615a      	str	r2, [r3, #20]
}
 8003f50:	46c0      	nop			; (mov r8, r8)
 8003f52:	46bd      	mov	sp, r7
 8003f54:	b002      	add	sp, #8
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	50000400 	.word	0x50000400
 8003f5c:	40013800 	.word	0x40013800

08003f60 <uart1_1byte_read>:
		}
		data[0] = USART1->RDR;
	}
}

uint8_t uart1_1byte_read(void) {
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
	bool override = READ_BIT(USART1->ISR, USART_ISR_ORE);
 8003f66:	4b15      	ldr	r3, [pc, #84]	; (8003fbc <uart1_1byte_read+0x5c>)
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	2208      	movs	r2, #8
 8003f6c:	401a      	ands	r2, r3
 8003f6e:	1dfb      	adds	r3, r7, #7
 8003f70:	1e51      	subs	r1, r2, #1
 8003f72:	418a      	sbcs	r2, r1
 8003f74:	701a      	strb	r2, [r3, #0]
	bool data_present = READ_BIT(USART1->ISR, USART_ISR_RXNE_RXFNE);
 8003f76:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <uart1_1byte_read+0x5c>)
 8003f78:	69db      	ldr	r3, [r3, #28]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	401a      	ands	r2, r3
 8003f7e:	1dbb      	adds	r3, r7, #6
 8003f80:	1e51      	subs	r1, r2, #1
 8003f82:	418a      	sbcs	r2, r1
 8003f84:	701a      	strb	r2, [r3, #0]
//	bool busy = READ_BIT(USART1->ISR, USART_ISR_BUSY);
	if ((data_present || override)) {
 8003f86:	1dbb      	adds	r3, r7, #6
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d103      	bne.n	8003f96 <uart1_1byte_read+0x36>
 8003f8e:	1dfb      	adds	r3, r7, #7
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00d      	beq.n	8003fb2 <uart1_1byte_read+0x52>
		if (override)
 8003f96:	1dfb      	adds	r3, r7, #7
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d005      	beq.n	8003faa <uart1_1byte_read+0x4a>
			SET_BIT(USART1->ICR, USART_ICR_ORECF);
 8003f9e:	4b07      	ldr	r3, [pc, #28]	; (8003fbc <uart1_1byte_read+0x5c>)
 8003fa0:	6a1a      	ldr	r2, [r3, #32]
 8003fa2:	4b06      	ldr	r3, [pc, #24]	; (8003fbc <uart1_1byte_read+0x5c>)
 8003fa4:	2108      	movs	r1, #8
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	621a      	str	r2, [r3, #32]
		return USART1->RDR;
 8003faa:	4b04      	ldr	r3, [pc, #16]	; (8003fbc <uart1_1byte_read+0x5c>)
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	e000      	b.n	8003fb4 <uart1_1byte_read+0x54>
	} else
		return '\0';
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	b002      	add	sp, #8
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	40013800 	.word	0x40013800

08003fc0 <uart1_read_to_frame>:

void  uart1_read_to_frame(UART1_t *u) {
 8003fc0:	b590      	push	{r4, r7, lr}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
	if (u->rx_count >= RX_BUFFLEN) {
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	7a1b      	ldrb	r3, [r3, #8]
 8003fcc:	2b18      	cmp	r3, #24
 8003fce:	d906      	bls.n	8003fde <uart1_read_to_frame+0x1e>
		uart1_clean_buffer(u);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	f000 f85e 	bl	8004094 <uart1_clean_buffer>
		u->rx_count = 0;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	721a      	strb	r2, [r3, #8]
	}
	u->rx_buffer[u->rx_count++] = uart1_1byte_read();
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	7a1b      	ldrb	r3, [r3, #8]
 8003fe6:	1c59      	adds	r1, r3, #1
 8003fe8:	b2c8      	uxtb	r0, r1
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	7208      	strb	r0, [r1, #8]
 8003fee:	18d4      	adds	r4, r2, r3
 8003ff0:	f7ff ffb6 	bl	8003f60 <uart1_1byte_read>
 8003ff4:	0003      	movs	r3, r0
 8003ff6:	7023      	strb	r3, [r4, #0]
}
 8003ff8:	46c0      	nop			; (mov r8, r8)
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	b003      	add	sp, #12
 8003ffe:	bd90      	pop	{r4, r7, pc}

08004000 <uart1_send_str>:

void uart1_send_str(char *str) {
 8004000:	b590      	push	{r4, r7, lr}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i = 0; str[i] != '\0'; i++)
 8004008:	230f      	movs	r3, #15
 800400a:	18fb      	adds	r3, r7, r3
 800400c:	2200      	movs	r2, #0
 800400e:	701a      	strb	r2, [r3, #0]
 8004010:	e00d      	b.n	800402e <uart1_send_str+0x2e>
		uart1_write(str[i]);
 8004012:	240f      	movs	r4, #15
 8004014:	193b      	adds	r3, r7, r4
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	18d3      	adds	r3, r2, r3
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	0018      	movs	r0, r3
 8004020:	f7ff ff74 	bl	8003f0c <uart1_write>
	for (i = 0; str[i] != '\0'; i++)
 8004024:	193b      	adds	r3, r7, r4
 8004026:	781a      	ldrb	r2, [r3, #0]
 8004028:	193b      	adds	r3, r7, r4
 800402a:	3201      	adds	r2, #1
 800402c:	701a      	strb	r2, [r3, #0]
 800402e:	230f      	movs	r3, #15
 8004030:	18fb      	adds	r3, r7, r3
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	18d3      	adds	r3, r2, r3
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1e9      	bne.n	8004012 <uart1_send_str+0x12>
}
 800403e:	46c0      	nop			; (mov r8, r8)
 8004040:	46c0      	nop			; (mov r8, r8)
 8004042:	46bd      	mov	sp, r7
 8004044:	b005      	add	sp, #20
 8004046:	bd90      	pop	{r4, r7, pc}

08004048 <uart1_send_frame>:

void uart1_send_frame(char *str, uint8_t len) {
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	000a      	movs	r2, r1
 8004052:	1cfb      	adds	r3, r7, #3
 8004054:	701a      	strb	r2, [r3, #0]

	if (len > 0) {
 8004056:	1cfb      	adds	r3, r7, #3
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d016      	beq.n	800408c <uart1_send_frame+0x44>
		for (int i = 0; i < len; i++){
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	e00e      	b.n	8004082 <uart1_send_frame+0x3a>
			uart1_write(str[i]);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	18d3      	adds	r3, r2, r3
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	0018      	movs	r0, r3
 800406e:	f7ff ff4d 	bl	8003f0c <uart1_write>
			str[i] = (char) '\0';
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	18d3      	adds	r3, r2, r3
 8004078:	2200      	movs	r2, #0
 800407a:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < len; i++){
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	3301      	adds	r3, #1
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	1cfb      	adds	r3, r7, #3
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	429a      	cmp	r2, r3
 800408a:	dbeb      	blt.n	8004064 <uart1_send_frame+0x1c>
		}
	}
}
 800408c:	46c0      	nop			; (mov r8, r8)
 800408e:	46bd      	mov	sp, r7
 8004090:	b004      	add	sp, #16
 8004092:	bd80      	pop	{r7, pc}

08004094 <uart1_clean_buffer>:

void uart1_clean_buffer(UART1_t *u) {
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
	u->rx_count = 0;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	721a      	strb	r2, [r3, #8]
	if (TX_BUFFLEN > RX_BUFFLEN) {
		for (int i = 0; i < TX_BUFFLEN; i++) {
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	e011      	b.n	80040cc <uart1_clean_buffer+0x38>
			if (i < RX_BUFFLEN)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2b18      	cmp	r3, #24
 80040ac:	dc05      	bgt.n	80040ba <uart1_clean_buffer+0x26>
				u->rx_buffer[i] = 0x00;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	18d3      	adds	r3, r2, r3
 80040b6:	2200      	movs	r2, #0
 80040b8:	701a      	strb	r2, [r3, #0]
			u->tx_buffer[i] = 0x00;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685a      	ldr	r2, [r3, #4]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	18d3      	adds	r3, r2, r3
 80040c2:	2200      	movs	r2, #0
 80040c4:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < TX_BUFFLEN; i++) {
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	3301      	adds	r3, #1
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2b63      	cmp	r3, #99	; 0x63
 80040d0:	ddea      	ble.n	80040a8 <uart1_clean_buffer+0x14>
			if (i < TX_BUFFLEN)
				u->tx_buffer[i] = 0x00;
			u->rx_buffer[i] = 0x00;
		}
	}
}
 80040d2:	46c0      	nop			; (mov r8, r8)
 80040d4:	46c0      	nop			; (mov r8, r8)
 80040d6:	46bd      	mov	sp, r7
 80040d8:	b004      	add	sp, #16
 80040da:	bd80      	pop	{r7, pc}

080040dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80040dc:	480d      	ldr	r0, [pc, #52]	; (8004114 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80040de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80040e0:	f7ff fe06 	bl	8003cf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040e4:	480c      	ldr	r0, [pc, #48]	; (8004118 <LoopForever+0x6>)
  ldr r1, =_edata
 80040e6:	490d      	ldr	r1, [pc, #52]	; (800411c <LoopForever+0xa>)
  ldr r2, =_sidata
 80040e8:	4a0d      	ldr	r2, [pc, #52]	; (8004120 <LoopForever+0xe>)
  movs r3, #0
 80040ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040ec:	e002      	b.n	80040f4 <LoopCopyDataInit>

080040ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040f2:	3304      	adds	r3, #4

080040f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040f8:	d3f9      	bcc.n	80040ee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040fa:	4a0a      	ldr	r2, [pc, #40]	; (8004124 <LoopForever+0x12>)
  ldr r4, =_ebss
 80040fc:	4c0a      	ldr	r4, [pc, #40]	; (8004128 <LoopForever+0x16>)
  movs r3, #0
 80040fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004100:	e001      	b.n	8004106 <LoopFillZerobss>

08004102 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004102:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004104:	3204      	adds	r2, #4

08004106 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004106:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004108:	d3fb      	bcc.n	8004102 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800410a:	f002 fbfb 	bl	8006904 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800410e:	f7fe f93f 	bl	8002390 <main>

08004112 <LoopForever>:

LoopForever:
  b LoopForever
 8004112:	e7fe      	b.n	8004112 <LoopForever>
  ldr   r0, =_estack
 8004114:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004118:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800411c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8004120:	080076d4 	.word	0x080076d4
  ldr r2, =_sbss
 8004124:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8004128:	20000358 	.word	0x20000358

0800412c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800412c:	e7fe      	b.n	800412c <ADC1_IRQHandler>
	...

08004130 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004136:	1dfb      	adds	r3, r7, #7
 8004138:	2200      	movs	r2, #0
 800413a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800413c:	4b0b      	ldr	r3, [pc, #44]	; (800416c <HAL_Init+0x3c>)
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	4b0a      	ldr	r3, [pc, #40]	; (800416c <HAL_Init+0x3c>)
 8004142:	2180      	movs	r1, #128	; 0x80
 8004144:	0049      	lsls	r1, r1, #1
 8004146:	430a      	orrs	r2, r1
 8004148:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800414a:	2003      	movs	r0, #3
 800414c:	f000 f810 	bl	8004170 <HAL_InitTick>
 8004150:	1e03      	subs	r3, r0, #0
 8004152:	d003      	beq.n	800415c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004154:	1dfb      	adds	r3, r7, #7
 8004156:	2201      	movs	r2, #1
 8004158:	701a      	strb	r2, [r3, #0]
 800415a:	e001      	b.n	8004160 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800415c:	f7ff fc40 	bl	80039e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004160:	1dfb      	adds	r3, r7, #7
 8004162:	781b      	ldrb	r3, [r3, #0]
}
 8004164:	0018      	movs	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	b002      	add	sp, #8
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40022000 	.word	0x40022000

08004170 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004170:	b590      	push	{r4, r7, lr}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004178:	230f      	movs	r3, #15
 800417a:	18fb      	adds	r3, r7, r3
 800417c:	2200      	movs	r2, #0
 800417e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004180:	4b1d      	ldr	r3, [pc, #116]	; (80041f8 <HAL_InitTick+0x88>)
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d02b      	beq.n	80041e0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004188:	4b1c      	ldr	r3, [pc, #112]	; (80041fc <HAL_InitTick+0x8c>)
 800418a:	681c      	ldr	r4, [r3, #0]
 800418c:	4b1a      	ldr	r3, [pc, #104]	; (80041f8 <HAL_InitTick+0x88>)
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	0019      	movs	r1, r3
 8004192:	23fa      	movs	r3, #250	; 0xfa
 8004194:	0098      	lsls	r0, r3, #2
 8004196:	f7fb ffbd 	bl	8000114 <__udivsi3>
 800419a:	0003      	movs	r3, r0
 800419c:	0019      	movs	r1, r3
 800419e:	0020      	movs	r0, r4
 80041a0:	f7fb ffb8 	bl	8000114 <__udivsi3>
 80041a4:	0003      	movs	r3, r0
 80041a6:	0018      	movs	r0, r3
 80041a8:	f000 fdbb 	bl	8004d22 <HAL_SYSTICK_Config>
 80041ac:	1e03      	subs	r3, r0, #0
 80041ae:	d112      	bne.n	80041d6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b03      	cmp	r3, #3
 80041b4:	d80a      	bhi.n	80041cc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	2301      	movs	r3, #1
 80041ba:	425b      	negs	r3, r3
 80041bc:	2200      	movs	r2, #0
 80041be:	0018      	movs	r0, r3
 80041c0:	f000 fd8a 	bl	8004cd8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80041c4:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <HAL_InitTick+0x90>)
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	e00d      	b.n	80041e8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80041cc:	230f      	movs	r3, #15
 80041ce:	18fb      	adds	r3, r7, r3
 80041d0:	2201      	movs	r2, #1
 80041d2:	701a      	strb	r2, [r3, #0]
 80041d4:	e008      	b.n	80041e8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80041d6:	230f      	movs	r3, #15
 80041d8:	18fb      	adds	r3, r7, r3
 80041da:	2201      	movs	r2, #1
 80041dc:	701a      	strb	r2, [r3, #0]
 80041de:	e003      	b.n	80041e8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80041e0:	230f      	movs	r3, #15
 80041e2:	18fb      	adds	r3, r7, r3
 80041e4:	2201      	movs	r2, #1
 80041e6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80041e8:	230f      	movs	r3, #15
 80041ea:	18fb      	adds	r3, r7, r3
 80041ec:	781b      	ldrb	r3, [r3, #0]
}
 80041ee:	0018      	movs	r0, r3
 80041f0:	46bd      	mov	sp, r7
 80041f2:	b005      	add	sp, #20
 80041f4:	bd90      	pop	{r4, r7, pc}
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	20000008 	.word	0x20000008
 80041fc:	20000000 	.word	0x20000000
 8004200:	20000004 	.word	0x20000004

08004204 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004208:	4b05      	ldr	r3, [pc, #20]	; (8004220 <HAL_IncTick+0x1c>)
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	001a      	movs	r2, r3
 800420e:	4b05      	ldr	r3, [pc, #20]	; (8004224 <HAL_IncTick+0x20>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	18d2      	adds	r2, r2, r3
 8004214:	4b03      	ldr	r3, [pc, #12]	; (8004224 <HAL_IncTick+0x20>)
 8004216:	601a      	str	r2, [r3, #0]
}
 8004218:	46c0      	nop			; (mov r8, r8)
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	46c0      	nop			; (mov r8, r8)
 8004220:	20000008 	.word	0x20000008
 8004224:	20000344 	.word	0x20000344

08004228 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  return uwTick;
 800422c:	4b02      	ldr	r3, [pc, #8]	; (8004238 <HAL_GetTick+0x10>)
 800422e:	681b      	ldr	r3, [r3, #0]
}
 8004230:	0018      	movs	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	46c0      	nop			; (mov r8, r8)
 8004238:	20000344 	.word	0x20000344

0800423c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004244:	f7ff fff0 	bl	8004228 <HAL_GetTick>
 8004248:	0003      	movs	r3, r0
 800424a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	3301      	adds	r3, #1
 8004254:	d005      	beq.n	8004262 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004256:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <HAL_Delay+0x44>)
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	001a      	movs	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	189b      	adds	r3, r3, r2
 8004260:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	f7ff ffe0 	bl	8004228 <HAL_GetTick>
 8004268:	0002      	movs	r2, r0
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	429a      	cmp	r2, r3
 8004272:	d8f7      	bhi.n	8004264 <HAL_Delay+0x28>
  {
  }
}
 8004274:	46c0      	nop			; (mov r8, r8)
 8004276:	46c0      	nop			; (mov r8, r8)
 8004278:	46bd      	mov	sp, r7
 800427a:	b004      	add	sp, #16
 800427c:	bd80      	pop	{r7, pc}
 800427e:	46c0      	nop			; (mov r8, r8)
 8004280:	20000008 	.word	0x20000008

08004284 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a05      	ldr	r2, [pc, #20]	; (80042a8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004294:	401a      	ands	r2, r3
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	431a      	orrs	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	601a      	str	r2, [r3, #0]
}
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	46bd      	mov	sp, r7
 80042a2:	b002      	add	sp, #8
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	46c0      	nop			; (mov r8, r8)
 80042a8:	fe3fffff 	.word	0xfe3fffff

080042ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	23e0      	movs	r3, #224	; 0xe0
 80042ba:	045b      	lsls	r3, r3, #17
 80042bc:	4013      	ands	r3, r2
}
 80042be:	0018      	movs	r0, r3
 80042c0:	46bd      	mov	sp, r7
 80042c2:	b002      	add	sp, #8
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b084      	sub	sp, #16
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	60f8      	str	r0, [r7, #12]
 80042ce:	60b9      	str	r1, [r7, #8]
 80042d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	2104      	movs	r1, #4
 80042da:	400a      	ands	r2, r1
 80042dc:	2107      	movs	r1, #7
 80042de:	4091      	lsls	r1, r2
 80042e0:	000a      	movs	r2, r1
 80042e2:	43d2      	mvns	r2, r2
 80042e4:	401a      	ands	r2, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2104      	movs	r1, #4
 80042ea:	400b      	ands	r3, r1
 80042ec:	6879      	ldr	r1, [r7, #4]
 80042ee:	4099      	lsls	r1, r3
 80042f0:	000b      	movs	r3, r1
 80042f2:	431a      	orrs	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80042f8:	46c0      	nop			; (mov r8, r8)
 80042fa:	46bd      	mov	sp, r7
 80042fc:	b004      	add	sp, #16
 80042fe:	bd80      	pop	{r7, pc}

08004300 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	2104      	movs	r1, #4
 8004312:	400a      	ands	r2, r1
 8004314:	2107      	movs	r1, #7
 8004316:	4091      	lsls	r1, r2
 8004318:	000a      	movs	r2, r1
 800431a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	2104      	movs	r1, #4
 8004320:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004322:	40da      	lsrs	r2, r3
 8004324:	0013      	movs	r3, r2
}
 8004326:	0018      	movs	r0, r3
 8004328:	46bd      	mov	sp, r7
 800432a:	b002      	add	sp, #8
 800432c:	bd80      	pop	{r7, pc}

0800432e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b084      	sub	sp, #16
 8004332:	af00      	add	r7, sp, #0
 8004334:	60f8      	str	r0, [r7, #12]
 8004336:	60b9      	str	r1, [r7, #8]
 8004338:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	211f      	movs	r1, #31
 8004342:	400a      	ands	r2, r1
 8004344:	210f      	movs	r1, #15
 8004346:	4091      	lsls	r1, r2
 8004348:	000a      	movs	r2, r1
 800434a:	43d2      	mvns	r2, r2
 800434c:	401a      	ands	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	0e9b      	lsrs	r3, r3, #26
 8004352:	210f      	movs	r1, #15
 8004354:	4019      	ands	r1, r3
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	201f      	movs	r0, #31
 800435a:	4003      	ands	r3, r0
 800435c:	4099      	lsls	r1, r3
 800435e:	000b      	movs	r3, r1
 8004360:	431a      	orrs	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	46bd      	mov	sp, r7
 800436a:	b004      	add	sp, #16
 800436c:	bd80      	pop	{r7, pc}

0800436e <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b082      	sub	sp, #8
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
 8004376:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	035b      	lsls	r3, r3, #13
 8004380:	0b5b      	lsrs	r3, r3, #13
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004388:	46c0      	nop			; (mov r8, r8)
 800438a:	46bd      	mov	sp, r7
 800438c:	b002      	add	sp, #8
 800438e:	bd80      	pop	{r7, pc}

08004390 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	0352      	lsls	r2, r2, #13
 80043a2:	0b52      	lsrs	r2, r2, #13
 80043a4:	43d2      	mvns	r2, r2
 80043a6:	401a      	ands	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043ac:	46c0      	nop			; (mov r8, r8)
 80043ae:	46bd      	mov	sp, r7
 80043b0:	b002      	add	sp, #8
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	0212      	lsls	r2, r2, #8
 80043c8:	43d2      	mvns	r2, r2
 80043ca:	401a      	ands	r2, r3
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	021b      	lsls	r3, r3, #8
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	400b      	ands	r3, r1
 80043d4:	4904      	ldr	r1, [pc, #16]	; (80043e8 <LL_ADC_SetChannelSamplingTime+0x34>)
 80043d6:	400b      	ands	r3, r1
 80043d8:	431a      	orrs	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	46bd      	mov	sp, r7
 80043e2:	b004      	add	sp, #16
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	46c0      	nop			; (mov r8, r8)
 80043e8:	07ffff00 	.word	0x07ffff00

080043ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	4a05      	ldr	r2, [pc, #20]	; (8004410 <LL_ADC_EnableInternalRegulator+0x24>)
 80043fa:	4013      	ands	r3, r2
 80043fc:	2280      	movs	r2, #128	; 0x80
 80043fe:	0552      	lsls	r2, r2, #21
 8004400:	431a      	orrs	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004406:	46c0      	nop			; (mov r8, r8)
 8004408:	46bd      	mov	sp, r7
 800440a:	b002      	add	sp, #8
 800440c:	bd80      	pop	{r7, pc}
 800440e:	46c0      	nop			; (mov r8, r8)
 8004410:	6fffffe8 	.word	0x6fffffe8

08004414 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	2380      	movs	r3, #128	; 0x80
 8004422:	055b      	lsls	r3, r3, #21
 8004424:	401a      	ands	r2, r3
 8004426:	2380      	movs	r3, #128	; 0x80
 8004428:	055b      	lsls	r3, r3, #21
 800442a:	429a      	cmp	r2, r3
 800442c:	d101      	bne.n	8004432 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800442e:	2301      	movs	r3, #1
 8004430:	e000      	b.n	8004434 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004432:	2300      	movs	r3, #0
}
 8004434:	0018      	movs	r0, r3
 8004436:	46bd      	mov	sp, r7
 8004438:	b002      	add	sp, #8
 800443a:	bd80      	pop	{r7, pc}

0800443c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	2201      	movs	r2, #1
 800444a:	4013      	ands	r3, r2
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <LL_ADC_IsEnabled+0x18>
 8004450:	2301      	movs	r3, #1
 8004452:	e000      	b.n	8004456 <LL_ADC_IsEnabled+0x1a>
 8004454:	2300      	movs	r3, #0
}
 8004456:	0018      	movs	r0, r3
 8004458:	46bd      	mov	sp, r7
 800445a:	b002      	add	sp, #8
 800445c:	bd80      	pop	{r7, pc}

0800445e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b082      	sub	sp, #8
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	2204      	movs	r2, #4
 800446c:	4013      	ands	r3, r2
 800446e:	2b04      	cmp	r3, #4
 8004470:	d101      	bne.n	8004476 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004472:	2301      	movs	r3, #1
 8004474:	e000      	b.n	8004478 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004476:	2300      	movs	r3, #0
}
 8004478:	0018      	movs	r0, r3
 800447a:	46bd      	mov	sp, r7
 800447c:	b002      	add	sp, #8
 800447e:	bd80      	pop	{r7, pc}

08004480 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b088      	sub	sp, #32
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004488:	231f      	movs	r3, #31
 800448a:	18fb      	adds	r3, r7, r3
 800448c:	2200      	movs	r2, #0
 800448e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8004490:	2300      	movs	r3, #0
 8004492:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8004494:	2300      	movs	r3, #0
 8004496:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004498:	2300      	movs	r3, #0
 800449a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e17f      	b.n	80047a6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10a      	bne.n	80044c4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	0018      	movs	r0, r3
 80044b2:	f7ff fab9 	bl	8003a28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2254      	movs	r2, #84	; 0x54
 80044c0:	2100      	movs	r1, #0
 80044c2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	0018      	movs	r0, r3
 80044ca:	f7ff ffa3 	bl	8004414 <LL_ADC_IsInternalRegulatorEnabled>
 80044ce:	1e03      	subs	r3, r0, #0
 80044d0:	d115      	bne.n	80044fe <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	0018      	movs	r0, r3
 80044d8:	f7ff ff88 	bl	80043ec <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044dc:	4bb4      	ldr	r3, [pc, #720]	; (80047b0 <HAL_ADC_Init+0x330>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	49b4      	ldr	r1, [pc, #720]	; (80047b4 <HAL_ADC_Init+0x334>)
 80044e2:	0018      	movs	r0, r3
 80044e4:	f7fb fe16 	bl	8000114 <__udivsi3>
 80044e8:	0003      	movs	r3, r0
 80044ea:	3301      	adds	r3, #1
 80044ec:	005b      	lsls	r3, r3, #1
 80044ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80044f0:	e002      	b.n	80044f8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f9      	bne.n	80044f2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	0018      	movs	r0, r3
 8004504:	f7ff ff86 	bl	8004414 <LL_ADC_IsInternalRegulatorEnabled>
 8004508:	1e03      	subs	r3, r0, #0
 800450a:	d10f      	bne.n	800452c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004510:	2210      	movs	r2, #16
 8004512:	431a      	orrs	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451c:	2201      	movs	r2, #1
 800451e:	431a      	orrs	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004524:	231f      	movs	r3, #31
 8004526:	18fb      	adds	r3, r7, r3
 8004528:	2201      	movs	r2, #1
 800452a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	0018      	movs	r0, r3
 8004532:	f7ff ff94 	bl	800445e <LL_ADC_REG_IsConversionOngoing>
 8004536:	0003      	movs	r3, r0
 8004538:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800453e:	2210      	movs	r2, #16
 8004540:	4013      	ands	r3, r2
 8004542:	d000      	beq.n	8004546 <HAL_ADC_Init+0xc6>
 8004544:	e122      	b.n	800478c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d000      	beq.n	800454e <HAL_ADC_Init+0xce>
 800454c:	e11e      	b.n	800478c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004552:	4a99      	ldr	r2, [pc, #612]	; (80047b8 <HAL_ADC_Init+0x338>)
 8004554:	4013      	ands	r3, r2
 8004556:	2202      	movs	r2, #2
 8004558:	431a      	orrs	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	0018      	movs	r0, r3
 8004564:	f7ff ff6a 	bl	800443c <LL_ADC_IsEnabled>
 8004568:	1e03      	subs	r3, r0, #0
 800456a:	d000      	beq.n	800456e <HAL_ADC_Init+0xee>
 800456c:	e0ad      	b.n	80046ca <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	7e1b      	ldrb	r3, [r3, #24]
 8004576:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004578:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	7e5b      	ldrb	r3, [r3, #25]
 800457e:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004580:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	7e9b      	ldrb	r3, [r3, #26]
 8004586:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004588:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458e:	2b00      	cmp	r3, #0
 8004590:	d002      	beq.n	8004598 <HAL_ADC_Init+0x118>
 8004592:	2380      	movs	r3, #128	; 0x80
 8004594:	015b      	lsls	r3, r3, #5
 8004596:	e000      	b.n	800459a <HAL_ADC_Init+0x11a>
 8004598:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800459a:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80045a0:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	da04      	bge.n	80045b4 <HAL_ADC_Init+0x134>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	085b      	lsrs	r3, r3, #1
 80045b2:	e001      	b.n	80045b8 <HAL_ADC_Init+0x138>
 80045b4:	2380      	movs	r3, #128	; 0x80
 80045b6:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80045b8:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	212c      	movs	r1, #44	; 0x2c
 80045be:	5c5b      	ldrb	r3, [r3, r1]
 80045c0:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80045c2:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2220      	movs	r2, #32
 80045ce:	5c9b      	ldrb	r3, [r3, r2]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d115      	bne.n	8004600 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	7e9b      	ldrb	r3, [r3, #26]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d105      	bne.n	80045e8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	2280      	movs	r2, #128	; 0x80
 80045e0:	0252      	lsls	r2, r2, #9
 80045e2:	4313      	orrs	r3, r2
 80045e4:	61bb      	str	r3, [r7, #24]
 80045e6:	e00b      	b.n	8004600 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ec:	2220      	movs	r2, #32
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045f8:	2201      	movs	r2, #1
 80045fa:	431a      	orrs	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00a      	beq.n	800461e <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800460c:	23e0      	movs	r3, #224	; 0xe0
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004616:	4313      	orrs	r3, r2
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	4313      	orrs	r3, r2
 800461c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	4a65      	ldr	r2, [pc, #404]	; (80047bc <HAL_ADC_Init+0x33c>)
 8004626:	4013      	ands	r3, r2
 8004628:	0019      	movs	r1, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	430a      	orrs	r2, r1
 8004632:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	0f9b      	lsrs	r3, r3, #30
 800463a:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004640:	4313      	orrs	r3, r2
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	4313      	orrs	r3, r2
 8004646:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	223c      	movs	r2, #60	; 0x3c
 800464c:	5c9b      	ldrb	r3, [r3, r2]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d111      	bne.n	8004676 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	0f9b      	lsrs	r3, r3, #30
 8004658:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800465e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8004664:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800466a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	4313      	orrs	r3, r2
 8004670:	2201      	movs	r2, #1
 8004672:	4313      	orrs	r3, r2
 8004674:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	4a50      	ldr	r2, [pc, #320]	; (80047c0 <HAL_ADC_Init+0x340>)
 800467e:	4013      	ands	r3, r2
 8004680:	0019      	movs	r1, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	430a      	orrs	r2, r1
 800468a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	23c0      	movs	r3, #192	; 0xc0
 8004692:	061b      	lsls	r3, r3, #24
 8004694:	429a      	cmp	r2, r3
 8004696:	d018      	beq.n	80046ca <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800469c:	2380      	movs	r3, #128	; 0x80
 800469e:	05db      	lsls	r3, r3, #23
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d012      	beq.n	80046ca <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80046a8:	2380      	movs	r3, #128	; 0x80
 80046aa:	061b      	lsls	r3, r3, #24
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d00c      	beq.n	80046ca <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80046b0:	4b44      	ldr	r3, [pc, #272]	; (80047c4 <HAL_ADC_Init+0x344>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a44      	ldr	r2, [pc, #272]	; (80047c8 <HAL_ADC_Init+0x348>)
 80046b6:	4013      	ands	r3, r2
 80046b8:	0019      	movs	r1, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685a      	ldr	r2, [r3, #4]
 80046be:	23f0      	movs	r3, #240	; 0xf0
 80046c0:	039b      	lsls	r3, r3, #14
 80046c2:	401a      	ands	r2, r3
 80046c4:	4b3f      	ldr	r3, [pc, #252]	; (80047c4 <HAL_ADC_Init+0x344>)
 80046c6:	430a      	orrs	r2, r1
 80046c8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6818      	ldr	r0, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046d2:	001a      	movs	r2, r3
 80046d4:	2100      	movs	r1, #0
 80046d6:	f7ff fdf6 	bl	80042c6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6818      	ldr	r0, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e2:	493a      	ldr	r1, [pc, #232]	; (80047cc <HAL_ADC_Init+0x34c>)
 80046e4:	001a      	movs	r2, r3
 80046e6:	f7ff fdee 	bl	80042c6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d109      	bne.n	8004706 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2110      	movs	r1, #16
 80046fe:	4249      	negs	r1, r1
 8004700:	430a      	orrs	r2, r1
 8004702:	629a      	str	r2, [r3, #40]	; 0x28
 8004704:	e018      	b.n	8004738 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	691a      	ldr	r2, [r3, #16]
 800470a:	2380      	movs	r3, #128	; 0x80
 800470c:	039b      	lsls	r3, r3, #14
 800470e:	429a      	cmp	r2, r3
 8004710:	d112      	bne.n	8004738 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	69db      	ldr	r3, [r3, #28]
 800471c:	3b01      	subs	r3, #1
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	221c      	movs	r2, #28
 8004722:	4013      	ands	r3, r2
 8004724:	2210      	movs	r2, #16
 8004726:	4252      	negs	r2, r2
 8004728:	409a      	lsls	r2, r3
 800472a:	0011      	movs	r1, r2
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2100      	movs	r1, #0
 800473e:	0018      	movs	r0, r3
 8004740:	f7ff fdde 	bl	8004300 <LL_ADC_GetSamplingTimeCommonChannels>
 8004744:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800474a:	429a      	cmp	r2, r3
 800474c:	d10b      	bne.n	8004766 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004758:	2203      	movs	r2, #3
 800475a:	4393      	bics	r3, r2
 800475c:	2201      	movs	r2, #1
 800475e:	431a      	orrs	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004764:	e01c      	b.n	80047a0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800476a:	2212      	movs	r2, #18
 800476c:	4393      	bics	r3, r2
 800476e:	2210      	movs	r2, #16
 8004770:	431a      	orrs	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800477a:	2201      	movs	r2, #1
 800477c:	431a      	orrs	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8004782:	231f      	movs	r3, #31
 8004784:	18fb      	adds	r3, r7, r3
 8004786:	2201      	movs	r2, #1
 8004788:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800478a:	e009      	b.n	80047a0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004790:	2210      	movs	r2, #16
 8004792:	431a      	orrs	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004798:	231f      	movs	r3, #31
 800479a:	18fb      	adds	r3, r7, r3
 800479c:	2201      	movs	r2, #1
 800479e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80047a0:	231f      	movs	r3, #31
 80047a2:	18fb      	adds	r3, r7, r3
 80047a4:	781b      	ldrb	r3, [r3, #0]
}
 80047a6:	0018      	movs	r0, r3
 80047a8:	46bd      	mov	sp, r7
 80047aa:	b008      	add	sp, #32
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	46c0      	nop			; (mov r8, r8)
 80047b0:	20000000 	.word	0x20000000
 80047b4:	00030d40 	.word	0x00030d40
 80047b8:	fffffefd 	.word	0xfffffefd
 80047bc:	fffe0201 	.word	0xfffe0201
 80047c0:	1ffffc02 	.word	0x1ffffc02
 80047c4:	40012708 	.word	0x40012708
 80047c8:	ffc3ffff 	.word	0xffc3ffff
 80047cc:	07ffff04 	.word	0x07ffff04

080047d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b086      	sub	sp, #24
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047da:	2317      	movs	r3, #23
 80047dc:	18fb      	adds	r3, r7, r3
 80047de:	2200      	movs	r2, #0
 80047e0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80047e2:	2300      	movs	r3, #0
 80047e4:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2254      	movs	r2, #84	; 0x54
 80047ea:	5c9b      	ldrb	r3, [r3, r2]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d101      	bne.n	80047f4 <HAL_ADC_ConfigChannel+0x24>
 80047f0:	2302      	movs	r3, #2
 80047f2:	e1c0      	b.n	8004b76 <HAL_ADC_ConfigChannel+0x3a6>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2254      	movs	r2, #84	; 0x54
 80047f8:	2101      	movs	r1, #1
 80047fa:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	0018      	movs	r0, r3
 8004802:	f7ff fe2c 	bl	800445e <LL_ADC_REG_IsConversionOngoing>
 8004806:	1e03      	subs	r3, r0, #0
 8004808:	d000      	beq.n	800480c <HAL_ADC_ConfigChannel+0x3c>
 800480a:	e1a3      	b.n	8004b54 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	2b02      	cmp	r3, #2
 8004812:	d100      	bne.n	8004816 <HAL_ADC_ConfigChannel+0x46>
 8004814:	e143      	b.n	8004a9e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691a      	ldr	r2, [r3, #16]
 800481a:	2380      	movs	r3, #128	; 0x80
 800481c:	061b      	lsls	r3, r3, #24
 800481e:	429a      	cmp	r2, r3
 8004820:	d004      	beq.n	800482c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004826:	4ac1      	ldr	r2, [pc, #772]	; (8004b2c <HAL_ADC_ConfigChannel+0x35c>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d108      	bne.n	800483e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	0019      	movs	r1, r3
 8004836:	0010      	movs	r0, r2
 8004838:	f7ff fd99 	bl	800436e <LL_ADC_REG_SetSequencerChAdd>
 800483c:	e0c9      	b.n	80049d2 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	211f      	movs	r1, #31
 8004848:	400b      	ands	r3, r1
 800484a:	210f      	movs	r1, #15
 800484c:	4099      	lsls	r1, r3
 800484e:	000b      	movs	r3, r1
 8004850:	43db      	mvns	r3, r3
 8004852:	4013      	ands	r3, r2
 8004854:	0019      	movs	r1, r3
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	035b      	lsls	r3, r3, #13
 800485c:	0b5b      	lsrs	r3, r3, #13
 800485e:	d105      	bne.n	800486c <HAL_ADC_ConfigChannel+0x9c>
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	0e9b      	lsrs	r3, r3, #26
 8004866:	221f      	movs	r2, #31
 8004868:	4013      	ands	r3, r2
 800486a:	e098      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2201      	movs	r2, #1
 8004872:	4013      	ands	r3, r2
 8004874:	d000      	beq.n	8004878 <HAL_ADC_ConfigChannel+0xa8>
 8004876:	e091      	b.n	800499c <HAL_ADC_ConfigChannel+0x1cc>
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2202      	movs	r2, #2
 800487e:	4013      	ands	r3, r2
 8004880:	d000      	beq.n	8004884 <HAL_ADC_ConfigChannel+0xb4>
 8004882:	e089      	b.n	8004998 <HAL_ADC_ConfigChannel+0x1c8>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	2204      	movs	r2, #4
 800488a:	4013      	ands	r3, r2
 800488c:	d000      	beq.n	8004890 <HAL_ADC_ConfigChannel+0xc0>
 800488e:	e081      	b.n	8004994 <HAL_ADC_ConfigChannel+0x1c4>
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2208      	movs	r2, #8
 8004896:	4013      	ands	r3, r2
 8004898:	d000      	beq.n	800489c <HAL_ADC_ConfigChannel+0xcc>
 800489a:	e079      	b.n	8004990 <HAL_ADC_ConfigChannel+0x1c0>
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2210      	movs	r2, #16
 80048a2:	4013      	ands	r3, r2
 80048a4:	d000      	beq.n	80048a8 <HAL_ADC_ConfigChannel+0xd8>
 80048a6:	e071      	b.n	800498c <HAL_ADC_ConfigChannel+0x1bc>
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2220      	movs	r2, #32
 80048ae:	4013      	ands	r3, r2
 80048b0:	d000      	beq.n	80048b4 <HAL_ADC_ConfigChannel+0xe4>
 80048b2:	e069      	b.n	8004988 <HAL_ADC_ConfigChannel+0x1b8>
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2240      	movs	r2, #64	; 0x40
 80048ba:	4013      	ands	r3, r2
 80048bc:	d000      	beq.n	80048c0 <HAL_ADC_ConfigChannel+0xf0>
 80048be:	e061      	b.n	8004984 <HAL_ADC_ConfigChannel+0x1b4>
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2280      	movs	r2, #128	; 0x80
 80048c6:	4013      	ands	r3, r2
 80048c8:	d000      	beq.n	80048cc <HAL_ADC_ConfigChannel+0xfc>
 80048ca:	e059      	b.n	8004980 <HAL_ADC_ConfigChannel+0x1b0>
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	2380      	movs	r3, #128	; 0x80
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	4013      	ands	r3, r2
 80048d6:	d151      	bne.n	800497c <HAL_ADC_ConfigChannel+0x1ac>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	2380      	movs	r3, #128	; 0x80
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4013      	ands	r3, r2
 80048e2:	d149      	bne.n	8004978 <HAL_ADC_ConfigChannel+0x1a8>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	2380      	movs	r3, #128	; 0x80
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	4013      	ands	r3, r2
 80048ee:	d141      	bne.n	8004974 <HAL_ADC_ConfigChannel+0x1a4>
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	011b      	lsls	r3, r3, #4
 80048f8:	4013      	ands	r3, r2
 80048fa:	d139      	bne.n	8004970 <HAL_ADC_ConfigChannel+0x1a0>
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	2380      	movs	r3, #128	; 0x80
 8004902:	015b      	lsls	r3, r3, #5
 8004904:	4013      	ands	r3, r2
 8004906:	d131      	bne.n	800496c <HAL_ADC_ConfigChannel+0x19c>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	2380      	movs	r3, #128	; 0x80
 800490e:	019b      	lsls	r3, r3, #6
 8004910:	4013      	ands	r3, r2
 8004912:	d129      	bne.n	8004968 <HAL_ADC_ConfigChannel+0x198>
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	2380      	movs	r3, #128	; 0x80
 800491a:	01db      	lsls	r3, r3, #7
 800491c:	4013      	ands	r3, r2
 800491e:	d121      	bne.n	8004964 <HAL_ADC_ConfigChannel+0x194>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	2380      	movs	r3, #128	; 0x80
 8004926:	021b      	lsls	r3, r3, #8
 8004928:	4013      	ands	r3, r2
 800492a:	d119      	bne.n	8004960 <HAL_ADC_ConfigChannel+0x190>
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	2380      	movs	r3, #128	; 0x80
 8004932:	025b      	lsls	r3, r3, #9
 8004934:	4013      	ands	r3, r2
 8004936:	d111      	bne.n	800495c <HAL_ADC_ConfigChannel+0x18c>
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	2380      	movs	r3, #128	; 0x80
 800493e:	029b      	lsls	r3, r3, #10
 8004940:	4013      	ands	r3, r2
 8004942:	d109      	bne.n	8004958 <HAL_ADC_ConfigChannel+0x188>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	2380      	movs	r3, #128	; 0x80
 800494a:	02db      	lsls	r3, r3, #11
 800494c:	4013      	ands	r3, r2
 800494e:	d001      	beq.n	8004954 <HAL_ADC_ConfigChannel+0x184>
 8004950:	2312      	movs	r3, #18
 8004952:	e024      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004954:	2300      	movs	r3, #0
 8004956:	e022      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004958:	2311      	movs	r3, #17
 800495a:	e020      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 800495c:	2310      	movs	r3, #16
 800495e:	e01e      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004960:	230f      	movs	r3, #15
 8004962:	e01c      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004964:	230e      	movs	r3, #14
 8004966:	e01a      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004968:	230d      	movs	r3, #13
 800496a:	e018      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 800496c:	230c      	movs	r3, #12
 800496e:	e016      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004970:	230b      	movs	r3, #11
 8004972:	e014      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004974:	230a      	movs	r3, #10
 8004976:	e012      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004978:	2309      	movs	r3, #9
 800497a:	e010      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 800497c:	2308      	movs	r3, #8
 800497e:	e00e      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004980:	2307      	movs	r3, #7
 8004982:	e00c      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004984:	2306      	movs	r3, #6
 8004986:	e00a      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004988:	2305      	movs	r3, #5
 800498a:	e008      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 800498c:	2304      	movs	r3, #4
 800498e:	e006      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004990:	2303      	movs	r3, #3
 8004992:	e004      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004994:	2302      	movs	r3, #2
 8004996:	e002      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 8004998:	2301      	movs	r3, #1
 800499a:	e000      	b.n	800499e <HAL_ADC_ConfigChannel+0x1ce>
 800499c:	2300      	movs	r3, #0
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	6852      	ldr	r2, [r2, #4]
 80049a2:	201f      	movs	r0, #31
 80049a4:	4002      	ands	r2, r0
 80049a6:	4093      	lsls	r3, r2
 80049a8:	000a      	movs	r2, r1
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	089b      	lsrs	r3, r3, #2
 80049b6:	1c5a      	adds	r2, r3, #1
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d808      	bhi.n	80049d2 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6818      	ldr	r0, [r3, #0]
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	6859      	ldr	r1, [r3, #4]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	001a      	movs	r2, r3
 80049ce:	f7ff fcae 	bl	800432e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6818      	ldr	r0, [r3, #0]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	6819      	ldr	r1, [r3, #0]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	001a      	movs	r2, r3
 80049e0:	f7ff fce8 	bl	80043b4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	db00      	blt.n	80049ee <HAL_ADC_ConfigChannel+0x21e>
 80049ec:	e0bc      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049ee:	4b50      	ldr	r3, [pc, #320]	; (8004b30 <HAL_ADC_ConfigChannel+0x360>)
 80049f0:	0018      	movs	r0, r3
 80049f2:	f7ff fc5b 	bl	80042ac <LL_ADC_GetCommonPathInternalCh>
 80049f6:	0003      	movs	r3, r0
 80049f8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a4d      	ldr	r2, [pc, #308]	; (8004b34 <HAL_ADC_ConfigChannel+0x364>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d122      	bne.n	8004a4a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	2380      	movs	r3, #128	; 0x80
 8004a08:	041b      	lsls	r3, r3, #16
 8004a0a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004a0c:	d11d      	bne.n	8004a4a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	2280      	movs	r2, #128	; 0x80
 8004a12:	0412      	lsls	r2, r2, #16
 8004a14:	4313      	orrs	r3, r2
 8004a16:	4a46      	ldr	r2, [pc, #280]	; (8004b30 <HAL_ADC_ConfigChannel+0x360>)
 8004a18:	0019      	movs	r1, r3
 8004a1a:	0010      	movs	r0, r2
 8004a1c:	f7ff fc32 	bl	8004284 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a20:	4b45      	ldr	r3, [pc, #276]	; (8004b38 <HAL_ADC_ConfigChannel+0x368>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4945      	ldr	r1, [pc, #276]	; (8004b3c <HAL_ADC_ConfigChannel+0x36c>)
 8004a26:	0018      	movs	r0, r3
 8004a28:	f7fb fb74 	bl	8000114 <__udivsi3>
 8004a2c:	0003      	movs	r3, r0
 8004a2e:	1c5a      	adds	r2, r3, #1
 8004a30:	0013      	movs	r3, r2
 8004a32:	005b      	lsls	r3, r3, #1
 8004a34:	189b      	adds	r3, r3, r2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004a3a:	e002      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d1f9      	bne.n	8004a3c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004a48:	e08e      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a3c      	ldr	r2, [pc, #240]	; (8004b40 <HAL_ADC_ConfigChannel+0x370>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d10e      	bne.n	8004a72 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004a54:	693a      	ldr	r2, [r7, #16]
 8004a56:	2380      	movs	r3, #128	; 0x80
 8004a58:	045b      	lsls	r3, r3, #17
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	d109      	bne.n	8004a72 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	2280      	movs	r2, #128	; 0x80
 8004a62:	0452      	lsls	r2, r2, #17
 8004a64:	4313      	orrs	r3, r2
 8004a66:	4a32      	ldr	r2, [pc, #200]	; (8004b30 <HAL_ADC_ConfigChannel+0x360>)
 8004a68:	0019      	movs	r1, r3
 8004a6a:	0010      	movs	r0, r2
 8004a6c:	f7ff fc0a 	bl	8004284 <LL_ADC_SetCommonPathInternalCh>
 8004a70:	e07a      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a33      	ldr	r2, [pc, #204]	; (8004b44 <HAL_ADC_ConfigChannel+0x374>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d000      	beq.n	8004a7e <HAL_ADC_ConfigChannel+0x2ae>
 8004a7c:	e074      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	2380      	movs	r3, #128	; 0x80
 8004a82:	03db      	lsls	r3, r3, #15
 8004a84:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004a86:	d000      	beq.n	8004a8a <HAL_ADC_ConfigChannel+0x2ba>
 8004a88:	e06e      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	2280      	movs	r2, #128	; 0x80
 8004a8e:	03d2      	lsls	r2, r2, #15
 8004a90:	4313      	orrs	r3, r2
 8004a92:	4a27      	ldr	r2, [pc, #156]	; (8004b30 <HAL_ADC_ConfigChannel+0x360>)
 8004a94:	0019      	movs	r1, r3
 8004a96:	0010      	movs	r0, r2
 8004a98:	f7ff fbf4 	bl	8004284 <LL_ADC_SetCommonPathInternalCh>
 8004a9c:	e064      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691a      	ldr	r2, [r3, #16]
 8004aa2:	2380      	movs	r3, #128	; 0x80
 8004aa4:	061b      	lsls	r3, r3, #24
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d004      	beq.n	8004ab4 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004aae:	4a1f      	ldr	r2, [pc, #124]	; (8004b2c <HAL_ADC_ConfigChannel+0x35c>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d107      	bne.n	8004ac4 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	0019      	movs	r1, r3
 8004abe:	0010      	movs	r0, r2
 8004ac0:	f7ff fc66 	bl	8004390 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	da4d      	bge.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004acc:	4b18      	ldr	r3, [pc, #96]	; (8004b30 <HAL_ADC_ConfigChannel+0x360>)
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f7ff fbec 	bl	80042ac <LL_ADC_GetCommonPathInternalCh>
 8004ad4:	0003      	movs	r3, r0
 8004ad6:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a15      	ldr	r2, [pc, #84]	; (8004b34 <HAL_ADC_ConfigChannel+0x364>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d108      	bne.n	8004af4 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	4a18      	ldr	r2, [pc, #96]	; (8004b48 <HAL_ADC_ConfigChannel+0x378>)
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	4a11      	ldr	r2, [pc, #68]	; (8004b30 <HAL_ADC_ConfigChannel+0x360>)
 8004aea:	0019      	movs	r1, r3
 8004aec:	0010      	movs	r0, r2
 8004aee:	f7ff fbc9 	bl	8004284 <LL_ADC_SetCommonPathInternalCh>
 8004af2:	e039      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a11      	ldr	r2, [pc, #68]	; (8004b40 <HAL_ADC_ConfigChannel+0x370>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d108      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	4a12      	ldr	r2, [pc, #72]	; (8004b4c <HAL_ADC_ConfigChannel+0x37c>)
 8004b02:	4013      	ands	r3, r2
 8004b04:	4a0a      	ldr	r2, [pc, #40]	; (8004b30 <HAL_ADC_ConfigChannel+0x360>)
 8004b06:	0019      	movs	r1, r3
 8004b08:	0010      	movs	r0, r2
 8004b0a:	f7ff fbbb 	bl	8004284 <LL_ADC_SetCommonPathInternalCh>
 8004b0e:	e02b      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a0b      	ldr	r2, [pc, #44]	; (8004b44 <HAL_ADC_ConfigChannel+0x374>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d126      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	4a0c      	ldr	r2, [pc, #48]	; (8004b50 <HAL_ADC_ConfigChannel+0x380>)
 8004b1e:	4013      	ands	r3, r2
 8004b20:	4a03      	ldr	r2, [pc, #12]	; (8004b30 <HAL_ADC_ConfigChannel+0x360>)
 8004b22:	0019      	movs	r1, r3
 8004b24:	0010      	movs	r0, r2
 8004b26:	f7ff fbad 	bl	8004284 <LL_ADC_SetCommonPathInternalCh>
 8004b2a:	e01d      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x398>
 8004b2c:	80000004 	.word	0x80000004
 8004b30:	40012708 	.word	0x40012708
 8004b34:	b0001000 	.word	0xb0001000
 8004b38:	20000000 	.word	0x20000000
 8004b3c:	00030d40 	.word	0x00030d40
 8004b40:	b8004000 	.word	0xb8004000
 8004b44:	b4002000 	.word	0xb4002000
 8004b48:	ff7fffff 	.word	0xff7fffff
 8004b4c:	feffffff 	.word	0xfeffffff
 8004b50:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b58:	2220      	movs	r2, #32
 8004b5a:	431a      	orrs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004b60:	2317      	movs	r3, #23
 8004b62:	18fb      	adds	r3, r7, r3
 8004b64:	2201      	movs	r2, #1
 8004b66:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2254      	movs	r2, #84	; 0x54
 8004b6c:	2100      	movs	r1, #0
 8004b6e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004b70:	2317      	movs	r3, #23
 8004b72:	18fb      	adds	r3, r7, r3
 8004b74:	781b      	ldrb	r3, [r3, #0]
}
 8004b76:	0018      	movs	r0, r3
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	b006      	add	sp, #24
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	46c0      	nop			; (mov r8, r8)

08004b80 <__NVIC_EnableIRQ>:
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	0002      	movs	r2, r0
 8004b88:	1dfb      	adds	r3, r7, #7
 8004b8a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004b8c:	1dfb      	adds	r3, r7, #7
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	2b7f      	cmp	r3, #127	; 0x7f
 8004b92:	d809      	bhi.n	8004ba8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b94:	1dfb      	adds	r3, r7, #7
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	001a      	movs	r2, r3
 8004b9a:	231f      	movs	r3, #31
 8004b9c:	401a      	ands	r2, r3
 8004b9e:	4b04      	ldr	r3, [pc, #16]	; (8004bb0 <__NVIC_EnableIRQ+0x30>)
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	4091      	lsls	r1, r2
 8004ba4:	000a      	movs	r2, r1
 8004ba6:	601a      	str	r2, [r3, #0]
}
 8004ba8:	46c0      	nop			; (mov r8, r8)
 8004baa:	46bd      	mov	sp, r7
 8004bac:	b002      	add	sp, #8
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	e000e100 	.word	0xe000e100

08004bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bb4:	b590      	push	{r4, r7, lr}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	0002      	movs	r2, r0
 8004bbc:	6039      	str	r1, [r7, #0]
 8004bbe:	1dfb      	adds	r3, r7, #7
 8004bc0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004bc2:	1dfb      	adds	r3, r7, #7
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	2b7f      	cmp	r3, #127	; 0x7f
 8004bc8:	d828      	bhi.n	8004c1c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004bca:	4a2f      	ldr	r2, [pc, #188]	; (8004c88 <__NVIC_SetPriority+0xd4>)
 8004bcc:	1dfb      	adds	r3, r7, #7
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	b25b      	sxtb	r3, r3
 8004bd2:	089b      	lsrs	r3, r3, #2
 8004bd4:	33c0      	adds	r3, #192	; 0xc0
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	589b      	ldr	r3, [r3, r2]
 8004bda:	1dfa      	adds	r2, r7, #7
 8004bdc:	7812      	ldrb	r2, [r2, #0]
 8004bde:	0011      	movs	r1, r2
 8004be0:	2203      	movs	r2, #3
 8004be2:	400a      	ands	r2, r1
 8004be4:	00d2      	lsls	r2, r2, #3
 8004be6:	21ff      	movs	r1, #255	; 0xff
 8004be8:	4091      	lsls	r1, r2
 8004bea:	000a      	movs	r2, r1
 8004bec:	43d2      	mvns	r2, r2
 8004bee:	401a      	ands	r2, r3
 8004bf0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	019b      	lsls	r3, r3, #6
 8004bf6:	22ff      	movs	r2, #255	; 0xff
 8004bf8:	401a      	ands	r2, r3
 8004bfa:	1dfb      	adds	r3, r7, #7
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	0018      	movs	r0, r3
 8004c00:	2303      	movs	r3, #3
 8004c02:	4003      	ands	r3, r0
 8004c04:	00db      	lsls	r3, r3, #3
 8004c06:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c08:	481f      	ldr	r0, [pc, #124]	; (8004c88 <__NVIC_SetPriority+0xd4>)
 8004c0a:	1dfb      	adds	r3, r7, #7
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	b25b      	sxtb	r3, r3
 8004c10:	089b      	lsrs	r3, r3, #2
 8004c12:	430a      	orrs	r2, r1
 8004c14:	33c0      	adds	r3, #192	; 0xc0
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004c1a:	e031      	b.n	8004c80 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c1c:	4a1b      	ldr	r2, [pc, #108]	; (8004c8c <__NVIC_SetPriority+0xd8>)
 8004c1e:	1dfb      	adds	r3, r7, #7
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	0019      	movs	r1, r3
 8004c24:	230f      	movs	r3, #15
 8004c26:	400b      	ands	r3, r1
 8004c28:	3b08      	subs	r3, #8
 8004c2a:	089b      	lsrs	r3, r3, #2
 8004c2c:	3306      	adds	r3, #6
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	18d3      	adds	r3, r2, r3
 8004c32:	3304      	adds	r3, #4
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	1dfa      	adds	r2, r7, #7
 8004c38:	7812      	ldrb	r2, [r2, #0]
 8004c3a:	0011      	movs	r1, r2
 8004c3c:	2203      	movs	r2, #3
 8004c3e:	400a      	ands	r2, r1
 8004c40:	00d2      	lsls	r2, r2, #3
 8004c42:	21ff      	movs	r1, #255	; 0xff
 8004c44:	4091      	lsls	r1, r2
 8004c46:	000a      	movs	r2, r1
 8004c48:	43d2      	mvns	r2, r2
 8004c4a:	401a      	ands	r2, r3
 8004c4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	019b      	lsls	r3, r3, #6
 8004c52:	22ff      	movs	r2, #255	; 0xff
 8004c54:	401a      	ands	r2, r3
 8004c56:	1dfb      	adds	r3, r7, #7
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	4003      	ands	r3, r0
 8004c60:	00db      	lsls	r3, r3, #3
 8004c62:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c64:	4809      	ldr	r0, [pc, #36]	; (8004c8c <__NVIC_SetPriority+0xd8>)
 8004c66:	1dfb      	adds	r3, r7, #7
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	001c      	movs	r4, r3
 8004c6c:	230f      	movs	r3, #15
 8004c6e:	4023      	ands	r3, r4
 8004c70:	3b08      	subs	r3, #8
 8004c72:	089b      	lsrs	r3, r3, #2
 8004c74:	430a      	orrs	r2, r1
 8004c76:	3306      	adds	r3, #6
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	18c3      	adds	r3, r0, r3
 8004c7c:	3304      	adds	r3, #4
 8004c7e:	601a      	str	r2, [r3, #0]
}
 8004c80:	46c0      	nop			; (mov r8, r8)
 8004c82:	46bd      	mov	sp, r7
 8004c84:	b003      	add	sp, #12
 8004c86:	bd90      	pop	{r4, r7, pc}
 8004c88:	e000e100 	.word	0xe000e100
 8004c8c:	e000ed00 	.word	0xe000ed00

08004c90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	1e5a      	subs	r2, r3, #1
 8004c9c:	2380      	movs	r3, #128	; 0x80
 8004c9e:	045b      	lsls	r3, r3, #17
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d301      	bcc.n	8004ca8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e010      	b.n	8004cca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ca8:	4b0a      	ldr	r3, [pc, #40]	; (8004cd4 <SysTick_Config+0x44>)
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	3a01      	subs	r2, #1
 8004cae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	425b      	negs	r3, r3
 8004cb4:	2103      	movs	r1, #3
 8004cb6:	0018      	movs	r0, r3
 8004cb8:	f7ff ff7c 	bl	8004bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cbc:	4b05      	ldr	r3, [pc, #20]	; (8004cd4 <SysTick_Config+0x44>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cc2:	4b04      	ldr	r3, [pc, #16]	; (8004cd4 <SysTick_Config+0x44>)
 8004cc4:	2207      	movs	r2, #7
 8004cc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	0018      	movs	r0, r3
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	b002      	add	sp, #8
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	46c0      	nop			; (mov r8, r8)
 8004cd4:	e000e010 	.word	0xe000e010

08004cd8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	607a      	str	r2, [r7, #4]
 8004ce2:	210f      	movs	r1, #15
 8004ce4:	187b      	adds	r3, r7, r1
 8004ce6:	1c02      	adds	r2, r0, #0
 8004ce8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	187b      	adds	r3, r7, r1
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	b25b      	sxtb	r3, r3
 8004cf2:	0011      	movs	r1, r2
 8004cf4:	0018      	movs	r0, r3
 8004cf6:	f7ff ff5d 	bl	8004bb4 <__NVIC_SetPriority>
}
 8004cfa:	46c0      	nop			; (mov r8, r8)
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	b004      	add	sp, #16
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b082      	sub	sp, #8
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	0002      	movs	r2, r0
 8004d0a:	1dfb      	adds	r3, r7, #7
 8004d0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d0e:	1dfb      	adds	r3, r7, #7
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	b25b      	sxtb	r3, r3
 8004d14:	0018      	movs	r0, r3
 8004d16:	f7ff ff33 	bl	8004b80 <__NVIC_EnableIRQ>
}
 8004d1a:	46c0      	nop			; (mov r8, r8)
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	b002      	add	sp, #8
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b082      	sub	sp, #8
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	f7ff ffaf 	bl	8004c90 <SysTick_Config>
 8004d32:	0003      	movs	r3, r0
}
 8004d34:	0018      	movs	r0, r3
 8004d36:	46bd      	mov	sp, r7
 8004d38:	b002      	add	sp, #8
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e077      	b.n	8004e3e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a3d      	ldr	r2, [pc, #244]	; (8004e48 <HAL_DMA_Init+0x10c>)
 8004d54:	4694      	mov	ip, r2
 8004d56:	4463      	add	r3, ip
 8004d58:	2114      	movs	r1, #20
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	f7fb f9da 	bl	8000114 <__udivsi3>
 8004d60:	0003      	movs	r3, r0
 8004d62:	009a      	lsls	r2, r3, #2
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2225      	movs	r2, #37	; 0x25
 8004d6c:	2102      	movs	r1, #2
 8004d6e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4934      	ldr	r1, [pc, #208]	; (8004e4c <HAL_DMA_Init+0x110>)
 8004d7c:	400a      	ands	r2, r1
 8004d7e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	6819      	ldr	r1, [r3, #0]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	689a      	ldr	r2, [r3, #8]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	431a      	orrs	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	431a      	orrs	r2, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	0018      	movs	r0, r3
 8004dba:	f000 f8fb 	bl	8004fb4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689a      	ldr	r2, [r3, #8]
 8004dc2:	2380      	movs	r3, #128	; 0x80
 8004dc4:	01db      	lsls	r3, r3, #7
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d102      	bne.n	8004dd0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd8:	213f      	movs	r1, #63	; 0x3f
 8004dda:	400a      	ands	r2, r1
 8004ddc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004de6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d011      	beq.n	8004e14 <HAL_DMA_Init+0xd8>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d80d      	bhi.n	8004e14 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	f000 f906 	bl	800500c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e04:	2200      	movs	r2, #0
 8004e06:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004e10:	605a      	str	r2, [r3, #4]
 8004e12:	e008      	b.n	8004e26 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2225      	movs	r2, #37	; 0x25
 8004e30:	2101      	movs	r1, #1
 8004e32:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2224      	movs	r2, #36	; 0x24
 8004e38:	2100      	movs	r1, #0
 8004e3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	0018      	movs	r0, r3
 8004e40:	46bd      	mov	sp, r7
 8004e42:	b002      	add	sp, #8
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	46c0      	nop			; (mov r8, r8)
 8004e48:	bffdfff8 	.word	0xbffdfff8
 8004e4c:	ffff800f 	.word	0xffff800f

08004e50 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8004e58:	4b55      	ldr	r3, [pc, #340]	; (8004fb0 <HAL_DMA_IRQHandler+0x160>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6a:	221c      	movs	r2, #28
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	2204      	movs	r2, #4
 8004e70:	409a      	lsls	r2, r3
 8004e72:	0013      	movs	r3, r2
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	4013      	ands	r3, r2
 8004e78:	d027      	beq.n	8004eca <HAL_DMA_IRQHandler+0x7a>
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2204      	movs	r2, #4
 8004e7e:	4013      	ands	r3, r2
 8004e80:	d023      	beq.n	8004eca <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	d107      	bne.n	8004e9e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2104      	movs	r1, #4
 8004e9a:	438a      	bics	r2, r1
 8004e9c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004e9e:	4b44      	ldr	r3, [pc, #272]	; (8004fb0 <HAL_DMA_IRQHandler+0x160>)
 8004ea0:	6859      	ldr	r1, [r3, #4]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	221c      	movs	r2, #28
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	2204      	movs	r2, #4
 8004eac:	409a      	lsls	r2, r3
 8004eae:	4b40      	ldr	r3, [pc, #256]	; (8004fb0 <HAL_DMA_IRQHandler+0x160>)
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d100      	bne.n	8004ebe <HAL_DMA_IRQHandler+0x6e>
 8004ebc:	e073      	b.n	8004fa6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	0010      	movs	r0, r2
 8004ec6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004ec8:	e06d      	b.n	8004fa6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ece:	221c      	movs	r2, #28
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	409a      	lsls	r2, r3
 8004ed6:	0013      	movs	r3, r2
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	4013      	ands	r3, r2
 8004edc:	d02e      	beq.n	8004f3c <HAL_DMA_IRQHandler+0xec>
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	2202      	movs	r2, #2
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	d02a      	beq.n	8004f3c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2220      	movs	r2, #32
 8004eee:	4013      	ands	r3, r2
 8004ef0:	d10b      	bne.n	8004f0a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	210a      	movs	r1, #10
 8004efe:	438a      	bics	r2, r1
 8004f00:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2225      	movs	r2, #37	; 0x25
 8004f06:	2101      	movs	r1, #1
 8004f08:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004f0a:	4b29      	ldr	r3, [pc, #164]	; (8004fb0 <HAL_DMA_IRQHandler+0x160>)
 8004f0c:	6859      	ldr	r1, [r3, #4]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	221c      	movs	r2, #28
 8004f14:	4013      	ands	r3, r2
 8004f16:	2202      	movs	r2, #2
 8004f18:	409a      	lsls	r2, r3
 8004f1a:	4b25      	ldr	r3, [pc, #148]	; (8004fb0 <HAL_DMA_IRQHandler+0x160>)
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2224      	movs	r2, #36	; 0x24
 8004f24:	2100      	movs	r1, #0
 8004f26:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d03a      	beq.n	8004fa6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	0010      	movs	r0, r2
 8004f38:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004f3a:	e034      	b.n	8004fa6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f40:	221c      	movs	r2, #28
 8004f42:	4013      	ands	r3, r2
 8004f44:	2208      	movs	r2, #8
 8004f46:	409a      	lsls	r2, r3
 8004f48:	0013      	movs	r3, r2
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	d02b      	beq.n	8004fa8 <HAL_DMA_IRQHandler+0x158>
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2208      	movs	r2, #8
 8004f54:	4013      	ands	r3, r2
 8004f56:	d027      	beq.n	8004fa8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	210e      	movs	r1, #14
 8004f64:	438a      	bics	r2, r1
 8004f66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004f68:	4b11      	ldr	r3, [pc, #68]	; (8004fb0 <HAL_DMA_IRQHandler+0x160>)
 8004f6a:	6859      	ldr	r1, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f70:	221c      	movs	r2, #28
 8004f72:	4013      	ands	r3, r2
 8004f74:	2201      	movs	r2, #1
 8004f76:	409a      	lsls	r2, r3
 8004f78:	4b0d      	ldr	r3, [pc, #52]	; (8004fb0 <HAL_DMA_IRQHandler+0x160>)
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2201      	movs	r2, #1
 8004f82:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2225      	movs	r2, #37	; 0x25
 8004f88:	2101      	movs	r1, #1
 8004f8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2224      	movs	r2, #36	; 0x24
 8004f90:	2100      	movs	r1, #0
 8004f92:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	0010      	movs	r0, r2
 8004fa4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004fa6:	46c0      	nop			; (mov r8, r8)
 8004fa8:	46c0      	nop			; (mov r8, r8)
}
 8004faa:	46bd      	mov	sp, r7
 8004fac:	b004      	add	sp, #16
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	40020000 	.word	0x40020000

08004fb4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc0:	089b      	lsrs	r3, r3, #2
 8004fc2:	4a10      	ldr	r2, [pc, #64]	; (8005004 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8004fc4:	4694      	mov	ip, r2
 8004fc6:	4463      	add	r3, ip
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	001a      	movs	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	001a      	movs	r2, r3
 8004fd6:	23ff      	movs	r3, #255	; 0xff
 8004fd8:	4013      	ands	r3, r2
 8004fda:	3b08      	subs	r3, #8
 8004fdc:	2114      	movs	r1, #20
 8004fde:	0018      	movs	r0, r3
 8004fe0:	f7fb f898 	bl	8000114 <__udivsi3>
 8004fe4:	0003      	movs	r3, r0
 8004fe6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a07      	ldr	r2, [pc, #28]	; (8005008 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004fec:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	221f      	movs	r2, #31
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	409a      	lsls	r2, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004ffc:	46c0      	nop			; (mov r8, r8)
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b004      	add	sp, #16
 8005002:	bd80      	pop	{r7, pc}
 8005004:	10008200 	.word	0x10008200
 8005008:	40020880 	.word	0x40020880

0800500c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	223f      	movs	r2, #63	; 0x3f
 800501a:	4013      	ands	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4a0a      	ldr	r2, [pc, #40]	; (800504c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005022:	4694      	mov	ip, r2
 8005024:	4463      	add	r3, ip
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	001a      	movs	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a07      	ldr	r2, [pc, #28]	; (8005050 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005032:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	3b01      	subs	r3, #1
 8005038:	2203      	movs	r2, #3
 800503a:	4013      	ands	r3, r2
 800503c:	2201      	movs	r2, #1
 800503e:	409a      	lsls	r2, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005044:	46c0      	nop			; (mov r8, r8)
 8005046:	46bd      	mov	sp, r7
 8005048:	b004      	add	sp, #16
 800504a:	bd80      	pop	{r7, pc}
 800504c:	1000823f 	.word	0x1000823f
 8005050:	40020940 	.word	0x40020940

08005054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800505e:	2300      	movs	r3, #0
 8005060:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005062:	e147      	b.n	80052f4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2101      	movs	r1, #1
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	4091      	lsls	r1, r2
 800506e:	000a      	movs	r2, r1
 8005070:	4013      	ands	r3, r2
 8005072:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d100      	bne.n	800507c <HAL_GPIO_Init+0x28>
 800507a:	e138      	b.n	80052ee <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	2203      	movs	r2, #3
 8005082:	4013      	ands	r3, r2
 8005084:	2b01      	cmp	r3, #1
 8005086:	d005      	beq.n	8005094 <HAL_GPIO_Init+0x40>
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	2203      	movs	r2, #3
 800508e:	4013      	ands	r3, r2
 8005090:	2b02      	cmp	r3, #2
 8005092:	d130      	bne.n	80050f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	005b      	lsls	r3, r3, #1
 800509e:	2203      	movs	r2, #3
 80050a0:	409a      	lsls	r2, r3
 80050a2:	0013      	movs	r3, r2
 80050a4:	43da      	mvns	r2, r3
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4013      	ands	r3, r2
 80050aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	68da      	ldr	r2, [r3, #12]
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	005b      	lsls	r3, r3, #1
 80050b4:	409a      	lsls	r2, r3
 80050b6:	0013      	movs	r3, r2
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80050ca:	2201      	movs	r2, #1
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	409a      	lsls	r2, r3
 80050d0:	0013      	movs	r3, r2
 80050d2:	43da      	mvns	r2, r3
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	4013      	ands	r3, r2
 80050d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	091b      	lsrs	r3, r3, #4
 80050e0:	2201      	movs	r2, #1
 80050e2:	401a      	ands	r2, r3
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	409a      	lsls	r2, r3
 80050e8:	0013      	movs	r3, r2
 80050ea:	693a      	ldr	r2, [r7, #16]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	2203      	movs	r2, #3
 80050fc:	4013      	ands	r3, r2
 80050fe:	2b03      	cmp	r3, #3
 8005100:	d017      	beq.n	8005132 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	2203      	movs	r2, #3
 800510e:	409a      	lsls	r2, r3
 8005110:	0013      	movs	r3, r2
 8005112:	43da      	mvns	r2, r3
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	4013      	ands	r3, r2
 8005118:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	689a      	ldr	r2, [r3, #8]
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	005b      	lsls	r3, r3, #1
 8005122:	409a      	lsls	r2, r3
 8005124:	0013      	movs	r3, r2
 8005126:	693a      	ldr	r2, [r7, #16]
 8005128:	4313      	orrs	r3, r2
 800512a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	2203      	movs	r2, #3
 8005138:	4013      	ands	r3, r2
 800513a:	2b02      	cmp	r3, #2
 800513c:	d123      	bne.n	8005186 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	08da      	lsrs	r2, r3, #3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3208      	adds	r2, #8
 8005146:	0092      	lsls	r2, r2, #2
 8005148:	58d3      	ldr	r3, [r2, r3]
 800514a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	2207      	movs	r2, #7
 8005150:	4013      	ands	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	220f      	movs	r2, #15
 8005156:	409a      	lsls	r2, r3
 8005158:	0013      	movs	r3, r2
 800515a:	43da      	mvns	r2, r3
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	4013      	ands	r3, r2
 8005160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	691a      	ldr	r2, [r3, #16]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	2107      	movs	r1, #7
 800516a:	400b      	ands	r3, r1
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	409a      	lsls	r2, r3
 8005170:	0013      	movs	r3, r2
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4313      	orrs	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	08da      	lsrs	r2, r3, #3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	3208      	adds	r2, #8
 8005180:	0092      	lsls	r2, r2, #2
 8005182:	6939      	ldr	r1, [r7, #16]
 8005184:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	2203      	movs	r2, #3
 8005192:	409a      	lsls	r2, r3
 8005194:	0013      	movs	r3, r2
 8005196:	43da      	mvns	r2, r3
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	4013      	ands	r3, r2
 800519c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	2203      	movs	r2, #3
 80051a4:	401a      	ands	r2, r3
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	005b      	lsls	r3, r3, #1
 80051aa:	409a      	lsls	r2, r3
 80051ac:	0013      	movs	r3, r2
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	23c0      	movs	r3, #192	; 0xc0
 80051c0:	029b      	lsls	r3, r3, #10
 80051c2:	4013      	ands	r3, r2
 80051c4:	d100      	bne.n	80051c8 <HAL_GPIO_Init+0x174>
 80051c6:	e092      	b.n	80052ee <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80051c8:	4a50      	ldr	r2, [pc, #320]	; (800530c <HAL_GPIO_Init+0x2b8>)
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	089b      	lsrs	r3, r3, #2
 80051ce:	3318      	adds	r3, #24
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	589b      	ldr	r3, [r3, r2]
 80051d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	2203      	movs	r2, #3
 80051da:	4013      	ands	r3, r2
 80051dc:	00db      	lsls	r3, r3, #3
 80051de:	220f      	movs	r2, #15
 80051e0:	409a      	lsls	r2, r3
 80051e2:	0013      	movs	r3, r2
 80051e4:	43da      	mvns	r2, r3
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	4013      	ands	r3, r2
 80051ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	23a0      	movs	r3, #160	; 0xa0
 80051f0:	05db      	lsls	r3, r3, #23
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d013      	beq.n	800521e <HAL_GPIO_Init+0x1ca>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a45      	ldr	r2, [pc, #276]	; (8005310 <HAL_GPIO_Init+0x2bc>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00d      	beq.n	800521a <HAL_GPIO_Init+0x1c6>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a44      	ldr	r2, [pc, #272]	; (8005314 <HAL_GPIO_Init+0x2c0>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d007      	beq.n	8005216 <HAL_GPIO_Init+0x1c2>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a43      	ldr	r2, [pc, #268]	; (8005318 <HAL_GPIO_Init+0x2c4>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d101      	bne.n	8005212 <HAL_GPIO_Init+0x1be>
 800520e:	2303      	movs	r3, #3
 8005210:	e006      	b.n	8005220 <HAL_GPIO_Init+0x1cc>
 8005212:	2305      	movs	r3, #5
 8005214:	e004      	b.n	8005220 <HAL_GPIO_Init+0x1cc>
 8005216:	2302      	movs	r3, #2
 8005218:	e002      	b.n	8005220 <HAL_GPIO_Init+0x1cc>
 800521a:	2301      	movs	r3, #1
 800521c:	e000      	b.n	8005220 <HAL_GPIO_Init+0x1cc>
 800521e:	2300      	movs	r3, #0
 8005220:	697a      	ldr	r2, [r7, #20]
 8005222:	2103      	movs	r1, #3
 8005224:	400a      	ands	r2, r1
 8005226:	00d2      	lsls	r2, r2, #3
 8005228:	4093      	lsls	r3, r2
 800522a:	693a      	ldr	r2, [r7, #16]
 800522c:	4313      	orrs	r3, r2
 800522e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005230:	4936      	ldr	r1, [pc, #216]	; (800530c <HAL_GPIO_Init+0x2b8>)
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	089b      	lsrs	r3, r3, #2
 8005236:	3318      	adds	r3, #24
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800523e:	4b33      	ldr	r3, [pc, #204]	; (800530c <HAL_GPIO_Init+0x2b8>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	43da      	mvns	r2, r3
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	4013      	ands	r3, r2
 800524c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	2380      	movs	r3, #128	; 0x80
 8005254:	035b      	lsls	r3, r3, #13
 8005256:	4013      	ands	r3, r2
 8005258:	d003      	beq.n	8005262 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	4313      	orrs	r3, r2
 8005260:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005262:	4b2a      	ldr	r3, [pc, #168]	; (800530c <HAL_GPIO_Init+0x2b8>)
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005268:	4b28      	ldr	r3, [pc, #160]	; (800530c <HAL_GPIO_Init+0x2b8>)
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	43da      	mvns	r2, r3
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	4013      	ands	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	2380      	movs	r3, #128	; 0x80
 800527e:	039b      	lsls	r3, r3, #14
 8005280:	4013      	ands	r3, r2
 8005282:	d003      	beq.n	800528c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005284:	693a      	ldr	r2, [r7, #16]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	4313      	orrs	r3, r2
 800528a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800528c:	4b1f      	ldr	r3, [pc, #124]	; (800530c <HAL_GPIO_Init+0x2b8>)
 800528e:	693a      	ldr	r2, [r7, #16]
 8005290:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005292:	4a1e      	ldr	r2, [pc, #120]	; (800530c <HAL_GPIO_Init+0x2b8>)
 8005294:	2384      	movs	r3, #132	; 0x84
 8005296:	58d3      	ldr	r3, [r2, r3]
 8005298:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	43da      	mvns	r2, r3
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	4013      	ands	r3, r2
 80052a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	2380      	movs	r3, #128	; 0x80
 80052aa:	029b      	lsls	r3, r3, #10
 80052ac:	4013      	ands	r3, r2
 80052ae:	d003      	beq.n	80052b8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80052b8:	4914      	ldr	r1, [pc, #80]	; (800530c <HAL_GPIO_Init+0x2b8>)
 80052ba:	2284      	movs	r2, #132	; 0x84
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80052c0:	4a12      	ldr	r2, [pc, #72]	; (800530c <HAL_GPIO_Init+0x2b8>)
 80052c2:	2380      	movs	r3, #128	; 0x80
 80052c4:	58d3      	ldr	r3, [r2, r3]
 80052c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	43da      	mvns	r2, r3
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	4013      	ands	r3, r2
 80052d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	2380      	movs	r3, #128	; 0x80
 80052d8:	025b      	lsls	r3, r3, #9
 80052da:	4013      	ands	r3, r2
 80052dc:	d003      	beq.n	80052e6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80052e6:	4909      	ldr	r1, [pc, #36]	; (800530c <HAL_GPIO_Init+0x2b8>)
 80052e8:	2280      	movs	r2, #128	; 0x80
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	3301      	adds	r3, #1
 80052f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	40da      	lsrs	r2, r3
 80052fc:	1e13      	subs	r3, r2, #0
 80052fe:	d000      	beq.n	8005302 <HAL_GPIO_Init+0x2ae>
 8005300:	e6b0      	b.n	8005064 <HAL_GPIO_Init+0x10>
  }
}
 8005302:	46c0      	nop			; (mov r8, r8)
 8005304:	46c0      	nop			; (mov r8, r8)
 8005306:	46bd      	mov	sp, r7
 8005308:	b006      	add	sp, #24
 800530a:	bd80      	pop	{r7, pc}
 800530c:	40021800 	.word	0x40021800
 8005310:	50000400 	.word	0x50000400
 8005314:	50000800 	.word	0x50000800
 8005318:	50000c00 	.word	0x50000c00

0800531c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	0008      	movs	r0, r1
 8005326:	0011      	movs	r1, r2
 8005328:	1cbb      	adds	r3, r7, #2
 800532a:	1c02      	adds	r2, r0, #0
 800532c:	801a      	strh	r2, [r3, #0]
 800532e:	1c7b      	adds	r3, r7, #1
 8005330:	1c0a      	adds	r2, r1, #0
 8005332:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005334:	1c7b      	adds	r3, r7, #1
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d004      	beq.n	8005346 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800533c:	1cbb      	adds	r3, r7, #2
 800533e:	881a      	ldrh	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005344:	e003      	b.n	800534e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005346:	1cbb      	adds	r3, r7, #2
 8005348:	881a      	ldrh	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800534e:	46c0      	nop			; (mov r8, r8)
 8005350:	46bd      	mov	sp, r7
 8005352:	b002      	add	sp, #8
 8005354:	bd80      	pop	{r7, pc}
	...

08005358 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005360:	4b19      	ldr	r3, [pc, #100]	; (80053c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a19      	ldr	r2, [pc, #100]	; (80053cc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8005366:	4013      	ands	r3, r2
 8005368:	0019      	movs	r1, r3
 800536a:	4b17      	ldr	r3, [pc, #92]	; (80053c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	430a      	orrs	r2, r1
 8005370:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	2380      	movs	r3, #128	; 0x80
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	429a      	cmp	r2, r3
 800537a:	d11f      	bne.n	80053bc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800537c:	4b14      	ldr	r3, [pc, #80]	; (80053d0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	0013      	movs	r3, r2
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	189b      	adds	r3, r3, r2
 8005386:	005b      	lsls	r3, r3, #1
 8005388:	4912      	ldr	r1, [pc, #72]	; (80053d4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800538a:	0018      	movs	r0, r3
 800538c:	f7fa fec2 	bl	8000114 <__udivsi3>
 8005390:	0003      	movs	r3, r0
 8005392:	3301      	adds	r3, #1
 8005394:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005396:	e008      	b.n	80053aa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d003      	beq.n	80053a6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	3b01      	subs	r3, #1
 80053a2:	60fb      	str	r3, [r7, #12]
 80053a4:	e001      	b.n	80053aa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e009      	b.n	80053be <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053aa:	4b07      	ldr	r3, [pc, #28]	; (80053c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80053ac:	695a      	ldr	r2, [r3, #20]
 80053ae:	2380      	movs	r3, #128	; 0x80
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	401a      	ands	r2, r3
 80053b4:	2380      	movs	r3, #128	; 0x80
 80053b6:	00db      	lsls	r3, r3, #3
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d0ed      	beq.n	8005398 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	0018      	movs	r0, r3
 80053c0:	46bd      	mov	sp, r7
 80053c2:	b004      	add	sp, #16
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	46c0      	nop			; (mov r8, r8)
 80053c8:	40007000 	.word	0x40007000
 80053cc:	fffff9ff 	.word	0xfffff9ff
 80053d0:	20000000 	.word	0x20000000
 80053d4:	000f4240 	.word	0x000f4240

080053d8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80053dc:	4b03      	ldr	r3, [pc, #12]	; (80053ec <LL_RCC_GetAPB1Prescaler+0x14>)
 80053de:	689a      	ldr	r2, [r3, #8]
 80053e0:	23e0      	movs	r3, #224	; 0xe0
 80053e2:	01db      	lsls	r3, r3, #7
 80053e4:	4013      	ands	r3, r2
}
 80053e6:	0018      	movs	r0, r3
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	40021000 	.word	0x40021000

080053f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b088      	sub	sp, #32
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e2f3      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2201      	movs	r2, #1
 8005408:	4013      	ands	r3, r2
 800540a:	d100      	bne.n	800540e <HAL_RCC_OscConfig+0x1e>
 800540c:	e07c      	b.n	8005508 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800540e:	4bc3      	ldr	r3, [pc, #780]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	2238      	movs	r2, #56	; 0x38
 8005414:	4013      	ands	r3, r2
 8005416:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005418:	4bc0      	ldr	r3, [pc, #768]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	2203      	movs	r2, #3
 800541e:	4013      	ands	r3, r2
 8005420:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	2b10      	cmp	r3, #16
 8005426:	d102      	bne.n	800542e <HAL_RCC_OscConfig+0x3e>
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	2b03      	cmp	r3, #3
 800542c:	d002      	beq.n	8005434 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b08      	cmp	r3, #8
 8005432:	d10b      	bne.n	800544c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005434:	4bb9      	ldr	r3, [pc, #740]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	2380      	movs	r3, #128	; 0x80
 800543a:	029b      	lsls	r3, r3, #10
 800543c:	4013      	ands	r3, r2
 800543e:	d062      	beq.n	8005506 <HAL_RCC_OscConfig+0x116>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d15e      	bne.n	8005506 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e2ce      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	2380      	movs	r3, #128	; 0x80
 8005452:	025b      	lsls	r3, r3, #9
 8005454:	429a      	cmp	r2, r3
 8005456:	d107      	bne.n	8005468 <HAL_RCC_OscConfig+0x78>
 8005458:	4bb0      	ldr	r3, [pc, #704]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	4baf      	ldr	r3, [pc, #700]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800545e:	2180      	movs	r1, #128	; 0x80
 8005460:	0249      	lsls	r1, r1, #9
 8005462:	430a      	orrs	r2, r1
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	e020      	b.n	80054aa <HAL_RCC_OscConfig+0xba>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	23a0      	movs	r3, #160	; 0xa0
 800546e:	02db      	lsls	r3, r3, #11
 8005470:	429a      	cmp	r2, r3
 8005472:	d10e      	bne.n	8005492 <HAL_RCC_OscConfig+0xa2>
 8005474:	4ba9      	ldr	r3, [pc, #676]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	4ba8      	ldr	r3, [pc, #672]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800547a:	2180      	movs	r1, #128	; 0x80
 800547c:	02c9      	lsls	r1, r1, #11
 800547e:	430a      	orrs	r2, r1
 8005480:	601a      	str	r2, [r3, #0]
 8005482:	4ba6      	ldr	r3, [pc, #664]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	4ba5      	ldr	r3, [pc, #660]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005488:	2180      	movs	r1, #128	; 0x80
 800548a:	0249      	lsls	r1, r1, #9
 800548c:	430a      	orrs	r2, r1
 800548e:	601a      	str	r2, [r3, #0]
 8005490:	e00b      	b.n	80054aa <HAL_RCC_OscConfig+0xba>
 8005492:	4ba2      	ldr	r3, [pc, #648]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	4ba1      	ldr	r3, [pc, #644]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005498:	49a1      	ldr	r1, [pc, #644]	; (8005720 <HAL_RCC_OscConfig+0x330>)
 800549a:	400a      	ands	r2, r1
 800549c:	601a      	str	r2, [r3, #0]
 800549e:	4b9f      	ldr	r3, [pc, #636]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	4b9e      	ldr	r3, [pc, #632]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80054a4:	499f      	ldr	r1, [pc, #636]	; (8005724 <HAL_RCC_OscConfig+0x334>)
 80054a6:	400a      	ands	r2, r1
 80054a8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d014      	beq.n	80054dc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b2:	f7fe feb9 	bl	8004228 <HAL_GetTick>
 80054b6:	0003      	movs	r3, r0
 80054b8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054ba:	e008      	b.n	80054ce <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054bc:	f7fe feb4 	bl	8004228 <HAL_GetTick>
 80054c0:	0002      	movs	r2, r0
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	2b64      	cmp	r3, #100	; 0x64
 80054c8:	d901      	bls.n	80054ce <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e28d      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054ce:	4b93      	ldr	r3, [pc, #588]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	2380      	movs	r3, #128	; 0x80
 80054d4:	029b      	lsls	r3, r3, #10
 80054d6:	4013      	ands	r3, r2
 80054d8:	d0f0      	beq.n	80054bc <HAL_RCC_OscConfig+0xcc>
 80054da:	e015      	b.n	8005508 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054dc:	f7fe fea4 	bl	8004228 <HAL_GetTick>
 80054e0:	0003      	movs	r3, r0
 80054e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054e4:	e008      	b.n	80054f8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054e6:	f7fe fe9f 	bl	8004228 <HAL_GetTick>
 80054ea:	0002      	movs	r2, r0
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	2b64      	cmp	r3, #100	; 0x64
 80054f2:	d901      	bls.n	80054f8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e278      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054f8:	4b88      	ldr	r3, [pc, #544]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	2380      	movs	r3, #128	; 0x80
 80054fe:	029b      	lsls	r3, r3, #10
 8005500:	4013      	ands	r3, r2
 8005502:	d1f0      	bne.n	80054e6 <HAL_RCC_OscConfig+0xf6>
 8005504:	e000      	b.n	8005508 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005506:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2202      	movs	r2, #2
 800550e:	4013      	ands	r3, r2
 8005510:	d100      	bne.n	8005514 <HAL_RCC_OscConfig+0x124>
 8005512:	e099      	b.n	8005648 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005514:	4b81      	ldr	r3, [pc, #516]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	2238      	movs	r2, #56	; 0x38
 800551a:	4013      	ands	r3, r2
 800551c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800551e:	4b7f      	ldr	r3, [pc, #508]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	2203      	movs	r2, #3
 8005524:	4013      	ands	r3, r2
 8005526:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	2b10      	cmp	r3, #16
 800552c:	d102      	bne.n	8005534 <HAL_RCC_OscConfig+0x144>
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	2b02      	cmp	r3, #2
 8005532:	d002      	beq.n	800553a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d135      	bne.n	80055a6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800553a:	4b78      	ldr	r3, [pc, #480]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	2380      	movs	r3, #128	; 0x80
 8005540:	00db      	lsls	r3, r3, #3
 8005542:	4013      	ands	r3, r2
 8005544:	d005      	beq.n	8005552 <HAL_RCC_OscConfig+0x162>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d101      	bne.n	8005552 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e24b      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005552:	4b72      	ldr	r3, [pc, #456]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	4a74      	ldr	r2, [pc, #464]	; (8005728 <HAL_RCC_OscConfig+0x338>)
 8005558:	4013      	ands	r3, r2
 800555a:	0019      	movs	r1, r3
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	021a      	lsls	r2, r3, #8
 8005562:	4b6e      	ldr	r3, [pc, #440]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005564:	430a      	orrs	r2, r1
 8005566:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d112      	bne.n	8005594 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800556e:	4b6b      	ldr	r3, [pc, #428]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a6e      	ldr	r2, [pc, #440]	; (800572c <HAL_RCC_OscConfig+0x33c>)
 8005574:	4013      	ands	r3, r2
 8005576:	0019      	movs	r1, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691a      	ldr	r2, [r3, #16]
 800557c:	4b67      	ldr	r3, [pc, #412]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800557e:	430a      	orrs	r2, r1
 8005580:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005582:	4b66      	ldr	r3, [pc, #408]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	0adb      	lsrs	r3, r3, #11
 8005588:	2207      	movs	r2, #7
 800558a:	4013      	ands	r3, r2
 800558c:	4a68      	ldr	r2, [pc, #416]	; (8005730 <HAL_RCC_OscConfig+0x340>)
 800558e:	40da      	lsrs	r2, r3
 8005590:	4b68      	ldr	r3, [pc, #416]	; (8005734 <HAL_RCC_OscConfig+0x344>)
 8005592:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005594:	4b68      	ldr	r3, [pc, #416]	; (8005738 <HAL_RCC_OscConfig+0x348>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	0018      	movs	r0, r3
 800559a:	f7fe fde9 	bl	8004170 <HAL_InitTick>
 800559e:	1e03      	subs	r3, r0, #0
 80055a0:	d051      	beq.n	8005646 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e221      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d030      	beq.n	8005610 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80055ae:	4b5b      	ldr	r3, [pc, #364]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a5e      	ldr	r2, [pc, #376]	; (800572c <HAL_RCC_OscConfig+0x33c>)
 80055b4:	4013      	ands	r3, r2
 80055b6:	0019      	movs	r1, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	691a      	ldr	r2, [r3, #16]
 80055bc:	4b57      	ldr	r3, [pc, #348]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80055be:	430a      	orrs	r2, r1
 80055c0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80055c2:	4b56      	ldr	r3, [pc, #344]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	4b55      	ldr	r3, [pc, #340]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80055c8:	2180      	movs	r1, #128	; 0x80
 80055ca:	0049      	lsls	r1, r1, #1
 80055cc:	430a      	orrs	r2, r1
 80055ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d0:	f7fe fe2a 	bl	8004228 <HAL_GetTick>
 80055d4:	0003      	movs	r3, r0
 80055d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055d8:	e008      	b.n	80055ec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055da:	f7fe fe25 	bl	8004228 <HAL_GetTick>
 80055de:	0002      	movs	r2, r0
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d901      	bls.n	80055ec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e1fe      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055ec:	4b4b      	ldr	r3, [pc, #300]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	2380      	movs	r3, #128	; 0x80
 80055f2:	00db      	lsls	r3, r3, #3
 80055f4:	4013      	ands	r3, r2
 80055f6:	d0f0      	beq.n	80055da <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055f8:	4b48      	ldr	r3, [pc, #288]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	4a4a      	ldr	r2, [pc, #296]	; (8005728 <HAL_RCC_OscConfig+0x338>)
 80055fe:	4013      	ands	r3, r2
 8005600:	0019      	movs	r1, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	021a      	lsls	r2, r3, #8
 8005608:	4b44      	ldr	r3, [pc, #272]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800560a:	430a      	orrs	r2, r1
 800560c:	605a      	str	r2, [r3, #4]
 800560e:	e01b      	b.n	8005648 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005610:	4b42      	ldr	r3, [pc, #264]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	4b41      	ldr	r3, [pc, #260]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005616:	4949      	ldr	r1, [pc, #292]	; (800573c <HAL_RCC_OscConfig+0x34c>)
 8005618:	400a      	ands	r2, r1
 800561a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800561c:	f7fe fe04 	bl	8004228 <HAL_GetTick>
 8005620:	0003      	movs	r3, r0
 8005622:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005624:	e008      	b.n	8005638 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005626:	f7fe fdff 	bl	8004228 <HAL_GetTick>
 800562a:	0002      	movs	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d901      	bls.n	8005638 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e1d8      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005638:	4b38      	ldr	r3, [pc, #224]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	2380      	movs	r3, #128	; 0x80
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	4013      	ands	r3, r2
 8005642:	d1f0      	bne.n	8005626 <HAL_RCC_OscConfig+0x236>
 8005644:	e000      	b.n	8005648 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005646:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2208      	movs	r2, #8
 800564e:	4013      	ands	r3, r2
 8005650:	d047      	beq.n	80056e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005652:	4b32      	ldr	r3, [pc, #200]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	2238      	movs	r2, #56	; 0x38
 8005658:	4013      	ands	r3, r2
 800565a:	2b18      	cmp	r3, #24
 800565c:	d10a      	bne.n	8005674 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800565e:	4b2f      	ldr	r3, [pc, #188]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005662:	2202      	movs	r2, #2
 8005664:	4013      	ands	r3, r2
 8005666:	d03c      	beq.n	80056e2 <HAL_RCC_OscConfig+0x2f2>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d138      	bne.n	80056e2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e1ba      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	699b      	ldr	r3, [r3, #24]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d019      	beq.n	80056b0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800567c:	4b27      	ldr	r3, [pc, #156]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 800567e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005680:	4b26      	ldr	r3, [pc, #152]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005682:	2101      	movs	r1, #1
 8005684:	430a      	orrs	r2, r1
 8005686:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005688:	f7fe fdce 	bl	8004228 <HAL_GetTick>
 800568c:	0003      	movs	r3, r0
 800568e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005690:	e008      	b.n	80056a4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005692:	f7fe fdc9 	bl	8004228 <HAL_GetTick>
 8005696:	0002      	movs	r2, r0
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	2b02      	cmp	r3, #2
 800569e:	d901      	bls.n	80056a4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	e1a2      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80056a4:	4b1d      	ldr	r3, [pc, #116]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80056a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056a8:	2202      	movs	r2, #2
 80056aa:	4013      	ands	r3, r2
 80056ac:	d0f1      	beq.n	8005692 <HAL_RCC_OscConfig+0x2a2>
 80056ae:	e018      	b.n	80056e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80056b0:	4b1a      	ldr	r3, [pc, #104]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80056b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056b4:	4b19      	ldr	r3, [pc, #100]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80056b6:	2101      	movs	r1, #1
 80056b8:	438a      	bics	r2, r1
 80056ba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056bc:	f7fe fdb4 	bl	8004228 <HAL_GetTick>
 80056c0:	0003      	movs	r3, r0
 80056c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80056c4:	e008      	b.n	80056d8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056c6:	f7fe fdaf 	bl	8004228 <HAL_GetTick>
 80056ca:	0002      	movs	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e188      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80056d8:	4b10      	ldr	r3, [pc, #64]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80056da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056dc:	2202      	movs	r2, #2
 80056de:	4013      	ands	r3, r2
 80056e0:	d1f1      	bne.n	80056c6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2204      	movs	r2, #4
 80056e8:	4013      	ands	r3, r2
 80056ea:	d100      	bne.n	80056ee <HAL_RCC_OscConfig+0x2fe>
 80056ec:	e0c6      	b.n	800587c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056ee:	231f      	movs	r3, #31
 80056f0:	18fb      	adds	r3, r7, r3
 80056f2:	2200      	movs	r2, #0
 80056f4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80056f6:	4b09      	ldr	r3, [pc, #36]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	2238      	movs	r2, #56	; 0x38
 80056fc:	4013      	ands	r3, r2
 80056fe:	2b20      	cmp	r3, #32
 8005700:	d11e      	bne.n	8005740 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005702:	4b06      	ldr	r3, [pc, #24]	; (800571c <HAL_RCC_OscConfig+0x32c>)
 8005704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005706:	2202      	movs	r2, #2
 8005708:	4013      	ands	r3, r2
 800570a:	d100      	bne.n	800570e <HAL_RCC_OscConfig+0x31e>
 800570c:	e0b6      	b.n	800587c <HAL_RCC_OscConfig+0x48c>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d000      	beq.n	8005718 <HAL_RCC_OscConfig+0x328>
 8005716:	e0b1      	b.n	800587c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e166      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
 800571c:	40021000 	.word	0x40021000
 8005720:	fffeffff 	.word	0xfffeffff
 8005724:	fffbffff 	.word	0xfffbffff
 8005728:	ffff80ff 	.word	0xffff80ff
 800572c:	ffffc7ff 	.word	0xffffc7ff
 8005730:	00f42400 	.word	0x00f42400
 8005734:	20000000 	.word	0x20000000
 8005738:	20000004 	.word	0x20000004
 800573c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005740:	4bac      	ldr	r3, [pc, #688]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005742:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005744:	2380      	movs	r3, #128	; 0x80
 8005746:	055b      	lsls	r3, r3, #21
 8005748:	4013      	ands	r3, r2
 800574a:	d101      	bne.n	8005750 <HAL_RCC_OscConfig+0x360>
 800574c:	2301      	movs	r3, #1
 800574e:	e000      	b.n	8005752 <HAL_RCC_OscConfig+0x362>
 8005750:	2300      	movs	r3, #0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d011      	beq.n	800577a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005756:	4ba7      	ldr	r3, [pc, #668]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005758:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800575a:	4ba6      	ldr	r3, [pc, #664]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 800575c:	2180      	movs	r1, #128	; 0x80
 800575e:	0549      	lsls	r1, r1, #21
 8005760:	430a      	orrs	r2, r1
 8005762:	63da      	str	r2, [r3, #60]	; 0x3c
 8005764:	4ba3      	ldr	r3, [pc, #652]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005766:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005768:	2380      	movs	r3, #128	; 0x80
 800576a:	055b      	lsls	r3, r3, #21
 800576c:	4013      	ands	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]
 8005770:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005772:	231f      	movs	r3, #31
 8005774:	18fb      	adds	r3, r7, r3
 8005776:	2201      	movs	r2, #1
 8005778:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800577a:	4b9f      	ldr	r3, [pc, #636]	; (80059f8 <HAL_RCC_OscConfig+0x608>)
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	2380      	movs	r3, #128	; 0x80
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	4013      	ands	r3, r2
 8005784:	d11a      	bne.n	80057bc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005786:	4b9c      	ldr	r3, [pc, #624]	; (80059f8 <HAL_RCC_OscConfig+0x608>)
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	4b9b      	ldr	r3, [pc, #620]	; (80059f8 <HAL_RCC_OscConfig+0x608>)
 800578c:	2180      	movs	r1, #128	; 0x80
 800578e:	0049      	lsls	r1, r1, #1
 8005790:	430a      	orrs	r2, r1
 8005792:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005794:	f7fe fd48 	bl	8004228 <HAL_GetTick>
 8005798:	0003      	movs	r3, r0
 800579a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800579c:	e008      	b.n	80057b0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800579e:	f7fe fd43 	bl	8004228 <HAL_GetTick>
 80057a2:	0002      	movs	r2, r0
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d901      	bls.n	80057b0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e11c      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057b0:	4b91      	ldr	r3, [pc, #580]	; (80059f8 <HAL_RCC_OscConfig+0x608>)
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	2380      	movs	r3, #128	; 0x80
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	4013      	ands	r3, r2
 80057ba:	d0f0      	beq.n	800579e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d106      	bne.n	80057d2 <HAL_RCC_OscConfig+0x3e2>
 80057c4:	4b8b      	ldr	r3, [pc, #556]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80057c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057c8:	4b8a      	ldr	r3, [pc, #552]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80057ca:	2101      	movs	r1, #1
 80057cc:	430a      	orrs	r2, r1
 80057ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80057d0:	e01c      	b.n	800580c <HAL_RCC_OscConfig+0x41c>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	2b05      	cmp	r3, #5
 80057d8:	d10c      	bne.n	80057f4 <HAL_RCC_OscConfig+0x404>
 80057da:	4b86      	ldr	r3, [pc, #536]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80057dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057de:	4b85      	ldr	r3, [pc, #532]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80057e0:	2104      	movs	r1, #4
 80057e2:	430a      	orrs	r2, r1
 80057e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80057e6:	4b83      	ldr	r3, [pc, #524]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80057e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057ea:	4b82      	ldr	r3, [pc, #520]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80057ec:	2101      	movs	r1, #1
 80057ee:	430a      	orrs	r2, r1
 80057f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80057f2:	e00b      	b.n	800580c <HAL_RCC_OscConfig+0x41c>
 80057f4:	4b7f      	ldr	r3, [pc, #508]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80057f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057f8:	4b7e      	ldr	r3, [pc, #504]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80057fa:	2101      	movs	r1, #1
 80057fc:	438a      	bics	r2, r1
 80057fe:	65da      	str	r2, [r3, #92]	; 0x5c
 8005800:	4b7c      	ldr	r3, [pc, #496]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005802:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005804:	4b7b      	ldr	r3, [pc, #492]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005806:	2104      	movs	r1, #4
 8005808:	438a      	bics	r2, r1
 800580a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d014      	beq.n	800583e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005814:	f7fe fd08 	bl	8004228 <HAL_GetTick>
 8005818:	0003      	movs	r3, r0
 800581a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800581c:	e009      	b.n	8005832 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800581e:	f7fe fd03 	bl	8004228 <HAL_GetTick>
 8005822:	0002      	movs	r2, r0
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	4a74      	ldr	r2, [pc, #464]	; (80059fc <HAL_RCC_OscConfig+0x60c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d901      	bls.n	8005832 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e0db      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005832:	4b70      	ldr	r3, [pc, #448]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005836:	2202      	movs	r2, #2
 8005838:	4013      	ands	r3, r2
 800583a:	d0f0      	beq.n	800581e <HAL_RCC_OscConfig+0x42e>
 800583c:	e013      	b.n	8005866 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800583e:	f7fe fcf3 	bl	8004228 <HAL_GetTick>
 8005842:	0003      	movs	r3, r0
 8005844:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005846:	e009      	b.n	800585c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005848:	f7fe fcee 	bl	8004228 <HAL_GetTick>
 800584c:	0002      	movs	r2, r0
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	4a6a      	ldr	r2, [pc, #424]	; (80059fc <HAL_RCC_OscConfig+0x60c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d901      	bls.n	800585c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e0c6      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800585c:	4b65      	ldr	r3, [pc, #404]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 800585e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005860:	2202      	movs	r2, #2
 8005862:	4013      	ands	r3, r2
 8005864:	d1f0      	bne.n	8005848 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005866:	231f      	movs	r3, #31
 8005868:	18fb      	adds	r3, r7, r3
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d105      	bne.n	800587c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005870:	4b60      	ldr	r3, [pc, #384]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005872:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005874:	4b5f      	ldr	r3, [pc, #380]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005876:	4962      	ldr	r1, [pc, #392]	; (8005a00 <HAL_RCC_OscConfig+0x610>)
 8005878:	400a      	ands	r2, r1
 800587a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	69db      	ldr	r3, [r3, #28]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d100      	bne.n	8005886 <HAL_RCC_OscConfig+0x496>
 8005884:	e0b0      	b.n	80059e8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005886:	4b5b      	ldr	r3, [pc, #364]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	2238      	movs	r2, #56	; 0x38
 800588c:	4013      	ands	r3, r2
 800588e:	2b10      	cmp	r3, #16
 8005890:	d100      	bne.n	8005894 <HAL_RCC_OscConfig+0x4a4>
 8005892:	e078      	b.n	8005986 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	69db      	ldr	r3, [r3, #28]
 8005898:	2b02      	cmp	r3, #2
 800589a:	d153      	bne.n	8005944 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800589c:	4b55      	ldr	r3, [pc, #340]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	4b54      	ldr	r3, [pc, #336]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80058a2:	4958      	ldr	r1, [pc, #352]	; (8005a04 <HAL_RCC_OscConfig+0x614>)
 80058a4:	400a      	ands	r2, r1
 80058a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a8:	f7fe fcbe 	bl	8004228 <HAL_GetTick>
 80058ac:	0003      	movs	r3, r0
 80058ae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058b0:	e008      	b.n	80058c4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058b2:	f7fe fcb9 	bl	8004228 <HAL_GetTick>
 80058b6:	0002      	movs	r2, r0
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d901      	bls.n	80058c4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e092      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058c4:	4b4b      	ldr	r3, [pc, #300]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	2380      	movs	r3, #128	; 0x80
 80058ca:	049b      	lsls	r3, r3, #18
 80058cc:	4013      	ands	r3, r2
 80058ce:	d1f0      	bne.n	80058b2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058d0:	4b48      	ldr	r3, [pc, #288]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	4a4c      	ldr	r2, [pc, #304]	; (8005a08 <HAL_RCC_OscConfig+0x618>)
 80058d6:	4013      	ands	r3, r2
 80058d8:	0019      	movs	r1, r3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1a      	ldr	r2, [r3, #32]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e2:	431a      	orrs	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e8:	021b      	lsls	r3, r3, #8
 80058ea:	431a      	orrs	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f0:	431a      	orrs	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f6:	431a      	orrs	r2, r3
 80058f8:	4b3e      	ldr	r3, [pc, #248]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 80058fa:	430a      	orrs	r2, r1
 80058fc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058fe:	4b3d      	ldr	r3, [pc, #244]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	4b3c      	ldr	r3, [pc, #240]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005904:	2180      	movs	r1, #128	; 0x80
 8005906:	0449      	lsls	r1, r1, #17
 8005908:	430a      	orrs	r2, r1
 800590a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800590c:	4b39      	ldr	r3, [pc, #228]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 800590e:	68da      	ldr	r2, [r3, #12]
 8005910:	4b38      	ldr	r3, [pc, #224]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005912:	2180      	movs	r1, #128	; 0x80
 8005914:	0549      	lsls	r1, r1, #21
 8005916:	430a      	orrs	r2, r1
 8005918:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800591a:	f7fe fc85 	bl	8004228 <HAL_GetTick>
 800591e:	0003      	movs	r3, r0
 8005920:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005922:	e008      	b.n	8005936 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005924:	f7fe fc80 	bl	8004228 <HAL_GetTick>
 8005928:	0002      	movs	r2, r0
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b02      	cmp	r3, #2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e059      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005936:	4b2f      	ldr	r3, [pc, #188]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	2380      	movs	r3, #128	; 0x80
 800593c:	049b      	lsls	r3, r3, #18
 800593e:	4013      	ands	r3, r2
 8005940:	d0f0      	beq.n	8005924 <HAL_RCC_OscConfig+0x534>
 8005942:	e051      	b.n	80059e8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005944:	4b2b      	ldr	r3, [pc, #172]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	4b2a      	ldr	r3, [pc, #168]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 800594a:	492e      	ldr	r1, [pc, #184]	; (8005a04 <HAL_RCC_OscConfig+0x614>)
 800594c:	400a      	ands	r2, r1
 800594e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005950:	f7fe fc6a 	bl	8004228 <HAL_GetTick>
 8005954:	0003      	movs	r3, r0
 8005956:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005958:	e008      	b.n	800596c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800595a:	f7fe fc65 	bl	8004228 <HAL_GetTick>
 800595e:	0002      	movs	r2, r0
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d901      	bls.n	800596c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e03e      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800596c:	4b21      	ldr	r3, [pc, #132]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	2380      	movs	r3, #128	; 0x80
 8005972:	049b      	lsls	r3, r3, #18
 8005974:	4013      	ands	r3, r2
 8005976:	d1f0      	bne.n	800595a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8005978:	4b1e      	ldr	r3, [pc, #120]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 800597a:	68da      	ldr	r2, [r3, #12]
 800597c:	4b1d      	ldr	r3, [pc, #116]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 800597e:	4923      	ldr	r1, [pc, #140]	; (8005a0c <HAL_RCC_OscConfig+0x61c>)
 8005980:	400a      	ands	r2, r1
 8005982:	60da      	str	r2, [r3, #12]
 8005984:	e030      	b.n	80059e8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d101      	bne.n	8005992 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e02b      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005992:	4b18      	ldr	r3, [pc, #96]	; (80059f4 <HAL_RCC_OscConfig+0x604>)
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	2203      	movs	r2, #3
 800599c:	401a      	ands	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d11e      	bne.n	80059e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	2270      	movs	r2, #112	; 0x70
 80059aa:	401a      	ands	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d117      	bne.n	80059e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	23fe      	movs	r3, #254	; 0xfe
 80059b8:	01db      	lsls	r3, r3, #7
 80059ba:	401a      	ands	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d10e      	bne.n	80059e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	23f8      	movs	r3, #248	; 0xf8
 80059ca:	039b      	lsls	r3, r3, #14
 80059cc:	401a      	ands	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d106      	bne.n	80059e4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	0f5b      	lsrs	r3, r3, #29
 80059da:	075a      	lsls	r2, r3, #29
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d001      	beq.n	80059e8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e000      	b.n	80059ea <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	0018      	movs	r0, r3
 80059ec:	46bd      	mov	sp, r7
 80059ee:	b008      	add	sp, #32
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	46c0      	nop			; (mov r8, r8)
 80059f4:	40021000 	.word	0x40021000
 80059f8:	40007000 	.word	0x40007000
 80059fc:	00001388 	.word	0x00001388
 8005a00:	efffffff 	.word	0xefffffff
 8005a04:	feffffff 	.word	0xfeffffff
 8005a08:	1fc1808c 	.word	0x1fc1808c
 8005a0c:	effefffc 	.word	0xeffefffc

08005a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e0e9      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a24:	4b76      	ldr	r3, [pc, #472]	; (8005c00 <HAL_RCC_ClockConfig+0x1f0>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2207      	movs	r2, #7
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	683a      	ldr	r2, [r7, #0]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d91e      	bls.n	8005a70 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a32:	4b73      	ldr	r3, [pc, #460]	; (8005c00 <HAL_RCC_ClockConfig+0x1f0>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2207      	movs	r2, #7
 8005a38:	4393      	bics	r3, r2
 8005a3a:	0019      	movs	r1, r3
 8005a3c:	4b70      	ldr	r3, [pc, #448]	; (8005c00 <HAL_RCC_ClockConfig+0x1f0>)
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	430a      	orrs	r2, r1
 8005a42:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005a44:	f7fe fbf0 	bl	8004228 <HAL_GetTick>
 8005a48:	0003      	movs	r3, r0
 8005a4a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a4c:	e009      	b.n	8005a62 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a4e:	f7fe fbeb 	bl	8004228 <HAL_GetTick>
 8005a52:	0002      	movs	r2, r0
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	4a6a      	ldr	r2, [pc, #424]	; (8005c04 <HAL_RCC_ClockConfig+0x1f4>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e0ca      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a62:	4b67      	ldr	r3, [pc, #412]	; (8005c00 <HAL_RCC_ClockConfig+0x1f0>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2207      	movs	r2, #7
 8005a68:	4013      	ands	r3, r2
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d1ee      	bne.n	8005a4e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2202      	movs	r2, #2
 8005a76:	4013      	ands	r3, r2
 8005a78:	d015      	beq.n	8005aa6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2204      	movs	r2, #4
 8005a80:	4013      	ands	r3, r2
 8005a82:	d006      	beq.n	8005a92 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005a84:	4b60      	ldr	r3, [pc, #384]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005a86:	689a      	ldr	r2, [r3, #8]
 8005a88:	4b5f      	ldr	r3, [pc, #380]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005a8a:	21e0      	movs	r1, #224	; 0xe0
 8005a8c:	01c9      	lsls	r1, r1, #7
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a92:	4b5d      	ldr	r3, [pc, #372]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	4a5d      	ldr	r2, [pc, #372]	; (8005c0c <HAL_RCC_ClockConfig+0x1fc>)
 8005a98:	4013      	ands	r3, r2
 8005a9a:	0019      	movs	r1, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689a      	ldr	r2, [r3, #8]
 8005aa0:	4b59      	ldr	r3, [pc, #356]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	4013      	ands	r3, r2
 8005aae:	d057      	beq.n	8005b60 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d107      	bne.n	8005ac8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ab8:	4b53      	ldr	r3, [pc, #332]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	2380      	movs	r3, #128	; 0x80
 8005abe:	029b      	lsls	r3, r3, #10
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	d12b      	bne.n	8005b1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e097      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d107      	bne.n	8005ae0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ad0:	4b4d      	ldr	r3, [pc, #308]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	2380      	movs	r3, #128	; 0x80
 8005ad6:	049b      	lsls	r3, r3, #18
 8005ad8:	4013      	ands	r3, r2
 8005ada:	d11f      	bne.n	8005b1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e08b      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d107      	bne.n	8005af8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ae8:	4b47      	ldr	r3, [pc, #284]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	2380      	movs	r3, #128	; 0x80
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	4013      	ands	r3, r2
 8005af2:	d113      	bne.n	8005b1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e07f      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	2b03      	cmp	r3, #3
 8005afe:	d106      	bne.n	8005b0e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b00:	4b41      	ldr	r3, [pc, #260]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005b02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b04:	2202      	movs	r2, #2
 8005b06:	4013      	ands	r3, r2
 8005b08:	d108      	bne.n	8005b1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e074      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b0e:	4b3e      	ldr	r3, [pc, #248]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b12:	2202      	movs	r2, #2
 8005b14:	4013      	ands	r3, r2
 8005b16:	d101      	bne.n	8005b1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e06d      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b1c:	4b3a      	ldr	r3, [pc, #232]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	2207      	movs	r2, #7
 8005b22:	4393      	bics	r3, r2
 8005b24:	0019      	movs	r1, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	4b37      	ldr	r3, [pc, #220]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005b2c:	430a      	orrs	r2, r1
 8005b2e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b30:	f7fe fb7a 	bl	8004228 <HAL_GetTick>
 8005b34:	0003      	movs	r3, r0
 8005b36:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b38:	e009      	b.n	8005b4e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b3a:	f7fe fb75 	bl	8004228 <HAL_GetTick>
 8005b3e:	0002      	movs	r2, r0
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	4a2f      	ldr	r2, [pc, #188]	; (8005c04 <HAL_RCC_ClockConfig+0x1f4>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d901      	bls.n	8005b4e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e054      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b4e:	4b2e      	ldr	r3, [pc, #184]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	2238      	movs	r2, #56	; 0x38
 8005b54:	401a      	ands	r2, r3
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	00db      	lsls	r3, r3, #3
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d1ec      	bne.n	8005b3a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b60:	4b27      	ldr	r3, [pc, #156]	; (8005c00 <HAL_RCC_ClockConfig+0x1f0>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2207      	movs	r2, #7
 8005b66:	4013      	ands	r3, r2
 8005b68:	683a      	ldr	r2, [r7, #0]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d21e      	bcs.n	8005bac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b6e:	4b24      	ldr	r3, [pc, #144]	; (8005c00 <HAL_RCC_ClockConfig+0x1f0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2207      	movs	r2, #7
 8005b74:	4393      	bics	r3, r2
 8005b76:	0019      	movs	r1, r3
 8005b78:	4b21      	ldr	r3, [pc, #132]	; (8005c00 <HAL_RCC_ClockConfig+0x1f0>)
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005b80:	f7fe fb52 	bl	8004228 <HAL_GetTick>
 8005b84:	0003      	movs	r3, r0
 8005b86:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005b88:	e009      	b.n	8005b9e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b8a:	f7fe fb4d 	bl	8004228 <HAL_GetTick>
 8005b8e:	0002      	movs	r2, r0
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	4a1b      	ldr	r2, [pc, #108]	; (8005c04 <HAL_RCC_ClockConfig+0x1f4>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d901      	bls.n	8005b9e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e02c      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005b9e:	4b18      	ldr	r3, [pc, #96]	; (8005c00 <HAL_RCC_ClockConfig+0x1f0>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2207      	movs	r2, #7
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	683a      	ldr	r2, [r7, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d1ee      	bne.n	8005b8a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2204      	movs	r2, #4
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	d009      	beq.n	8005bca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005bb6:	4b14      	ldr	r3, [pc, #80]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	4a15      	ldr	r2, [pc, #84]	; (8005c10 <HAL_RCC_ClockConfig+0x200>)
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	0019      	movs	r1, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68da      	ldr	r2, [r3, #12]
 8005bc4:	4b10      	ldr	r3, [pc, #64]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005bca:	f000 f829 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 8005bce:	0001      	movs	r1, r0
 8005bd0:	4b0d      	ldr	r3, [pc, #52]	; (8005c08 <HAL_RCC_ClockConfig+0x1f8>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	0a1b      	lsrs	r3, r3, #8
 8005bd6:	220f      	movs	r2, #15
 8005bd8:	401a      	ands	r2, r3
 8005bda:	4b0e      	ldr	r3, [pc, #56]	; (8005c14 <HAL_RCC_ClockConfig+0x204>)
 8005bdc:	0092      	lsls	r2, r2, #2
 8005bde:	58d3      	ldr	r3, [r2, r3]
 8005be0:	221f      	movs	r2, #31
 8005be2:	4013      	ands	r3, r2
 8005be4:	000a      	movs	r2, r1
 8005be6:	40da      	lsrs	r2, r3
 8005be8:	4b0b      	ldr	r3, [pc, #44]	; (8005c18 <HAL_RCC_ClockConfig+0x208>)
 8005bea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005bec:	4b0b      	ldr	r3, [pc, #44]	; (8005c1c <HAL_RCC_ClockConfig+0x20c>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	0018      	movs	r0, r3
 8005bf2:	f7fe fabd 	bl	8004170 <HAL_InitTick>
 8005bf6:	0003      	movs	r3, r0
}
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	b004      	add	sp, #16
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	40022000 	.word	0x40022000
 8005c04:	00001388 	.word	0x00001388
 8005c08:	40021000 	.word	0x40021000
 8005c0c:	fffff0ff 	.word	0xfffff0ff
 8005c10:	ffff8fff 	.word	0xffff8fff
 8005c14:	08007610 	.word	0x08007610
 8005c18:	20000000 	.word	0x20000000
 8005c1c:	20000004 	.word	0x20000004

08005c20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b086      	sub	sp, #24
 8005c24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c26:	4b3c      	ldr	r3, [pc, #240]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	2238      	movs	r2, #56	; 0x38
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	d10f      	bne.n	8005c50 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005c30:	4b39      	ldr	r3, [pc, #228]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	0adb      	lsrs	r3, r3, #11
 8005c36:	2207      	movs	r2, #7
 8005c38:	4013      	ands	r3, r2
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	409a      	lsls	r2, r3
 8005c3e:	0013      	movs	r3, r2
 8005c40:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005c42:	6839      	ldr	r1, [r7, #0]
 8005c44:	4835      	ldr	r0, [pc, #212]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005c46:	f7fa fa65 	bl	8000114 <__udivsi3>
 8005c4a:	0003      	movs	r3, r0
 8005c4c:	613b      	str	r3, [r7, #16]
 8005c4e:	e05d      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c50:	4b31      	ldr	r3, [pc, #196]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	2238      	movs	r2, #56	; 0x38
 8005c56:	4013      	ands	r3, r2
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d102      	bne.n	8005c62 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c5c:	4b30      	ldr	r3, [pc, #192]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x100>)
 8005c5e:	613b      	str	r3, [r7, #16]
 8005c60:	e054      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c62:	4b2d      	ldr	r3, [pc, #180]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	2238      	movs	r2, #56	; 0x38
 8005c68:	4013      	ands	r3, r2
 8005c6a:	2b10      	cmp	r3, #16
 8005c6c:	d138      	bne.n	8005ce0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005c6e:	4b2a      	ldr	r3, [pc, #168]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	2203      	movs	r2, #3
 8005c74:	4013      	ands	r3, r2
 8005c76:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c78:	4b27      	ldr	r3, [pc, #156]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	091b      	lsrs	r3, r3, #4
 8005c7e:	2207      	movs	r2, #7
 8005c80:	4013      	ands	r3, r2
 8005c82:	3301      	adds	r3, #1
 8005c84:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2b03      	cmp	r3, #3
 8005c8a:	d10d      	bne.n	8005ca8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c8c:	68b9      	ldr	r1, [r7, #8]
 8005c8e:	4824      	ldr	r0, [pc, #144]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x100>)
 8005c90:	f7fa fa40 	bl	8000114 <__udivsi3>
 8005c94:	0003      	movs	r3, r0
 8005c96:	0019      	movs	r1, r3
 8005c98:	4b1f      	ldr	r3, [pc, #124]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	0a1b      	lsrs	r3, r3, #8
 8005c9e:	227f      	movs	r2, #127	; 0x7f
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	434b      	muls	r3, r1
 8005ca4:	617b      	str	r3, [r7, #20]
        break;
 8005ca6:	e00d      	b.n	8005cc4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005ca8:	68b9      	ldr	r1, [r7, #8]
 8005caa:	481c      	ldr	r0, [pc, #112]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005cac:	f7fa fa32 	bl	8000114 <__udivsi3>
 8005cb0:	0003      	movs	r3, r0
 8005cb2:	0019      	movs	r1, r3
 8005cb4:	4b18      	ldr	r3, [pc, #96]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	0a1b      	lsrs	r3, r3, #8
 8005cba:	227f      	movs	r2, #127	; 0x7f
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	434b      	muls	r3, r1
 8005cc0:	617b      	str	r3, [r7, #20]
        break;
 8005cc2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005cc4:	4b14      	ldr	r3, [pc, #80]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	0f5b      	lsrs	r3, r3, #29
 8005cca:	2207      	movs	r2, #7
 8005ccc:	4013      	ands	r3, r2
 8005cce:	3301      	adds	r3, #1
 8005cd0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005cd2:	6879      	ldr	r1, [r7, #4]
 8005cd4:	6978      	ldr	r0, [r7, #20]
 8005cd6:	f7fa fa1d 	bl	8000114 <__udivsi3>
 8005cda:	0003      	movs	r3, r0
 8005cdc:	613b      	str	r3, [r7, #16]
 8005cde:	e015      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005ce0:	4b0d      	ldr	r3, [pc, #52]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	2238      	movs	r2, #56	; 0x38
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	2b20      	cmp	r3, #32
 8005cea:	d103      	bne.n	8005cf4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005cec:	2380      	movs	r3, #128	; 0x80
 8005cee:	021b      	lsls	r3, r3, #8
 8005cf0:	613b      	str	r3, [r7, #16]
 8005cf2:	e00b      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005cf4:	4b08      	ldr	r3, [pc, #32]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	2238      	movs	r2, #56	; 0x38
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	2b18      	cmp	r3, #24
 8005cfe:	d103      	bne.n	8005d08 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005d00:	23fa      	movs	r3, #250	; 0xfa
 8005d02:	01db      	lsls	r3, r3, #7
 8005d04:	613b      	str	r3, [r7, #16]
 8005d06:	e001      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005d0c:	693b      	ldr	r3, [r7, #16]
}
 8005d0e:	0018      	movs	r0, r3
 8005d10:	46bd      	mov	sp, r7
 8005d12:	b006      	add	sp, #24
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	46c0      	nop			; (mov r8, r8)
 8005d18:	40021000 	.word	0x40021000
 8005d1c:	00f42400 	.word	0x00f42400
 8005d20:	007a1200 	.word	0x007a1200

08005d24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d28:	4b02      	ldr	r3, [pc, #8]	; (8005d34 <HAL_RCC_GetHCLKFreq+0x10>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
}
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	46c0      	nop			; (mov r8, r8)
 8005d34:	20000000 	.word	0x20000000

08005d38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d38:	b5b0      	push	{r4, r5, r7, lr}
 8005d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005d3c:	f7ff fff2 	bl	8005d24 <HAL_RCC_GetHCLKFreq>
 8005d40:	0004      	movs	r4, r0
 8005d42:	f7ff fb49 	bl	80053d8 <LL_RCC_GetAPB1Prescaler>
 8005d46:	0003      	movs	r3, r0
 8005d48:	0b1a      	lsrs	r2, r3, #12
 8005d4a:	4b05      	ldr	r3, [pc, #20]	; (8005d60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d4c:	0092      	lsls	r2, r2, #2
 8005d4e:	58d3      	ldr	r3, [r2, r3]
 8005d50:	221f      	movs	r2, #31
 8005d52:	4013      	ands	r3, r2
 8005d54:	40dc      	lsrs	r4, r3
 8005d56:	0023      	movs	r3, r4
}
 8005d58:	0018      	movs	r0, r3
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bdb0      	pop	{r4, r5, r7, pc}
 8005d5e:	46c0      	nop			; (mov r8, r8)
 8005d60:	08007650 	.word	0x08007650

08005d64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005d6c:	2313      	movs	r3, #19
 8005d6e:	18fb      	adds	r3, r7, r3
 8005d70:	2200      	movs	r2, #0
 8005d72:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d74:	2312      	movs	r3, #18
 8005d76:	18fb      	adds	r3, r7, r3
 8005d78:	2200      	movs	r2, #0
 8005d7a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	2380      	movs	r3, #128	; 0x80
 8005d82:	029b      	lsls	r3, r3, #10
 8005d84:	4013      	ands	r3, r2
 8005d86:	d100      	bne.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005d88:	e0a3      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d8a:	2011      	movs	r0, #17
 8005d8c:	183b      	adds	r3, r7, r0
 8005d8e:	2200      	movs	r2, #0
 8005d90:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d92:	4b7f      	ldr	r3, [pc, #508]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005d94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d96:	2380      	movs	r3, #128	; 0x80
 8005d98:	055b      	lsls	r3, r3, #21
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	d110      	bne.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d9e:	4b7c      	ldr	r3, [pc, #496]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005da0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005da2:	4b7b      	ldr	r3, [pc, #492]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005da4:	2180      	movs	r1, #128	; 0x80
 8005da6:	0549      	lsls	r1, r1, #21
 8005da8:	430a      	orrs	r2, r1
 8005daa:	63da      	str	r2, [r3, #60]	; 0x3c
 8005dac:	4b78      	ldr	r3, [pc, #480]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005dae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005db0:	2380      	movs	r3, #128	; 0x80
 8005db2:	055b      	lsls	r3, r3, #21
 8005db4:	4013      	ands	r3, r2
 8005db6:	60bb      	str	r3, [r7, #8]
 8005db8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dba:	183b      	adds	r3, r7, r0
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005dc0:	4b74      	ldr	r3, [pc, #464]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	4b73      	ldr	r3, [pc, #460]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005dc6:	2180      	movs	r1, #128	; 0x80
 8005dc8:	0049      	lsls	r1, r1, #1
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005dce:	f7fe fa2b 	bl	8004228 <HAL_GetTick>
 8005dd2:	0003      	movs	r3, r0
 8005dd4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005dd6:	e00b      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dd8:	f7fe fa26 	bl	8004228 <HAL_GetTick>
 8005ddc:	0002      	movs	r2, r0
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d904      	bls.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005de6:	2313      	movs	r3, #19
 8005de8:	18fb      	adds	r3, r7, r3
 8005dea:	2203      	movs	r2, #3
 8005dec:	701a      	strb	r2, [r3, #0]
        break;
 8005dee:	e005      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005df0:	4b68      	ldr	r3, [pc, #416]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	2380      	movs	r3, #128	; 0x80
 8005df6:	005b      	lsls	r3, r3, #1
 8005df8:	4013      	ands	r3, r2
 8005dfa:	d0ed      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005dfc:	2313      	movs	r3, #19
 8005dfe:	18fb      	adds	r3, r7, r3
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d154      	bne.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e06:	4b62      	ldr	r3, [pc, #392]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e0a:	23c0      	movs	r3, #192	; 0xc0
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	4013      	ands	r3, r2
 8005e10:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d019      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d014      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e22:	4b5b      	ldr	r3, [pc, #364]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e26:	4a5c      	ldr	r2, [pc, #368]	; (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005e28:	4013      	ands	r3, r2
 8005e2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e2c:	4b58      	ldr	r3, [pc, #352]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e30:	4b57      	ldr	r3, [pc, #348]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e32:	2180      	movs	r1, #128	; 0x80
 8005e34:	0249      	lsls	r1, r1, #9
 8005e36:	430a      	orrs	r2, r1
 8005e38:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e3a:	4b55      	ldr	r3, [pc, #340]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e3e:	4b54      	ldr	r3, [pc, #336]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e40:	4956      	ldr	r1, [pc, #344]	; (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8005e42:	400a      	ands	r2, r1
 8005e44:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005e46:	4b52      	ldr	r3, [pc, #328]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	4013      	ands	r3, r2
 8005e52:	d016      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e54:	f7fe f9e8 	bl	8004228 <HAL_GetTick>
 8005e58:	0003      	movs	r3, r0
 8005e5a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e5c:	e00c      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e5e:	f7fe f9e3 	bl	8004228 <HAL_GetTick>
 8005e62:	0002      	movs	r2, r0
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	4a4d      	ldr	r2, [pc, #308]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d904      	bls.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005e6e:	2313      	movs	r3, #19
 8005e70:	18fb      	adds	r3, r7, r3
 8005e72:	2203      	movs	r2, #3
 8005e74:	701a      	strb	r2, [r3, #0]
            break;
 8005e76:	e004      	b.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e78:	4b45      	ldr	r3, [pc, #276]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e7c:	2202      	movs	r2, #2
 8005e7e:	4013      	ands	r3, r2
 8005e80:	d0ed      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005e82:	2313      	movs	r3, #19
 8005e84:	18fb      	adds	r3, r7, r3
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10a      	bne.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e8c:	4b40      	ldr	r3, [pc, #256]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e90:	4a41      	ldr	r2, [pc, #260]	; (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005e92:	4013      	ands	r3, r2
 8005e94:	0019      	movs	r1, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	695a      	ldr	r2, [r3, #20]
 8005e9a:	4b3d      	ldr	r3, [pc, #244]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e9c:	430a      	orrs	r2, r1
 8005e9e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005ea0:	e00c      	b.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005ea2:	2312      	movs	r3, #18
 8005ea4:	18fb      	adds	r3, r7, r3
 8005ea6:	2213      	movs	r2, #19
 8005ea8:	18ba      	adds	r2, r7, r2
 8005eaa:	7812      	ldrb	r2, [r2, #0]
 8005eac:	701a      	strb	r2, [r3, #0]
 8005eae:	e005      	b.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb0:	2312      	movs	r3, #18
 8005eb2:	18fb      	adds	r3, r7, r3
 8005eb4:	2213      	movs	r2, #19
 8005eb6:	18ba      	adds	r2, r7, r2
 8005eb8:	7812      	ldrb	r2, [r2, #0]
 8005eba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ebc:	2311      	movs	r3, #17
 8005ebe:	18fb      	adds	r3, r7, r3
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d105      	bne.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ec6:	4b32      	ldr	r3, [pc, #200]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005ec8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005eca:	4b31      	ldr	r3, [pc, #196]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005ecc:	4935      	ldr	r1, [pc, #212]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ece:	400a      	ands	r2, r1
 8005ed0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	4013      	ands	r3, r2
 8005eda:	d009      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005edc:	4b2c      	ldr	r3, [pc, #176]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ee0:	2203      	movs	r2, #3
 8005ee2:	4393      	bics	r3, r2
 8005ee4:	0019      	movs	r1, r3
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	4b29      	ldr	r3, [pc, #164]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005eec:	430a      	orrs	r2, r1
 8005eee:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	d009      	beq.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005efa:	4b25      	ldr	r3, [pc, #148]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005efe:	4a2a      	ldr	r2, [pc, #168]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	0019      	movs	r1, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689a      	ldr	r2, [r3, #8]
 8005f08:	4b21      	ldr	r3, [pc, #132]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	2380      	movs	r3, #128	; 0x80
 8005f14:	01db      	lsls	r3, r3, #7
 8005f16:	4013      	ands	r3, r2
 8005f18:	d015      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f1a:	4b1d      	ldr	r3, [pc, #116]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	0899      	lsrs	r1, r3, #2
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	691a      	ldr	r2, [r3, #16]
 8005f26:	4b1a      	ldr	r3, [pc, #104]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f28:	430a      	orrs	r2, r1
 8005f2a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	691a      	ldr	r2, [r3, #16]
 8005f30:	2380      	movs	r3, #128	; 0x80
 8005f32:	05db      	lsls	r3, r3, #23
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d106      	bne.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005f38:	4b15      	ldr	r3, [pc, #84]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f3a:	68da      	ldr	r2, [r3, #12]
 8005f3c:	4b14      	ldr	r3, [pc, #80]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f3e:	2180      	movs	r1, #128	; 0x80
 8005f40:	0249      	lsls	r1, r1, #9
 8005f42:	430a      	orrs	r2, r1
 8005f44:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	2380      	movs	r3, #128	; 0x80
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	4013      	ands	r3, r2
 8005f50:	d016      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005f52:	4b0f      	ldr	r3, [pc, #60]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f56:	4a15      	ldr	r2, [pc, #84]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005f58:	4013      	ands	r3, r2
 8005f5a:	0019      	movs	r1, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68da      	ldr	r2, [r3, #12]
 8005f60:	4b0b      	ldr	r3, [pc, #44]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f62:	430a      	orrs	r2, r1
 8005f64:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68da      	ldr	r2, [r3, #12]
 8005f6a:	2380      	movs	r3, #128	; 0x80
 8005f6c:	01db      	lsls	r3, r3, #7
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d106      	bne.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005f72:	4b07      	ldr	r3, [pc, #28]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f74:	68da      	ldr	r2, [r3, #12]
 8005f76:	4b06      	ldr	r3, [pc, #24]	; (8005f90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f78:	2180      	movs	r1, #128	; 0x80
 8005f7a:	0249      	lsls	r1, r1, #9
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005f80:	2312      	movs	r3, #18
 8005f82:	18fb      	adds	r3, r7, r3
 8005f84:	781b      	ldrb	r3, [r3, #0]
}
 8005f86:	0018      	movs	r0, r3
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	b006      	add	sp, #24
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	46c0      	nop			; (mov r8, r8)
 8005f90:	40021000 	.word	0x40021000
 8005f94:	40007000 	.word	0x40007000
 8005f98:	fffffcff 	.word	0xfffffcff
 8005f9c:	fffeffff 	.word	0xfffeffff
 8005fa0:	00001388 	.word	0x00001388
 8005fa4:	efffffff 	.word	0xefffffff
 8005fa8:	ffffcfff 	.word	0xffffcfff
 8005fac:	ffff3fff 	.word	0xffff3fff

08005fb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e046      	b.n	8006050 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2288      	movs	r2, #136	; 0x88
 8005fc6:	589b      	ldr	r3, [r3, r2]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d107      	bne.n	8005fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2284      	movs	r2, #132	; 0x84
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	0018      	movs	r0, r3
 8005fd8:	f7fd fdce 	bl	8003b78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2288      	movs	r2, #136	; 0x88
 8005fe0:	2124      	movs	r1, #36	; 0x24
 8005fe2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	2101      	movs	r1, #1
 8005ff0:	438a      	bics	r2, r1
 8005ff2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	0018      	movs	r0, r3
 8005ff8:	f000 f830 	bl	800605c <UART_SetConfig>
 8005ffc:	0003      	movs	r3, r0
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d101      	bne.n	8006006 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e024      	b.n	8006050 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600a:	2b00      	cmp	r3, #0
 800600c:	d003      	beq.n	8006016 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	0018      	movs	r0, r3
 8006012:	f000 f98d 	bl	8006330 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	490d      	ldr	r1, [pc, #52]	; (8006058 <HAL_UART_Init+0xa8>)
 8006022:	400a      	ands	r2, r1
 8006024:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	212a      	movs	r1, #42	; 0x2a
 8006032:	438a      	bics	r2, r1
 8006034:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2101      	movs	r1, #1
 8006042:	430a      	orrs	r2, r1
 8006044:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	0018      	movs	r0, r3
 800604a:	f000 fa25 	bl	8006498 <UART_CheckIdleState>
 800604e:	0003      	movs	r3, r0
}
 8006050:	0018      	movs	r0, r3
 8006052:	46bd      	mov	sp, r7
 8006054:	b002      	add	sp, #8
 8006056:	bd80      	pop	{r7, pc}
 8006058:	ffffb7ff 	.word	0xffffb7ff

0800605c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b088      	sub	sp, #32
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006064:	231a      	movs	r3, #26
 8006066:	18fb      	adds	r3, r7, r3
 8006068:	2200      	movs	r2, #0
 800606a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	431a      	orrs	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	431a      	orrs	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	69db      	ldr	r3, [r3, #28]
 8006080:	4313      	orrs	r3, r2
 8006082:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4aa1      	ldr	r2, [pc, #644]	; (8006310 <UART_SetConfig+0x2b4>)
 800608c:	4013      	ands	r3, r2
 800608e:	0019      	movs	r1, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	69fa      	ldr	r2, [r7, #28]
 8006096:	430a      	orrs	r2, r1
 8006098:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	4a9c      	ldr	r2, [pc, #624]	; (8006314 <UART_SetConfig+0x2b8>)
 80060a2:	4013      	ands	r3, r2
 80060a4:	0019      	movs	r1, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	68da      	ldr	r2, [r3, #12]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	430a      	orrs	r2, r1
 80060b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	699b      	ldr	r3, [r3, #24]
 80060b6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6a1b      	ldr	r3, [r3, #32]
 80060bc:	69fa      	ldr	r2, [r7, #28]
 80060be:	4313      	orrs	r3, r2
 80060c0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	4a93      	ldr	r2, [pc, #588]	; (8006318 <UART_SetConfig+0x2bc>)
 80060ca:	4013      	ands	r3, r2
 80060cc:	0019      	movs	r1, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	69fa      	ldr	r2, [r7, #28]
 80060d4:	430a      	orrs	r2, r1
 80060d6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060de:	220f      	movs	r2, #15
 80060e0:	4393      	bics	r3, r2
 80060e2:	0019      	movs	r1, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	430a      	orrs	r2, r1
 80060ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a89      	ldr	r2, [pc, #548]	; (800631c <UART_SetConfig+0x2c0>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d127      	bne.n	800614a <UART_SetConfig+0xee>
 80060fa:	4b89      	ldr	r3, [pc, #548]	; (8006320 <UART_SetConfig+0x2c4>)
 80060fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060fe:	2203      	movs	r2, #3
 8006100:	4013      	ands	r3, r2
 8006102:	2b03      	cmp	r3, #3
 8006104:	d017      	beq.n	8006136 <UART_SetConfig+0xda>
 8006106:	d81b      	bhi.n	8006140 <UART_SetConfig+0xe4>
 8006108:	2b02      	cmp	r3, #2
 800610a:	d00a      	beq.n	8006122 <UART_SetConfig+0xc6>
 800610c:	d818      	bhi.n	8006140 <UART_SetConfig+0xe4>
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <UART_SetConfig+0xbc>
 8006112:	2b01      	cmp	r3, #1
 8006114:	d00a      	beq.n	800612c <UART_SetConfig+0xd0>
 8006116:	e013      	b.n	8006140 <UART_SetConfig+0xe4>
 8006118:	231b      	movs	r3, #27
 800611a:	18fb      	adds	r3, r7, r3
 800611c:	2200      	movs	r2, #0
 800611e:	701a      	strb	r2, [r3, #0]
 8006120:	e021      	b.n	8006166 <UART_SetConfig+0x10a>
 8006122:	231b      	movs	r3, #27
 8006124:	18fb      	adds	r3, r7, r3
 8006126:	2202      	movs	r2, #2
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	e01c      	b.n	8006166 <UART_SetConfig+0x10a>
 800612c:	231b      	movs	r3, #27
 800612e:	18fb      	adds	r3, r7, r3
 8006130:	2204      	movs	r2, #4
 8006132:	701a      	strb	r2, [r3, #0]
 8006134:	e017      	b.n	8006166 <UART_SetConfig+0x10a>
 8006136:	231b      	movs	r3, #27
 8006138:	18fb      	adds	r3, r7, r3
 800613a:	2208      	movs	r2, #8
 800613c:	701a      	strb	r2, [r3, #0]
 800613e:	e012      	b.n	8006166 <UART_SetConfig+0x10a>
 8006140:	231b      	movs	r3, #27
 8006142:	18fb      	adds	r3, r7, r3
 8006144:	2210      	movs	r2, #16
 8006146:	701a      	strb	r2, [r3, #0]
 8006148:	e00d      	b.n	8006166 <UART_SetConfig+0x10a>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a75      	ldr	r2, [pc, #468]	; (8006324 <UART_SetConfig+0x2c8>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d104      	bne.n	800615e <UART_SetConfig+0x102>
 8006154:	231b      	movs	r3, #27
 8006156:	18fb      	adds	r3, r7, r3
 8006158:	2200      	movs	r2, #0
 800615a:	701a      	strb	r2, [r3, #0]
 800615c:	e003      	b.n	8006166 <UART_SetConfig+0x10a>
 800615e:	231b      	movs	r3, #27
 8006160:	18fb      	adds	r3, r7, r3
 8006162:	2210      	movs	r2, #16
 8006164:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	69da      	ldr	r2, [r3, #28]
 800616a:	2380      	movs	r3, #128	; 0x80
 800616c:	021b      	lsls	r3, r3, #8
 800616e:	429a      	cmp	r2, r3
 8006170:	d000      	beq.n	8006174 <UART_SetConfig+0x118>
 8006172:	e065      	b.n	8006240 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8006174:	231b      	movs	r3, #27
 8006176:	18fb      	adds	r3, r7, r3
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	2b08      	cmp	r3, #8
 800617c:	d015      	beq.n	80061aa <UART_SetConfig+0x14e>
 800617e:	dc18      	bgt.n	80061b2 <UART_SetConfig+0x156>
 8006180:	2b04      	cmp	r3, #4
 8006182:	d00d      	beq.n	80061a0 <UART_SetConfig+0x144>
 8006184:	dc15      	bgt.n	80061b2 <UART_SetConfig+0x156>
 8006186:	2b00      	cmp	r3, #0
 8006188:	d002      	beq.n	8006190 <UART_SetConfig+0x134>
 800618a:	2b02      	cmp	r3, #2
 800618c:	d005      	beq.n	800619a <UART_SetConfig+0x13e>
 800618e:	e010      	b.n	80061b2 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006190:	f7ff fdd2 	bl	8005d38 <HAL_RCC_GetPCLK1Freq>
 8006194:	0003      	movs	r3, r0
 8006196:	617b      	str	r3, [r7, #20]
        break;
 8006198:	e012      	b.n	80061c0 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800619a:	4b63      	ldr	r3, [pc, #396]	; (8006328 <UART_SetConfig+0x2cc>)
 800619c:	617b      	str	r3, [r7, #20]
        break;
 800619e:	e00f      	b.n	80061c0 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061a0:	f7ff fd3e 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 80061a4:	0003      	movs	r3, r0
 80061a6:	617b      	str	r3, [r7, #20]
        break;
 80061a8:	e00a      	b.n	80061c0 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061aa:	2380      	movs	r3, #128	; 0x80
 80061ac:	021b      	lsls	r3, r3, #8
 80061ae:	617b      	str	r3, [r7, #20]
        break;
 80061b0:	e006      	b.n	80061c0 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 80061b2:	2300      	movs	r3, #0
 80061b4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80061b6:	231a      	movs	r3, #26
 80061b8:	18fb      	adds	r3, r7, r3
 80061ba:	2201      	movs	r2, #1
 80061bc:	701a      	strb	r2, [r3, #0]
        break;
 80061be:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d100      	bne.n	80061c8 <UART_SetConfig+0x16c>
 80061c6:	e08d      	b.n	80062e4 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061cc:	4b57      	ldr	r3, [pc, #348]	; (800632c <UART_SetConfig+0x2d0>)
 80061ce:	0052      	lsls	r2, r2, #1
 80061d0:	5ad3      	ldrh	r3, [r2, r3]
 80061d2:	0019      	movs	r1, r3
 80061d4:	6978      	ldr	r0, [r7, #20]
 80061d6:	f7f9 ff9d 	bl	8000114 <__udivsi3>
 80061da:	0003      	movs	r3, r0
 80061dc:	005a      	lsls	r2, r3, #1
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	085b      	lsrs	r3, r3, #1
 80061e4:	18d2      	adds	r2, r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	0019      	movs	r1, r3
 80061ec:	0010      	movs	r0, r2
 80061ee:	f7f9 ff91 	bl	8000114 <__udivsi3>
 80061f2:	0003      	movs	r3, r0
 80061f4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	2b0f      	cmp	r3, #15
 80061fa:	d91c      	bls.n	8006236 <UART_SetConfig+0x1da>
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	2380      	movs	r3, #128	; 0x80
 8006200:	025b      	lsls	r3, r3, #9
 8006202:	429a      	cmp	r2, r3
 8006204:	d217      	bcs.n	8006236 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	b29a      	uxth	r2, r3
 800620a:	200e      	movs	r0, #14
 800620c:	183b      	adds	r3, r7, r0
 800620e:	210f      	movs	r1, #15
 8006210:	438a      	bics	r2, r1
 8006212:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	085b      	lsrs	r3, r3, #1
 8006218:	b29b      	uxth	r3, r3
 800621a:	2207      	movs	r2, #7
 800621c:	4013      	ands	r3, r2
 800621e:	b299      	uxth	r1, r3
 8006220:	183b      	adds	r3, r7, r0
 8006222:	183a      	adds	r2, r7, r0
 8006224:	8812      	ldrh	r2, [r2, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	183a      	adds	r2, r7, r0
 8006230:	8812      	ldrh	r2, [r2, #0]
 8006232:	60da      	str	r2, [r3, #12]
 8006234:	e056      	b.n	80062e4 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8006236:	231a      	movs	r3, #26
 8006238:	18fb      	adds	r3, r7, r3
 800623a:	2201      	movs	r2, #1
 800623c:	701a      	strb	r2, [r3, #0]
 800623e:	e051      	b.n	80062e4 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006240:	231b      	movs	r3, #27
 8006242:	18fb      	adds	r3, r7, r3
 8006244:	781b      	ldrb	r3, [r3, #0]
 8006246:	2b08      	cmp	r3, #8
 8006248:	d015      	beq.n	8006276 <UART_SetConfig+0x21a>
 800624a:	dc18      	bgt.n	800627e <UART_SetConfig+0x222>
 800624c:	2b04      	cmp	r3, #4
 800624e:	d00d      	beq.n	800626c <UART_SetConfig+0x210>
 8006250:	dc15      	bgt.n	800627e <UART_SetConfig+0x222>
 8006252:	2b00      	cmp	r3, #0
 8006254:	d002      	beq.n	800625c <UART_SetConfig+0x200>
 8006256:	2b02      	cmp	r3, #2
 8006258:	d005      	beq.n	8006266 <UART_SetConfig+0x20a>
 800625a:	e010      	b.n	800627e <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800625c:	f7ff fd6c 	bl	8005d38 <HAL_RCC_GetPCLK1Freq>
 8006260:	0003      	movs	r3, r0
 8006262:	617b      	str	r3, [r7, #20]
        break;
 8006264:	e012      	b.n	800628c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006266:	4b30      	ldr	r3, [pc, #192]	; (8006328 <UART_SetConfig+0x2cc>)
 8006268:	617b      	str	r3, [r7, #20]
        break;
 800626a:	e00f      	b.n	800628c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800626c:	f7ff fcd8 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 8006270:	0003      	movs	r3, r0
 8006272:	617b      	str	r3, [r7, #20]
        break;
 8006274:	e00a      	b.n	800628c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006276:	2380      	movs	r3, #128	; 0x80
 8006278:	021b      	lsls	r3, r3, #8
 800627a:	617b      	str	r3, [r7, #20]
        break;
 800627c:	e006      	b.n	800628c <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 800627e:	2300      	movs	r3, #0
 8006280:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006282:	231a      	movs	r3, #26
 8006284:	18fb      	adds	r3, r7, r3
 8006286:	2201      	movs	r2, #1
 8006288:	701a      	strb	r2, [r3, #0]
        break;
 800628a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d028      	beq.n	80062e4 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006296:	4b25      	ldr	r3, [pc, #148]	; (800632c <UART_SetConfig+0x2d0>)
 8006298:	0052      	lsls	r2, r2, #1
 800629a:	5ad3      	ldrh	r3, [r2, r3]
 800629c:	0019      	movs	r1, r3
 800629e:	6978      	ldr	r0, [r7, #20]
 80062a0:	f7f9 ff38 	bl	8000114 <__udivsi3>
 80062a4:	0003      	movs	r3, r0
 80062a6:	001a      	movs	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	085b      	lsrs	r3, r3, #1
 80062ae:	18d2      	adds	r2, r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	0019      	movs	r1, r3
 80062b6:	0010      	movs	r0, r2
 80062b8:	f7f9 ff2c 	bl	8000114 <__udivsi3>
 80062bc:	0003      	movs	r3, r0
 80062be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	2b0f      	cmp	r3, #15
 80062c4:	d90a      	bls.n	80062dc <UART_SetConfig+0x280>
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	2380      	movs	r3, #128	; 0x80
 80062ca:	025b      	lsls	r3, r3, #9
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d205      	bcs.n	80062dc <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	b29a      	uxth	r2, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	60da      	str	r2, [r3, #12]
 80062da:	e003      	b.n	80062e4 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 80062dc:	231a      	movs	r3, #26
 80062de:	18fb      	adds	r3, r7, r3
 80062e0:	2201      	movs	r2, #1
 80062e2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	226a      	movs	r2, #106	; 0x6a
 80062e8:	2101      	movs	r1, #1
 80062ea:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2268      	movs	r2, #104	; 0x68
 80062f0:	2101      	movs	r1, #1
 80062f2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006300:	231a      	movs	r3, #26
 8006302:	18fb      	adds	r3, r7, r3
 8006304:	781b      	ldrb	r3, [r3, #0]
}
 8006306:	0018      	movs	r0, r3
 8006308:	46bd      	mov	sp, r7
 800630a:	b008      	add	sp, #32
 800630c:	bd80      	pop	{r7, pc}
 800630e:	46c0      	nop			; (mov r8, r8)
 8006310:	cfff69f3 	.word	0xcfff69f3
 8006314:	ffffcfff 	.word	0xffffcfff
 8006318:	11fff4ff 	.word	0x11fff4ff
 800631c:	40013800 	.word	0x40013800
 8006320:	40021000 	.word	0x40021000
 8006324:	40004400 	.word	0x40004400
 8006328:	00f42400 	.word	0x00f42400
 800632c:	08007670 	.word	0x08007670

08006330 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633c:	2201      	movs	r2, #1
 800633e:	4013      	ands	r3, r2
 8006340:	d00b      	beq.n	800635a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	4a4a      	ldr	r2, [pc, #296]	; (8006474 <UART_AdvFeatureConfig+0x144>)
 800634a:	4013      	ands	r3, r2
 800634c:	0019      	movs	r1, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800635e:	2202      	movs	r2, #2
 8006360:	4013      	ands	r3, r2
 8006362:	d00b      	beq.n	800637c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	4a43      	ldr	r2, [pc, #268]	; (8006478 <UART_AdvFeatureConfig+0x148>)
 800636c:	4013      	ands	r3, r2
 800636e:	0019      	movs	r1, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	430a      	orrs	r2, r1
 800637a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006380:	2204      	movs	r2, #4
 8006382:	4013      	ands	r3, r2
 8006384:	d00b      	beq.n	800639e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	4a3b      	ldr	r2, [pc, #236]	; (800647c <UART_AdvFeatureConfig+0x14c>)
 800638e:	4013      	ands	r3, r2
 8006390:	0019      	movs	r1, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	430a      	orrs	r2, r1
 800639c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a2:	2208      	movs	r2, #8
 80063a4:	4013      	ands	r3, r2
 80063a6:	d00b      	beq.n	80063c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	4a34      	ldr	r2, [pc, #208]	; (8006480 <UART_AdvFeatureConfig+0x150>)
 80063b0:	4013      	ands	r3, r2
 80063b2:	0019      	movs	r1, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	430a      	orrs	r2, r1
 80063be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c4:	2210      	movs	r2, #16
 80063c6:	4013      	ands	r3, r2
 80063c8:	d00b      	beq.n	80063e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	4a2c      	ldr	r2, [pc, #176]	; (8006484 <UART_AdvFeatureConfig+0x154>)
 80063d2:	4013      	ands	r3, r2
 80063d4:	0019      	movs	r1, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	430a      	orrs	r2, r1
 80063e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063e6:	2220      	movs	r2, #32
 80063e8:	4013      	ands	r3, r2
 80063ea:	d00b      	beq.n	8006404 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	4a25      	ldr	r2, [pc, #148]	; (8006488 <UART_AdvFeatureConfig+0x158>)
 80063f4:	4013      	ands	r3, r2
 80063f6:	0019      	movs	r1, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	430a      	orrs	r2, r1
 8006402:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006408:	2240      	movs	r2, #64	; 0x40
 800640a:	4013      	ands	r3, r2
 800640c:	d01d      	beq.n	800644a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	4a1d      	ldr	r2, [pc, #116]	; (800648c <UART_AdvFeatureConfig+0x15c>)
 8006416:	4013      	ands	r3, r2
 8006418:	0019      	movs	r1, r3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	430a      	orrs	r2, r1
 8006424:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800642a:	2380      	movs	r3, #128	; 0x80
 800642c:	035b      	lsls	r3, r3, #13
 800642e:	429a      	cmp	r2, r3
 8006430:	d10b      	bne.n	800644a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	4a15      	ldr	r2, [pc, #84]	; (8006490 <UART_AdvFeatureConfig+0x160>)
 800643a:	4013      	ands	r3, r2
 800643c:	0019      	movs	r1, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	430a      	orrs	r2, r1
 8006448:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800644e:	2280      	movs	r2, #128	; 0x80
 8006450:	4013      	ands	r3, r2
 8006452:	d00b      	beq.n	800646c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	4a0e      	ldr	r2, [pc, #56]	; (8006494 <UART_AdvFeatureConfig+0x164>)
 800645c:	4013      	ands	r3, r2
 800645e:	0019      	movs	r1, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	430a      	orrs	r2, r1
 800646a:	605a      	str	r2, [r3, #4]
  }
}
 800646c:	46c0      	nop			; (mov r8, r8)
 800646e:	46bd      	mov	sp, r7
 8006470:	b002      	add	sp, #8
 8006472:	bd80      	pop	{r7, pc}
 8006474:	fffdffff 	.word	0xfffdffff
 8006478:	fffeffff 	.word	0xfffeffff
 800647c:	fffbffff 	.word	0xfffbffff
 8006480:	ffff7fff 	.word	0xffff7fff
 8006484:	ffffefff 	.word	0xffffefff
 8006488:	ffffdfff 	.word	0xffffdfff
 800648c:	ffefffff 	.word	0xffefffff
 8006490:	ff9fffff 	.word	0xff9fffff
 8006494:	fff7ffff 	.word	0xfff7ffff

08006498 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af02      	add	r7, sp, #8
 800649e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2290      	movs	r2, #144	; 0x90
 80064a4:	2100      	movs	r1, #0
 80064a6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80064a8:	f7fd febe 	bl	8004228 <HAL_GetTick>
 80064ac:	0003      	movs	r3, r0
 80064ae:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2208      	movs	r2, #8
 80064b8:	4013      	ands	r3, r2
 80064ba:	2b08      	cmp	r3, #8
 80064bc:	d10c      	bne.n	80064d8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2280      	movs	r2, #128	; 0x80
 80064c2:	0391      	lsls	r1, r2, #14
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	4a1a      	ldr	r2, [pc, #104]	; (8006530 <UART_CheckIdleState+0x98>)
 80064c8:	9200      	str	r2, [sp, #0]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f000 f832 	bl	8006534 <UART_WaitOnFlagUntilTimeout>
 80064d0:	1e03      	subs	r3, r0, #0
 80064d2:	d001      	beq.n	80064d8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e026      	b.n	8006526 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2204      	movs	r2, #4
 80064e0:	4013      	ands	r3, r2
 80064e2:	2b04      	cmp	r3, #4
 80064e4:	d10c      	bne.n	8006500 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2280      	movs	r2, #128	; 0x80
 80064ea:	03d1      	lsls	r1, r2, #15
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	4a10      	ldr	r2, [pc, #64]	; (8006530 <UART_CheckIdleState+0x98>)
 80064f0:	9200      	str	r2, [sp, #0]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f000 f81e 	bl	8006534 <UART_WaitOnFlagUntilTimeout>
 80064f8:	1e03      	subs	r3, r0, #0
 80064fa:	d001      	beq.n	8006500 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064fc:	2303      	movs	r3, #3
 80064fe:	e012      	b.n	8006526 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2288      	movs	r2, #136	; 0x88
 8006504:	2120      	movs	r1, #32
 8006506:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	228c      	movs	r2, #140	; 0x8c
 800650c:	2120      	movs	r1, #32
 800650e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2284      	movs	r2, #132	; 0x84
 8006520:	2100      	movs	r1, #0
 8006522:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	0018      	movs	r0, r3
 8006528:	46bd      	mov	sp, r7
 800652a:	b004      	add	sp, #16
 800652c:	bd80      	pop	{r7, pc}
 800652e:	46c0      	nop			; (mov r8, r8)
 8006530:	01ffffff 	.word	0x01ffffff

08006534 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b094      	sub	sp, #80	; 0x50
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	603b      	str	r3, [r7, #0]
 8006540:	1dfb      	adds	r3, r7, #7
 8006542:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006544:	e0a7      	b.n	8006696 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006546:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006548:	3301      	adds	r3, #1
 800654a:	d100      	bne.n	800654e <UART_WaitOnFlagUntilTimeout+0x1a>
 800654c:	e0a3      	b.n	8006696 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800654e:	f7fd fe6b 	bl	8004228 <HAL_GetTick>
 8006552:	0002      	movs	r2, r0
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800655a:	429a      	cmp	r2, r3
 800655c:	d302      	bcc.n	8006564 <UART_WaitOnFlagUntilTimeout+0x30>
 800655e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006560:	2b00      	cmp	r3, #0
 8006562:	d13f      	bne.n	80065e4 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006564:	f3ef 8310 	mrs	r3, PRIMASK
 8006568:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800656a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800656c:	647b      	str	r3, [r7, #68]	; 0x44
 800656e:	2301      	movs	r3, #1
 8006570:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006574:	f383 8810 	msr	PRIMASK, r3
}
 8006578:	46c0      	nop			; (mov r8, r8)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	494e      	ldr	r1, [pc, #312]	; (80066c0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006586:	400a      	ands	r2, r1
 8006588:	601a      	str	r2, [r3, #0]
 800658a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800658c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800658e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006590:	f383 8810 	msr	PRIMASK, r3
}
 8006594:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006596:	f3ef 8310 	mrs	r3, PRIMASK
 800659a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800659c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800659e:	643b      	str	r3, [r7, #64]	; 0x40
 80065a0:	2301      	movs	r3, #1
 80065a2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a6:	f383 8810 	msr	PRIMASK, r3
}
 80065aa:	46c0      	nop			; (mov r8, r8)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	689a      	ldr	r2, [r3, #8]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2101      	movs	r1, #1
 80065b8:	438a      	bics	r2, r1
 80065ba:	609a      	str	r2, [r3, #8]
 80065bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065be:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065c2:	f383 8810 	msr	PRIMASK, r3
}
 80065c6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2288      	movs	r2, #136	; 0x88
 80065cc:	2120      	movs	r1, #32
 80065ce:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	228c      	movs	r2, #140	; 0x8c
 80065d4:	2120      	movs	r1, #32
 80065d6:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2284      	movs	r2, #132	; 0x84
 80065dc:	2100      	movs	r1, #0
 80065de:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80065e0:	2303      	movs	r3, #3
 80065e2:	e069      	b.n	80066b8 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	2204      	movs	r2, #4
 80065ec:	4013      	ands	r3, r2
 80065ee:	d052      	beq.n	8006696 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	69da      	ldr	r2, [r3, #28]
 80065f6:	2380      	movs	r3, #128	; 0x80
 80065f8:	011b      	lsls	r3, r3, #4
 80065fa:	401a      	ands	r2, r3
 80065fc:	2380      	movs	r3, #128	; 0x80
 80065fe:	011b      	lsls	r3, r3, #4
 8006600:	429a      	cmp	r2, r3
 8006602:	d148      	bne.n	8006696 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2280      	movs	r2, #128	; 0x80
 800660a:	0112      	lsls	r2, r2, #4
 800660c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800660e:	f3ef 8310 	mrs	r3, PRIMASK
 8006612:	613b      	str	r3, [r7, #16]
  return(result);
 8006614:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006616:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006618:	2301      	movs	r3, #1
 800661a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	f383 8810 	msr	PRIMASK, r3
}
 8006622:	46c0      	nop			; (mov r8, r8)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4924      	ldr	r1, [pc, #144]	; (80066c0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006630:	400a      	ands	r2, r1
 8006632:	601a      	str	r2, [r3, #0]
 8006634:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006636:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	f383 8810 	msr	PRIMASK, r3
}
 800663e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006640:	f3ef 8310 	mrs	r3, PRIMASK
 8006644:	61fb      	str	r3, [r7, #28]
  return(result);
 8006646:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006648:	64bb      	str	r3, [r7, #72]	; 0x48
 800664a:	2301      	movs	r3, #1
 800664c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800664e:	6a3b      	ldr	r3, [r7, #32]
 8006650:	f383 8810 	msr	PRIMASK, r3
}
 8006654:	46c0      	nop			; (mov r8, r8)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	689a      	ldr	r2, [r3, #8]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2101      	movs	r1, #1
 8006662:	438a      	bics	r2, r1
 8006664:	609a      	str	r2, [r3, #8]
 8006666:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006668:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800666a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666c:	f383 8810 	msr	PRIMASK, r3
}
 8006670:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2288      	movs	r2, #136	; 0x88
 8006676:	2120      	movs	r1, #32
 8006678:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	228c      	movs	r2, #140	; 0x8c
 800667e:	2120      	movs	r1, #32
 8006680:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2290      	movs	r2, #144	; 0x90
 8006686:	2120      	movs	r1, #32
 8006688:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2284      	movs	r2, #132	; 0x84
 800668e:	2100      	movs	r1, #0
 8006690:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006692:	2303      	movs	r3, #3
 8006694:	e010      	b.n	80066b8 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	69db      	ldr	r3, [r3, #28]
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	4013      	ands	r3, r2
 80066a0:	68ba      	ldr	r2, [r7, #8]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	425a      	negs	r2, r3
 80066a6:	4153      	adcs	r3, r2
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	001a      	movs	r2, r3
 80066ac:	1dfb      	adds	r3, r7, #7
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d100      	bne.n	80066b6 <UART_WaitOnFlagUntilTimeout+0x182>
 80066b4:	e747      	b.n	8006546 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	0018      	movs	r0, r3
 80066ba:	46bd      	mov	sp, r7
 80066bc:	b014      	add	sp, #80	; 0x50
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	fffffe5f 	.word	0xfffffe5f

080066c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2284      	movs	r2, #132	; 0x84
 80066d0:	5c9b      	ldrb	r3, [r3, r2]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d101      	bne.n	80066da <HAL_UARTEx_DisableFifoMode+0x16>
 80066d6:	2302      	movs	r3, #2
 80066d8:	e027      	b.n	800672a <HAL_UARTEx_DisableFifoMode+0x66>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2284      	movs	r2, #132	; 0x84
 80066de:	2101      	movs	r1, #1
 80066e0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2288      	movs	r2, #136	; 0x88
 80066e6:	2124      	movs	r1, #36	; 0x24
 80066e8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2101      	movs	r1, #1
 80066fe:	438a      	bics	r2, r1
 8006700:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	4a0b      	ldr	r2, [pc, #44]	; (8006734 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006706:	4013      	ands	r3, r2
 8006708:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2288      	movs	r2, #136	; 0x88
 800671c:	2120      	movs	r1, #32
 800671e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2284      	movs	r2, #132	; 0x84
 8006724:	2100      	movs	r1, #0
 8006726:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	0018      	movs	r0, r3
 800672c:	46bd      	mov	sp, r7
 800672e:	b004      	add	sp, #16
 8006730:	bd80      	pop	{r7, pc}
 8006732:	46c0      	nop			; (mov r8, r8)
 8006734:	dfffffff 	.word	0xdfffffff

08006738 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2284      	movs	r2, #132	; 0x84
 8006746:	5c9b      	ldrb	r3, [r3, r2]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d101      	bne.n	8006750 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800674c:	2302      	movs	r3, #2
 800674e:	e02e      	b.n	80067ae <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2284      	movs	r2, #132	; 0x84
 8006754:	2101      	movs	r1, #1
 8006756:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2288      	movs	r2, #136	; 0x88
 800675c:	2124      	movs	r1, #36	; 0x24
 800675e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2101      	movs	r1, #1
 8006774:	438a      	bics	r2, r1
 8006776:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	00db      	lsls	r3, r3, #3
 8006780:	08d9      	lsrs	r1, r3, #3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	683a      	ldr	r2, [r7, #0]
 8006788:	430a      	orrs	r2, r1
 800678a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	0018      	movs	r0, r3
 8006790:	f000 f854 	bl	800683c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2288      	movs	r2, #136	; 0x88
 80067a0:	2120      	movs	r1, #32
 80067a2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2284      	movs	r2, #132	; 0x84
 80067a8:	2100      	movs	r1, #0
 80067aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067ac:	2300      	movs	r3, #0
}
 80067ae:	0018      	movs	r0, r3
 80067b0:	46bd      	mov	sp, r7
 80067b2:	b004      	add	sp, #16
 80067b4:	bd80      	pop	{r7, pc}
	...

080067b8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2284      	movs	r2, #132	; 0x84
 80067c6:	5c9b      	ldrb	r3, [r3, r2]
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d101      	bne.n	80067d0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80067cc:	2302      	movs	r3, #2
 80067ce:	e02f      	b.n	8006830 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2284      	movs	r2, #132	; 0x84
 80067d4:	2101      	movs	r1, #1
 80067d6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2288      	movs	r2, #136	; 0x88
 80067dc:	2124      	movs	r1, #36	; 0x24
 80067de:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2101      	movs	r1, #1
 80067f4:	438a      	bics	r2, r1
 80067f6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	4a0e      	ldr	r2, [pc, #56]	; (8006838 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006800:	4013      	ands	r3, r2
 8006802:	0019      	movs	r1, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	430a      	orrs	r2, r1
 800680c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	0018      	movs	r0, r3
 8006812:	f000 f813 	bl	800683c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2288      	movs	r2, #136	; 0x88
 8006822:	2120      	movs	r1, #32
 8006824:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2284      	movs	r2, #132	; 0x84
 800682a:	2100      	movs	r1, #0
 800682c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	0018      	movs	r0, r3
 8006832:	46bd      	mov	sp, r7
 8006834:	b004      	add	sp, #16
 8006836:	bd80      	pop	{r7, pc}
 8006838:	f1ffffff 	.word	0xf1ffffff

0800683c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800683c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006848:	2b00      	cmp	r3, #0
 800684a:	d108      	bne.n	800685e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	226a      	movs	r2, #106	; 0x6a
 8006850:	2101      	movs	r1, #1
 8006852:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2268      	movs	r2, #104	; 0x68
 8006858:	2101      	movs	r1, #1
 800685a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800685c:	e043      	b.n	80068e6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800685e:	260f      	movs	r6, #15
 8006860:	19bb      	adds	r3, r7, r6
 8006862:	2208      	movs	r2, #8
 8006864:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006866:	200e      	movs	r0, #14
 8006868:	183b      	adds	r3, r7, r0
 800686a:	2208      	movs	r2, #8
 800686c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	0e5b      	lsrs	r3, r3, #25
 8006876:	b2da      	uxtb	r2, r3
 8006878:	240d      	movs	r4, #13
 800687a:	193b      	adds	r3, r7, r4
 800687c:	2107      	movs	r1, #7
 800687e:	400a      	ands	r2, r1
 8006880:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	0f5b      	lsrs	r3, r3, #29
 800688a:	b2da      	uxtb	r2, r3
 800688c:	250c      	movs	r5, #12
 800688e:	197b      	adds	r3, r7, r5
 8006890:	2107      	movs	r1, #7
 8006892:	400a      	ands	r2, r1
 8006894:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006896:	183b      	adds	r3, r7, r0
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	197a      	adds	r2, r7, r5
 800689c:	7812      	ldrb	r2, [r2, #0]
 800689e:	4914      	ldr	r1, [pc, #80]	; (80068f0 <UARTEx_SetNbDataToProcess+0xb4>)
 80068a0:	5c8a      	ldrb	r2, [r1, r2]
 80068a2:	435a      	muls	r2, r3
 80068a4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80068a6:	197b      	adds	r3, r7, r5
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	4a12      	ldr	r2, [pc, #72]	; (80068f4 <UARTEx_SetNbDataToProcess+0xb8>)
 80068ac:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068ae:	0019      	movs	r1, r3
 80068b0:	f7f9 fcba 	bl	8000228 <__divsi3>
 80068b4:	0003      	movs	r3, r0
 80068b6:	b299      	uxth	r1, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	226a      	movs	r2, #106	; 0x6a
 80068bc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068be:	19bb      	adds	r3, r7, r6
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	193a      	adds	r2, r7, r4
 80068c4:	7812      	ldrb	r2, [r2, #0]
 80068c6:	490a      	ldr	r1, [pc, #40]	; (80068f0 <UARTEx_SetNbDataToProcess+0xb4>)
 80068c8:	5c8a      	ldrb	r2, [r1, r2]
 80068ca:	435a      	muls	r2, r3
 80068cc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80068ce:	193b      	adds	r3, r7, r4
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	4a08      	ldr	r2, [pc, #32]	; (80068f4 <UARTEx_SetNbDataToProcess+0xb8>)
 80068d4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068d6:	0019      	movs	r1, r3
 80068d8:	f7f9 fca6 	bl	8000228 <__divsi3>
 80068dc:	0003      	movs	r3, r0
 80068de:	b299      	uxth	r1, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2268      	movs	r2, #104	; 0x68
 80068e4:	5299      	strh	r1, [r3, r2]
}
 80068e6:	46c0      	nop			; (mov r8, r8)
 80068e8:	46bd      	mov	sp, r7
 80068ea:	b005      	add	sp, #20
 80068ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068ee:	46c0      	nop			; (mov r8, r8)
 80068f0:	08007688 	.word	0x08007688
 80068f4:	08007690 	.word	0x08007690

080068f8 <__errno>:
 80068f8:	4b01      	ldr	r3, [pc, #4]	; (8006900 <__errno+0x8>)
 80068fa:	6818      	ldr	r0, [r3, #0]
 80068fc:	4770      	bx	lr
 80068fe:	46c0      	nop			; (mov r8, r8)
 8006900:	2000000c 	.word	0x2000000c

08006904 <__libc_init_array>:
 8006904:	b570      	push	{r4, r5, r6, lr}
 8006906:	2600      	movs	r6, #0
 8006908:	4d0c      	ldr	r5, [pc, #48]	; (800693c <__libc_init_array+0x38>)
 800690a:	4c0d      	ldr	r4, [pc, #52]	; (8006940 <__libc_init_array+0x3c>)
 800690c:	1b64      	subs	r4, r4, r5
 800690e:	10a4      	asrs	r4, r4, #2
 8006910:	42a6      	cmp	r6, r4
 8006912:	d109      	bne.n	8006928 <__libc_init_array+0x24>
 8006914:	2600      	movs	r6, #0
 8006916:	f000 fd23 	bl	8007360 <_init>
 800691a:	4d0a      	ldr	r5, [pc, #40]	; (8006944 <__libc_init_array+0x40>)
 800691c:	4c0a      	ldr	r4, [pc, #40]	; (8006948 <__libc_init_array+0x44>)
 800691e:	1b64      	subs	r4, r4, r5
 8006920:	10a4      	asrs	r4, r4, #2
 8006922:	42a6      	cmp	r6, r4
 8006924:	d105      	bne.n	8006932 <__libc_init_array+0x2e>
 8006926:	bd70      	pop	{r4, r5, r6, pc}
 8006928:	00b3      	lsls	r3, r6, #2
 800692a:	58eb      	ldr	r3, [r5, r3]
 800692c:	4798      	blx	r3
 800692e:	3601      	adds	r6, #1
 8006930:	e7ee      	b.n	8006910 <__libc_init_array+0xc>
 8006932:	00b3      	lsls	r3, r6, #2
 8006934:	58eb      	ldr	r3, [r5, r3]
 8006936:	4798      	blx	r3
 8006938:	3601      	adds	r6, #1
 800693a:	e7f2      	b.n	8006922 <__libc_init_array+0x1e>
 800693c:	080076cc 	.word	0x080076cc
 8006940:	080076cc 	.word	0x080076cc
 8006944:	080076cc 	.word	0x080076cc
 8006948:	080076d0 	.word	0x080076d0

0800694c <malloc>:
 800694c:	b510      	push	{r4, lr}
 800694e:	4b03      	ldr	r3, [pc, #12]	; (800695c <malloc+0x10>)
 8006950:	0001      	movs	r1, r0
 8006952:	6818      	ldr	r0, [r3, #0]
 8006954:	f000 f882 	bl	8006a5c <_malloc_r>
 8006958:	bd10      	pop	{r4, pc}
 800695a:	46c0      	nop			; (mov r8, r8)
 800695c:	2000000c 	.word	0x2000000c

08006960 <free>:
 8006960:	b510      	push	{r4, lr}
 8006962:	4b03      	ldr	r3, [pc, #12]	; (8006970 <free+0x10>)
 8006964:	0001      	movs	r1, r0
 8006966:	6818      	ldr	r0, [r3, #0]
 8006968:	f000 f80c 	bl	8006984 <_free_r>
 800696c:	bd10      	pop	{r4, pc}
 800696e:	46c0      	nop			; (mov r8, r8)
 8006970:	2000000c 	.word	0x2000000c

08006974 <memset>:
 8006974:	0003      	movs	r3, r0
 8006976:	1882      	adds	r2, r0, r2
 8006978:	4293      	cmp	r3, r2
 800697a:	d100      	bne.n	800697e <memset+0xa>
 800697c:	4770      	bx	lr
 800697e:	7019      	strb	r1, [r3, #0]
 8006980:	3301      	adds	r3, #1
 8006982:	e7f9      	b.n	8006978 <memset+0x4>

08006984 <_free_r>:
 8006984:	b570      	push	{r4, r5, r6, lr}
 8006986:	0005      	movs	r5, r0
 8006988:	2900      	cmp	r1, #0
 800698a:	d010      	beq.n	80069ae <_free_r+0x2a>
 800698c:	1f0c      	subs	r4, r1, #4
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	da00      	bge.n	8006996 <_free_r+0x12>
 8006994:	18e4      	adds	r4, r4, r3
 8006996:	0028      	movs	r0, r5
 8006998:	f000 f91a 	bl	8006bd0 <__malloc_lock>
 800699c:	4a1d      	ldr	r2, [pc, #116]	; (8006a14 <_free_r+0x90>)
 800699e:	6813      	ldr	r3, [r2, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d105      	bne.n	80069b0 <_free_r+0x2c>
 80069a4:	6063      	str	r3, [r4, #4]
 80069a6:	6014      	str	r4, [r2, #0]
 80069a8:	0028      	movs	r0, r5
 80069aa:	f000 f919 	bl	8006be0 <__malloc_unlock>
 80069ae:	bd70      	pop	{r4, r5, r6, pc}
 80069b0:	42a3      	cmp	r3, r4
 80069b2:	d908      	bls.n	80069c6 <_free_r+0x42>
 80069b4:	6821      	ldr	r1, [r4, #0]
 80069b6:	1860      	adds	r0, r4, r1
 80069b8:	4283      	cmp	r3, r0
 80069ba:	d1f3      	bne.n	80069a4 <_free_r+0x20>
 80069bc:	6818      	ldr	r0, [r3, #0]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	1841      	adds	r1, r0, r1
 80069c2:	6021      	str	r1, [r4, #0]
 80069c4:	e7ee      	b.n	80069a4 <_free_r+0x20>
 80069c6:	001a      	movs	r2, r3
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d001      	beq.n	80069d2 <_free_r+0x4e>
 80069ce:	42a3      	cmp	r3, r4
 80069d0:	d9f9      	bls.n	80069c6 <_free_r+0x42>
 80069d2:	6811      	ldr	r1, [r2, #0]
 80069d4:	1850      	adds	r0, r2, r1
 80069d6:	42a0      	cmp	r0, r4
 80069d8:	d10b      	bne.n	80069f2 <_free_r+0x6e>
 80069da:	6820      	ldr	r0, [r4, #0]
 80069dc:	1809      	adds	r1, r1, r0
 80069de:	1850      	adds	r0, r2, r1
 80069e0:	6011      	str	r1, [r2, #0]
 80069e2:	4283      	cmp	r3, r0
 80069e4:	d1e0      	bne.n	80069a8 <_free_r+0x24>
 80069e6:	6818      	ldr	r0, [r3, #0]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	1841      	adds	r1, r0, r1
 80069ec:	6011      	str	r1, [r2, #0]
 80069ee:	6053      	str	r3, [r2, #4]
 80069f0:	e7da      	b.n	80069a8 <_free_r+0x24>
 80069f2:	42a0      	cmp	r0, r4
 80069f4:	d902      	bls.n	80069fc <_free_r+0x78>
 80069f6:	230c      	movs	r3, #12
 80069f8:	602b      	str	r3, [r5, #0]
 80069fa:	e7d5      	b.n	80069a8 <_free_r+0x24>
 80069fc:	6821      	ldr	r1, [r4, #0]
 80069fe:	1860      	adds	r0, r4, r1
 8006a00:	4283      	cmp	r3, r0
 8006a02:	d103      	bne.n	8006a0c <_free_r+0x88>
 8006a04:	6818      	ldr	r0, [r3, #0]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	1841      	adds	r1, r0, r1
 8006a0a:	6021      	str	r1, [r4, #0]
 8006a0c:	6063      	str	r3, [r4, #4]
 8006a0e:	6054      	str	r4, [r2, #4]
 8006a10:	e7ca      	b.n	80069a8 <_free_r+0x24>
 8006a12:	46c0      	nop			; (mov r8, r8)
 8006a14:	20000348 	.word	0x20000348

08006a18 <sbrk_aligned>:
 8006a18:	b570      	push	{r4, r5, r6, lr}
 8006a1a:	4e0f      	ldr	r6, [pc, #60]	; (8006a58 <sbrk_aligned+0x40>)
 8006a1c:	000d      	movs	r5, r1
 8006a1e:	6831      	ldr	r1, [r6, #0]
 8006a20:	0004      	movs	r4, r0
 8006a22:	2900      	cmp	r1, #0
 8006a24:	d102      	bne.n	8006a2c <sbrk_aligned+0x14>
 8006a26:	f000 f88f 	bl	8006b48 <_sbrk_r>
 8006a2a:	6030      	str	r0, [r6, #0]
 8006a2c:	0029      	movs	r1, r5
 8006a2e:	0020      	movs	r0, r4
 8006a30:	f000 f88a 	bl	8006b48 <_sbrk_r>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d00a      	beq.n	8006a4e <sbrk_aligned+0x36>
 8006a38:	2303      	movs	r3, #3
 8006a3a:	1cc5      	adds	r5, r0, #3
 8006a3c:	439d      	bics	r5, r3
 8006a3e:	42a8      	cmp	r0, r5
 8006a40:	d007      	beq.n	8006a52 <sbrk_aligned+0x3a>
 8006a42:	1a29      	subs	r1, r5, r0
 8006a44:	0020      	movs	r0, r4
 8006a46:	f000 f87f 	bl	8006b48 <_sbrk_r>
 8006a4a:	1c43      	adds	r3, r0, #1
 8006a4c:	d101      	bne.n	8006a52 <sbrk_aligned+0x3a>
 8006a4e:	2501      	movs	r5, #1
 8006a50:	426d      	negs	r5, r5
 8006a52:	0028      	movs	r0, r5
 8006a54:	bd70      	pop	{r4, r5, r6, pc}
 8006a56:	46c0      	nop			; (mov r8, r8)
 8006a58:	2000034c 	.word	0x2000034c

08006a5c <_malloc_r>:
 8006a5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a5e:	2203      	movs	r2, #3
 8006a60:	1ccb      	adds	r3, r1, #3
 8006a62:	4393      	bics	r3, r2
 8006a64:	3308      	adds	r3, #8
 8006a66:	0006      	movs	r6, r0
 8006a68:	001f      	movs	r7, r3
 8006a6a:	2b0c      	cmp	r3, #12
 8006a6c:	d232      	bcs.n	8006ad4 <_malloc_r+0x78>
 8006a6e:	270c      	movs	r7, #12
 8006a70:	42b9      	cmp	r1, r7
 8006a72:	d831      	bhi.n	8006ad8 <_malloc_r+0x7c>
 8006a74:	0030      	movs	r0, r6
 8006a76:	f000 f8ab 	bl	8006bd0 <__malloc_lock>
 8006a7a:	4d32      	ldr	r5, [pc, #200]	; (8006b44 <_malloc_r+0xe8>)
 8006a7c:	682b      	ldr	r3, [r5, #0]
 8006a7e:	001c      	movs	r4, r3
 8006a80:	2c00      	cmp	r4, #0
 8006a82:	d12e      	bne.n	8006ae2 <_malloc_r+0x86>
 8006a84:	0039      	movs	r1, r7
 8006a86:	0030      	movs	r0, r6
 8006a88:	f7ff ffc6 	bl	8006a18 <sbrk_aligned>
 8006a8c:	0004      	movs	r4, r0
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	d11e      	bne.n	8006ad0 <_malloc_r+0x74>
 8006a92:	682c      	ldr	r4, [r5, #0]
 8006a94:	0025      	movs	r5, r4
 8006a96:	2d00      	cmp	r5, #0
 8006a98:	d14a      	bne.n	8006b30 <_malloc_r+0xd4>
 8006a9a:	6823      	ldr	r3, [r4, #0]
 8006a9c:	0029      	movs	r1, r5
 8006a9e:	18e3      	adds	r3, r4, r3
 8006aa0:	0030      	movs	r0, r6
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	f000 f850 	bl	8006b48 <_sbrk_r>
 8006aa8:	9b01      	ldr	r3, [sp, #4]
 8006aaa:	4283      	cmp	r3, r0
 8006aac:	d143      	bne.n	8006b36 <_malloc_r+0xda>
 8006aae:	6823      	ldr	r3, [r4, #0]
 8006ab0:	3703      	adds	r7, #3
 8006ab2:	1aff      	subs	r7, r7, r3
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	439f      	bics	r7, r3
 8006ab8:	3708      	adds	r7, #8
 8006aba:	2f0c      	cmp	r7, #12
 8006abc:	d200      	bcs.n	8006ac0 <_malloc_r+0x64>
 8006abe:	270c      	movs	r7, #12
 8006ac0:	0039      	movs	r1, r7
 8006ac2:	0030      	movs	r0, r6
 8006ac4:	f7ff ffa8 	bl	8006a18 <sbrk_aligned>
 8006ac8:	1c43      	adds	r3, r0, #1
 8006aca:	d034      	beq.n	8006b36 <_malloc_r+0xda>
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	19df      	adds	r7, r3, r7
 8006ad0:	6027      	str	r7, [r4, #0]
 8006ad2:	e013      	b.n	8006afc <_malloc_r+0xa0>
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	dacb      	bge.n	8006a70 <_malloc_r+0x14>
 8006ad8:	230c      	movs	r3, #12
 8006ada:	2500      	movs	r5, #0
 8006adc:	6033      	str	r3, [r6, #0]
 8006ade:	0028      	movs	r0, r5
 8006ae0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ae2:	6822      	ldr	r2, [r4, #0]
 8006ae4:	1bd1      	subs	r1, r2, r7
 8006ae6:	d420      	bmi.n	8006b2a <_malloc_r+0xce>
 8006ae8:	290b      	cmp	r1, #11
 8006aea:	d917      	bls.n	8006b1c <_malloc_r+0xc0>
 8006aec:	19e2      	adds	r2, r4, r7
 8006aee:	6027      	str	r7, [r4, #0]
 8006af0:	42a3      	cmp	r3, r4
 8006af2:	d111      	bne.n	8006b18 <_malloc_r+0xbc>
 8006af4:	602a      	str	r2, [r5, #0]
 8006af6:	6863      	ldr	r3, [r4, #4]
 8006af8:	6011      	str	r1, [r2, #0]
 8006afa:	6053      	str	r3, [r2, #4]
 8006afc:	0030      	movs	r0, r6
 8006afe:	0025      	movs	r5, r4
 8006b00:	f000 f86e 	bl	8006be0 <__malloc_unlock>
 8006b04:	2207      	movs	r2, #7
 8006b06:	350b      	adds	r5, #11
 8006b08:	1d23      	adds	r3, r4, #4
 8006b0a:	4395      	bics	r5, r2
 8006b0c:	1aea      	subs	r2, r5, r3
 8006b0e:	429d      	cmp	r5, r3
 8006b10:	d0e5      	beq.n	8006ade <_malloc_r+0x82>
 8006b12:	1b5b      	subs	r3, r3, r5
 8006b14:	50a3      	str	r3, [r4, r2]
 8006b16:	e7e2      	b.n	8006ade <_malloc_r+0x82>
 8006b18:	605a      	str	r2, [r3, #4]
 8006b1a:	e7ec      	b.n	8006af6 <_malloc_r+0x9a>
 8006b1c:	6862      	ldr	r2, [r4, #4]
 8006b1e:	42a3      	cmp	r3, r4
 8006b20:	d101      	bne.n	8006b26 <_malloc_r+0xca>
 8006b22:	602a      	str	r2, [r5, #0]
 8006b24:	e7ea      	b.n	8006afc <_malloc_r+0xa0>
 8006b26:	605a      	str	r2, [r3, #4]
 8006b28:	e7e8      	b.n	8006afc <_malloc_r+0xa0>
 8006b2a:	0023      	movs	r3, r4
 8006b2c:	6864      	ldr	r4, [r4, #4]
 8006b2e:	e7a7      	b.n	8006a80 <_malloc_r+0x24>
 8006b30:	002c      	movs	r4, r5
 8006b32:	686d      	ldr	r5, [r5, #4]
 8006b34:	e7af      	b.n	8006a96 <_malloc_r+0x3a>
 8006b36:	230c      	movs	r3, #12
 8006b38:	0030      	movs	r0, r6
 8006b3a:	6033      	str	r3, [r6, #0]
 8006b3c:	f000 f850 	bl	8006be0 <__malloc_unlock>
 8006b40:	e7cd      	b.n	8006ade <_malloc_r+0x82>
 8006b42:	46c0      	nop			; (mov r8, r8)
 8006b44:	20000348 	.word	0x20000348

08006b48 <_sbrk_r>:
 8006b48:	2300      	movs	r3, #0
 8006b4a:	b570      	push	{r4, r5, r6, lr}
 8006b4c:	4d06      	ldr	r5, [pc, #24]	; (8006b68 <_sbrk_r+0x20>)
 8006b4e:	0004      	movs	r4, r0
 8006b50:	0008      	movs	r0, r1
 8006b52:	602b      	str	r3, [r5, #0]
 8006b54:	f7fd f896 	bl	8003c84 <_sbrk>
 8006b58:	1c43      	adds	r3, r0, #1
 8006b5a:	d103      	bne.n	8006b64 <_sbrk_r+0x1c>
 8006b5c:	682b      	ldr	r3, [r5, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d000      	beq.n	8006b64 <_sbrk_r+0x1c>
 8006b62:	6023      	str	r3, [r4, #0]
 8006b64:	bd70      	pop	{r4, r5, r6, pc}
 8006b66:	46c0      	nop			; (mov r8, r8)
 8006b68:	20000350 	.word	0x20000350

08006b6c <siprintf>:
 8006b6c:	b40e      	push	{r1, r2, r3}
 8006b6e:	b500      	push	{lr}
 8006b70:	490b      	ldr	r1, [pc, #44]	; (8006ba0 <siprintf+0x34>)
 8006b72:	b09c      	sub	sp, #112	; 0x70
 8006b74:	ab1d      	add	r3, sp, #116	; 0x74
 8006b76:	9002      	str	r0, [sp, #8]
 8006b78:	9006      	str	r0, [sp, #24]
 8006b7a:	9107      	str	r1, [sp, #28]
 8006b7c:	9104      	str	r1, [sp, #16]
 8006b7e:	4809      	ldr	r0, [pc, #36]	; (8006ba4 <siprintf+0x38>)
 8006b80:	4909      	ldr	r1, [pc, #36]	; (8006ba8 <siprintf+0x3c>)
 8006b82:	cb04      	ldmia	r3!, {r2}
 8006b84:	9105      	str	r1, [sp, #20]
 8006b86:	6800      	ldr	r0, [r0, #0]
 8006b88:	a902      	add	r1, sp, #8
 8006b8a:	9301      	str	r3, [sp, #4]
 8006b8c:	f000 f892 	bl	8006cb4 <_svfiprintf_r>
 8006b90:	2300      	movs	r3, #0
 8006b92:	9a02      	ldr	r2, [sp, #8]
 8006b94:	7013      	strb	r3, [r2, #0]
 8006b96:	b01c      	add	sp, #112	; 0x70
 8006b98:	bc08      	pop	{r3}
 8006b9a:	b003      	add	sp, #12
 8006b9c:	4718      	bx	r3
 8006b9e:	46c0      	nop			; (mov r8, r8)
 8006ba0:	7fffffff 	.word	0x7fffffff
 8006ba4:	2000000c 	.word	0x2000000c
 8006ba8:	ffff0208 	.word	0xffff0208

08006bac <strncmp>:
 8006bac:	b530      	push	{r4, r5, lr}
 8006bae:	0005      	movs	r5, r0
 8006bb0:	1e10      	subs	r0, r2, #0
 8006bb2:	d008      	beq.n	8006bc6 <strncmp+0x1a>
 8006bb4:	2400      	movs	r4, #0
 8006bb6:	3a01      	subs	r2, #1
 8006bb8:	5d2b      	ldrb	r3, [r5, r4]
 8006bba:	5d08      	ldrb	r0, [r1, r4]
 8006bbc:	4283      	cmp	r3, r0
 8006bbe:	d101      	bne.n	8006bc4 <strncmp+0x18>
 8006bc0:	4294      	cmp	r4, r2
 8006bc2:	d101      	bne.n	8006bc8 <strncmp+0x1c>
 8006bc4:	1a18      	subs	r0, r3, r0
 8006bc6:	bd30      	pop	{r4, r5, pc}
 8006bc8:	3401      	adds	r4, #1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d1f4      	bne.n	8006bb8 <strncmp+0xc>
 8006bce:	e7f9      	b.n	8006bc4 <strncmp+0x18>

08006bd0 <__malloc_lock>:
 8006bd0:	b510      	push	{r4, lr}
 8006bd2:	4802      	ldr	r0, [pc, #8]	; (8006bdc <__malloc_lock+0xc>)
 8006bd4:	f000 faf0 	bl	80071b8 <__retarget_lock_acquire_recursive>
 8006bd8:	bd10      	pop	{r4, pc}
 8006bda:	46c0      	nop			; (mov r8, r8)
 8006bdc:	20000354 	.word	0x20000354

08006be0 <__malloc_unlock>:
 8006be0:	b510      	push	{r4, lr}
 8006be2:	4802      	ldr	r0, [pc, #8]	; (8006bec <__malloc_unlock+0xc>)
 8006be4:	f000 fae9 	bl	80071ba <__retarget_lock_release_recursive>
 8006be8:	bd10      	pop	{r4, pc}
 8006bea:	46c0      	nop			; (mov r8, r8)
 8006bec:	20000354 	.word	0x20000354

08006bf0 <__ssputs_r>:
 8006bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bf2:	688e      	ldr	r6, [r1, #8]
 8006bf4:	b085      	sub	sp, #20
 8006bf6:	0007      	movs	r7, r0
 8006bf8:	000c      	movs	r4, r1
 8006bfa:	9203      	str	r2, [sp, #12]
 8006bfc:	9301      	str	r3, [sp, #4]
 8006bfe:	429e      	cmp	r6, r3
 8006c00:	d83c      	bhi.n	8006c7c <__ssputs_r+0x8c>
 8006c02:	2390      	movs	r3, #144	; 0x90
 8006c04:	898a      	ldrh	r2, [r1, #12]
 8006c06:	00db      	lsls	r3, r3, #3
 8006c08:	421a      	tst	r2, r3
 8006c0a:	d034      	beq.n	8006c76 <__ssputs_r+0x86>
 8006c0c:	6909      	ldr	r1, [r1, #16]
 8006c0e:	6823      	ldr	r3, [r4, #0]
 8006c10:	6960      	ldr	r0, [r4, #20]
 8006c12:	1a5b      	subs	r3, r3, r1
 8006c14:	9302      	str	r3, [sp, #8]
 8006c16:	2303      	movs	r3, #3
 8006c18:	4343      	muls	r3, r0
 8006c1a:	0fdd      	lsrs	r5, r3, #31
 8006c1c:	18ed      	adds	r5, r5, r3
 8006c1e:	9b01      	ldr	r3, [sp, #4]
 8006c20:	9802      	ldr	r0, [sp, #8]
 8006c22:	3301      	adds	r3, #1
 8006c24:	181b      	adds	r3, r3, r0
 8006c26:	106d      	asrs	r5, r5, #1
 8006c28:	42ab      	cmp	r3, r5
 8006c2a:	d900      	bls.n	8006c2e <__ssputs_r+0x3e>
 8006c2c:	001d      	movs	r5, r3
 8006c2e:	0553      	lsls	r3, r2, #21
 8006c30:	d532      	bpl.n	8006c98 <__ssputs_r+0xa8>
 8006c32:	0029      	movs	r1, r5
 8006c34:	0038      	movs	r0, r7
 8006c36:	f7ff ff11 	bl	8006a5c <_malloc_r>
 8006c3a:	1e06      	subs	r6, r0, #0
 8006c3c:	d109      	bne.n	8006c52 <__ssputs_r+0x62>
 8006c3e:	230c      	movs	r3, #12
 8006c40:	603b      	str	r3, [r7, #0]
 8006c42:	2340      	movs	r3, #64	; 0x40
 8006c44:	2001      	movs	r0, #1
 8006c46:	89a2      	ldrh	r2, [r4, #12]
 8006c48:	4240      	negs	r0, r0
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	81a3      	strh	r3, [r4, #12]
 8006c4e:	b005      	add	sp, #20
 8006c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c52:	9a02      	ldr	r2, [sp, #8]
 8006c54:	6921      	ldr	r1, [r4, #16]
 8006c56:	f000 fabc 	bl	80071d2 <memcpy>
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	4a14      	ldr	r2, [pc, #80]	; (8006cb0 <__ssputs_r+0xc0>)
 8006c5e:	401a      	ands	r2, r3
 8006c60:	2380      	movs	r3, #128	; 0x80
 8006c62:	4313      	orrs	r3, r2
 8006c64:	81a3      	strh	r3, [r4, #12]
 8006c66:	9b02      	ldr	r3, [sp, #8]
 8006c68:	6126      	str	r6, [r4, #16]
 8006c6a:	18f6      	adds	r6, r6, r3
 8006c6c:	6026      	str	r6, [r4, #0]
 8006c6e:	6165      	str	r5, [r4, #20]
 8006c70:	9e01      	ldr	r6, [sp, #4]
 8006c72:	1aed      	subs	r5, r5, r3
 8006c74:	60a5      	str	r5, [r4, #8]
 8006c76:	9b01      	ldr	r3, [sp, #4]
 8006c78:	429e      	cmp	r6, r3
 8006c7a:	d900      	bls.n	8006c7e <__ssputs_r+0x8e>
 8006c7c:	9e01      	ldr	r6, [sp, #4]
 8006c7e:	0032      	movs	r2, r6
 8006c80:	9903      	ldr	r1, [sp, #12]
 8006c82:	6820      	ldr	r0, [r4, #0]
 8006c84:	f000 faae 	bl	80071e4 <memmove>
 8006c88:	68a3      	ldr	r3, [r4, #8]
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	1b9b      	subs	r3, r3, r6
 8006c8e:	60a3      	str	r3, [r4, #8]
 8006c90:	6823      	ldr	r3, [r4, #0]
 8006c92:	199e      	adds	r6, r3, r6
 8006c94:	6026      	str	r6, [r4, #0]
 8006c96:	e7da      	b.n	8006c4e <__ssputs_r+0x5e>
 8006c98:	002a      	movs	r2, r5
 8006c9a:	0038      	movs	r0, r7
 8006c9c:	f000 fab5 	bl	800720a <_realloc_r>
 8006ca0:	1e06      	subs	r6, r0, #0
 8006ca2:	d1e0      	bne.n	8006c66 <__ssputs_r+0x76>
 8006ca4:	0038      	movs	r0, r7
 8006ca6:	6921      	ldr	r1, [r4, #16]
 8006ca8:	f7ff fe6c 	bl	8006984 <_free_r>
 8006cac:	e7c7      	b.n	8006c3e <__ssputs_r+0x4e>
 8006cae:	46c0      	nop			; (mov r8, r8)
 8006cb0:	fffffb7f 	.word	0xfffffb7f

08006cb4 <_svfiprintf_r>:
 8006cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cb6:	b0a1      	sub	sp, #132	; 0x84
 8006cb8:	9003      	str	r0, [sp, #12]
 8006cba:	001d      	movs	r5, r3
 8006cbc:	898b      	ldrh	r3, [r1, #12]
 8006cbe:	000f      	movs	r7, r1
 8006cc0:	0016      	movs	r6, r2
 8006cc2:	061b      	lsls	r3, r3, #24
 8006cc4:	d511      	bpl.n	8006cea <_svfiprintf_r+0x36>
 8006cc6:	690b      	ldr	r3, [r1, #16]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10e      	bne.n	8006cea <_svfiprintf_r+0x36>
 8006ccc:	2140      	movs	r1, #64	; 0x40
 8006cce:	f7ff fec5 	bl	8006a5c <_malloc_r>
 8006cd2:	6038      	str	r0, [r7, #0]
 8006cd4:	6138      	str	r0, [r7, #16]
 8006cd6:	2800      	cmp	r0, #0
 8006cd8:	d105      	bne.n	8006ce6 <_svfiprintf_r+0x32>
 8006cda:	230c      	movs	r3, #12
 8006cdc:	9a03      	ldr	r2, [sp, #12]
 8006cde:	3801      	subs	r0, #1
 8006ce0:	6013      	str	r3, [r2, #0]
 8006ce2:	b021      	add	sp, #132	; 0x84
 8006ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ce6:	2340      	movs	r3, #64	; 0x40
 8006ce8:	617b      	str	r3, [r7, #20]
 8006cea:	2300      	movs	r3, #0
 8006cec:	ac08      	add	r4, sp, #32
 8006cee:	6163      	str	r3, [r4, #20]
 8006cf0:	3320      	adds	r3, #32
 8006cf2:	7663      	strb	r3, [r4, #25]
 8006cf4:	3310      	adds	r3, #16
 8006cf6:	76a3      	strb	r3, [r4, #26]
 8006cf8:	9507      	str	r5, [sp, #28]
 8006cfa:	0035      	movs	r5, r6
 8006cfc:	782b      	ldrb	r3, [r5, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <_svfiprintf_r+0x52>
 8006d02:	2b25      	cmp	r3, #37	; 0x25
 8006d04:	d147      	bne.n	8006d96 <_svfiprintf_r+0xe2>
 8006d06:	1bab      	subs	r3, r5, r6
 8006d08:	9305      	str	r3, [sp, #20]
 8006d0a:	42b5      	cmp	r5, r6
 8006d0c:	d00c      	beq.n	8006d28 <_svfiprintf_r+0x74>
 8006d0e:	0032      	movs	r2, r6
 8006d10:	0039      	movs	r1, r7
 8006d12:	9803      	ldr	r0, [sp, #12]
 8006d14:	f7ff ff6c 	bl	8006bf0 <__ssputs_r>
 8006d18:	1c43      	adds	r3, r0, #1
 8006d1a:	d100      	bne.n	8006d1e <_svfiprintf_r+0x6a>
 8006d1c:	e0ae      	b.n	8006e7c <_svfiprintf_r+0x1c8>
 8006d1e:	6962      	ldr	r2, [r4, #20]
 8006d20:	9b05      	ldr	r3, [sp, #20]
 8006d22:	4694      	mov	ip, r2
 8006d24:	4463      	add	r3, ip
 8006d26:	6163      	str	r3, [r4, #20]
 8006d28:	782b      	ldrb	r3, [r5, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d100      	bne.n	8006d30 <_svfiprintf_r+0x7c>
 8006d2e:	e0a5      	b.n	8006e7c <_svfiprintf_r+0x1c8>
 8006d30:	2201      	movs	r2, #1
 8006d32:	2300      	movs	r3, #0
 8006d34:	4252      	negs	r2, r2
 8006d36:	6062      	str	r2, [r4, #4]
 8006d38:	a904      	add	r1, sp, #16
 8006d3a:	3254      	adds	r2, #84	; 0x54
 8006d3c:	1852      	adds	r2, r2, r1
 8006d3e:	1c6e      	adds	r6, r5, #1
 8006d40:	6023      	str	r3, [r4, #0]
 8006d42:	60e3      	str	r3, [r4, #12]
 8006d44:	60a3      	str	r3, [r4, #8]
 8006d46:	7013      	strb	r3, [r2, #0]
 8006d48:	65a3      	str	r3, [r4, #88]	; 0x58
 8006d4a:	2205      	movs	r2, #5
 8006d4c:	7831      	ldrb	r1, [r6, #0]
 8006d4e:	4854      	ldr	r0, [pc, #336]	; (8006ea0 <_svfiprintf_r+0x1ec>)
 8006d50:	f000 fa34 	bl	80071bc <memchr>
 8006d54:	1c75      	adds	r5, r6, #1
 8006d56:	2800      	cmp	r0, #0
 8006d58:	d11f      	bne.n	8006d9a <_svfiprintf_r+0xe6>
 8006d5a:	6822      	ldr	r2, [r4, #0]
 8006d5c:	06d3      	lsls	r3, r2, #27
 8006d5e:	d504      	bpl.n	8006d6a <_svfiprintf_r+0xb6>
 8006d60:	2353      	movs	r3, #83	; 0x53
 8006d62:	a904      	add	r1, sp, #16
 8006d64:	185b      	adds	r3, r3, r1
 8006d66:	2120      	movs	r1, #32
 8006d68:	7019      	strb	r1, [r3, #0]
 8006d6a:	0713      	lsls	r3, r2, #28
 8006d6c:	d504      	bpl.n	8006d78 <_svfiprintf_r+0xc4>
 8006d6e:	2353      	movs	r3, #83	; 0x53
 8006d70:	a904      	add	r1, sp, #16
 8006d72:	185b      	adds	r3, r3, r1
 8006d74:	212b      	movs	r1, #43	; 0x2b
 8006d76:	7019      	strb	r1, [r3, #0]
 8006d78:	7833      	ldrb	r3, [r6, #0]
 8006d7a:	2b2a      	cmp	r3, #42	; 0x2a
 8006d7c:	d016      	beq.n	8006dac <_svfiprintf_r+0xf8>
 8006d7e:	0035      	movs	r5, r6
 8006d80:	2100      	movs	r1, #0
 8006d82:	200a      	movs	r0, #10
 8006d84:	68e3      	ldr	r3, [r4, #12]
 8006d86:	782a      	ldrb	r2, [r5, #0]
 8006d88:	1c6e      	adds	r6, r5, #1
 8006d8a:	3a30      	subs	r2, #48	; 0x30
 8006d8c:	2a09      	cmp	r2, #9
 8006d8e:	d94e      	bls.n	8006e2e <_svfiprintf_r+0x17a>
 8006d90:	2900      	cmp	r1, #0
 8006d92:	d111      	bne.n	8006db8 <_svfiprintf_r+0x104>
 8006d94:	e017      	b.n	8006dc6 <_svfiprintf_r+0x112>
 8006d96:	3501      	adds	r5, #1
 8006d98:	e7b0      	b.n	8006cfc <_svfiprintf_r+0x48>
 8006d9a:	4b41      	ldr	r3, [pc, #260]	; (8006ea0 <_svfiprintf_r+0x1ec>)
 8006d9c:	6822      	ldr	r2, [r4, #0]
 8006d9e:	1ac0      	subs	r0, r0, r3
 8006da0:	2301      	movs	r3, #1
 8006da2:	4083      	lsls	r3, r0
 8006da4:	4313      	orrs	r3, r2
 8006da6:	002e      	movs	r6, r5
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	e7ce      	b.n	8006d4a <_svfiprintf_r+0x96>
 8006dac:	9b07      	ldr	r3, [sp, #28]
 8006dae:	1d19      	adds	r1, r3, #4
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	9107      	str	r1, [sp, #28]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	db01      	blt.n	8006dbc <_svfiprintf_r+0x108>
 8006db8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006dba:	e004      	b.n	8006dc6 <_svfiprintf_r+0x112>
 8006dbc:	425b      	negs	r3, r3
 8006dbe:	60e3      	str	r3, [r4, #12]
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	6023      	str	r3, [r4, #0]
 8006dc6:	782b      	ldrb	r3, [r5, #0]
 8006dc8:	2b2e      	cmp	r3, #46	; 0x2e
 8006dca:	d10a      	bne.n	8006de2 <_svfiprintf_r+0x12e>
 8006dcc:	786b      	ldrb	r3, [r5, #1]
 8006dce:	2b2a      	cmp	r3, #42	; 0x2a
 8006dd0:	d135      	bne.n	8006e3e <_svfiprintf_r+0x18a>
 8006dd2:	9b07      	ldr	r3, [sp, #28]
 8006dd4:	3502      	adds	r5, #2
 8006dd6:	1d1a      	adds	r2, r3, #4
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	9207      	str	r2, [sp, #28]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	db2b      	blt.n	8006e38 <_svfiprintf_r+0x184>
 8006de0:	9309      	str	r3, [sp, #36]	; 0x24
 8006de2:	4e30      	ldr	r6, [pc, #192]	; (8006ea4 <_svfiprintf_r+0x1f0>)
 8006de4:	2203      	movs	r2, #3
 8006de6:	0030      	movs	r0, r6
 8006de8:	7829      	ldrb	r1, [r5, #0]
 8006dea:	f000 f9e7 	bl	80071bc <memchr>
 8006dee:	2800      	cmp	r0, #0
 8006df0:	d006      	beq.n	8006e00 <_svfiprintf_r+0x14c>
 8006df2:	2340      	movs	r3, #64	; 0x40
 8006df4:	1b80      	subs	r0, r0, r6
 8006df6:	4083      	lsls	r3, r0
 8006df8:	6822      	ldr	r2, [r4, #0]
 8006dfa:	3501      	adds	r5, #1
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	6023      	str	r3, [r4, #0]
 8006e00:	7829      	ldrb	r1, [r5, #0]
 8006e02:	2206      	movs	r2, #6
 8006e04:	4828      	ldr	r0, [pc, #160]	; (8006ea8 <_svfiprintf_r+0x1f4>)
 8006e06:	1c6e      	adds	r6, r5, #1
 8006e08:	7621      	strb	r1, [r4, #24]
 8006e0a:	f000 f9d7 	bl	80071bc <memchr>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d03c      	beq.n	8006e8c <_svfiprintf_r+0x1d8>
 8006e12:	4b26      	ldr	r3, [pc, #152]	; (8006eac <_svfiprintf_r+0x1f8>)
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d125      	bne.n	8006e64 <_svfiprintf_r+0x1b0>
 8006e18:	2207      	movs	r2, #7
 8006e1a:	9b07      	ldr	r3, [sp, #28]
 8006e1c:	3307      	adds	r3, #7
 8006e1e:	4393      	bics	r3, r2
 8006e20:	3308      	adds	r3, #8
 8006e22:	9307      	str	r3, [sp, #28]
 8006e24:	6963      	ldr	r3, [r4, #20]
 8006e26:	9a04      	ldr	r2, [sp, #16]
 8006e28:	189b      	adds	r3, r3, r2
 8006e2a:	6163      	str	r3, [r4, #20]
 8006e2c:	e765      	b.n	8006cfa <_svfiprintf_r+0x46>
 8006e2e:	4343      	muls	r3, r0
 8006e30:	0035      	movs	r5, r6
 8006e32:	2101      	movs	r1, #1
 8006e34:	189b      	adds	r3, r3, r2
 8006e36:	e7a6      	b.n	8006d86 <_svfiprintf_r+0xd2>
 8006e38:	2301      	movs	r3, #1
 8006e3a:	425b      	negs	r3, r3
 8006e3c:	e7d0      	b.n	8006de0 <_svfiprintf_r+0x12c>
 8006e3e:	2300      	movs	r3, #0
 8006e40:	200a      	movs	r0, #10
 8006e42:	001a      	movs	r2, r3
 8006e44:	3501      	adds	r5, #1
 8006e46:	6063      	str	r3, [r4, #4]
 8006e48:	7829      	ldrb	r1, [r5, #0]
 8006e4a:	1c6e      	adds	r6, r5, #1
 8006e4c:	3930      	subs	r1, #48	; 0x30
 8006e4e:	2909      	cmp	r1, #9
 8006e50:	d903      	bls.n	8006e5a <_svfiprintf_r+0x1a6>
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d0c5      	beq.n	8006de2 <_svfiprintf_r+0x12e>
 8006e56:	9209      	str	r2, [sp, #36]	; 0x24
 8006e58:	e7c3      	b.n	8006de2 <_svfiprintf_r+0x12e>
 8006e5a:	4342      	muls	r2, r0
 8006e5c:	0035      	movs	r5, r6
 8006e5e:	2301      	movs	r3, #1
 8006e60:	1852      	adds	r2, r2, r1
 8006e62:	e7f1      	b.n	8006e48 <_svfiprintf_r+0x194>
 8006e64:	ab07      	add	r3, sp, #28
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	003a      	movs	r2, r7
 8006e6a:	0021      	movs	r1, r4
 8006e6c:	4b10      	ldr	r3, [pc, #64]	; (8006eb0 <_svfiprintf_r+0x1fc>)
 8006e6e:	9803      	ldr	r0, [sp, #12]
 8006e70:	e000      	b.n	8006e74 <_svfiprintf_r+0x1c0>
 8006e72:	bf00      	nop
 8006e74:	9004      	str	r0, [sp, #16]
 8006e76:	9b04      	ldr	r3, [sp, #16]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	d1d3      	bne.n	8006e24 <_svfiprintf_r+0x170>
 8006e7c:	89bb      	ldrh	r3, [r7, #12]
 8006e7e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006e80:	065b      	lsls	r3, r3, #25
 8006e82:	d400      	bmi.n	8006e86 <_svfiprintf_r+0x1d2>
 8006e84:	e72d      	b.n	8006ce2 <_svfiprintf_r+0x2e>
 8006e86:	2001      	movs	r0, #1
 8006e88:	4240      	negs	r0, r0
 8006e8a:	e72a      	b.n	8006ce2 <_svfiprintf_r+0x2e>
 8006e8c:	ab07      	add	r3, sp, #28
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	003a      	movs	r2, r7
 8006e92:	0021      	movs	r1, r4
 8006e94:	4b06      	ldr	r3, [pc, #24]	; (8006eb0 <_svfiprintf_r+0x1fc>)
 8006e96:	9803      	ldr	r0, [sp, #12]
 8006e98:	f000 f87c 	bl	8006f94 <_printf_i>
 8006e9c:	e7ea      	b.n	8006e74 <_svfiprintf_r+0x1c0>
 8006e9e:	46c0      	nop			; (mov r8, r8)
 8006ea0:	08007698 	.word	0x08007698
 8006ea4:	0800769e 	.word	0x0800769e
 8006ea8:	080076a2 	.word	0x080076a2
 8006eac:	00000000 	.word	0x00000000
 8006eb0:	08006bf1 	.word	0x08006bf1

08006eb4 <_printf_common>:
 8006eb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eb6:	0015      	movs	r5, r2
 8006eb8:	9301      	str	r3, [sp, #4]
 8006eba:	688a      	ldr	r2, [r1, #8]
 8006ebc:	690b      	ldr	r3, [r1, #16]
 8006ebe:	000c      	movs	r4, r1
 8006ec0:	9000      	str	r0, [sp, #0]
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	da00      	bge.n	8006ec8 <_printf_common+0x14>
 8006ec6:	0013      	movs	r3, r2
 8006ec8:	0022      	movs	r2, r4
 8006eca:	602b      	str	r3, [r5, #0]
 8006ecc:	3243      	adds	r2, #67	; 0x43
 8006ece:	7812      	ldrb	r2, [r2, #0]
 8006ed0:	2a00      	cmp	r2, #0
 8006ed2:	d001      	beq.n	8006ed8 <_printf_common+0x24>
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	602b      	str	r3, [r5, #0]
 8006ed8:	6823      	ldr	r3, [r4, #0]
 8006eda:	069b      	lsls	r3, r3, #26
 8006edc:	d502      	bpl.n	8006ee4 <_printf_common+0x30>
 8006ede:	682b      	ldr	r3, [r5, #0]
 8006ee0:	3302      	adds	r3, #2
 8006ee2:	602b      	str	r3, [r5, #0]
 8006ee4:	6822      	ldr	r2, [r4, #0]
 8006ee6:	2306      	movs	r3, #6
 8006ee8:	0017      	movs	r7, r2
 8006eea:	401f      	ands	r7, r3
 8006eec:	421a      	tst	r2, r3
 8006eee:	d027      	beq.n	8006f40 <_printf_common+0x8c>
 8006ef0:	0023      	movs	r3, r4
 8006ef2:	3343      	adds	r3, #67	; 0x43
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	1e5a      	subs	r2, r3, #1
 8006ef8:	4193      	sbcs	r3, r2
 8006efa:	6822      	ldr	r2, [r4, #0]
 8006efc:	0692      	lsls	r2, r2, #26
 8006efe:	d430      	bmi.n	8006f62 <_printf_common+0xae>
 8006f00:	0022      	movs	r2, r4
 8006f02:	9901      	ldr	r1, [sp, #4]
 8006f04:	9800      	ldr	r0, [sp, #0]
 8006f06:	9e08      	ldr	r6, [sp, #32]
 8006f08:	3243      	adds	r2, #67	; 0x43
 8006f0a:	47b0      	blx	r6
 8006f0c:	1c43      	adds	r3, r0, #1
 8006f0e:	d025      	beq.n	8006f5c <_printf_common+0xa8>
 8006f10:	2306      	movs	r3, #6
 8006f12:	6820      	ldr	r0, [r4, #0]
 8006f14:	682a      	ldr	r2, [r5, #0]
 8006f16:	68e1      	ldr	r1, [r4, #12]
 8006f18:	2500      	movs	r5, #0
 8006f1a:	4003      	ands	r3, r0
 8006f1c:	2b04      	cmp	r3, #4
 8006f1e:	d103      	bne.n	8006f28 <_printf_common+0x74>
 8006f20:	1a8d      	subs	r5, r1, r2
 8006f22:	43eb      	mvns	r3, r5
 8006f24:	17db      	asrs	r3, r3, #31
 8006f26:	401d      	ands	r5, r3
 8006f28:	68a3      	ldr	r3, [r4, #8]
 8006f2a:	6922      	ldr	r2, [r4, #16]
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	dd01      	ble.n	8006f34 <_printf_common+0x80>
 8006f30:	1a9b      	subs	r3, r3, r2
 8006f32:	18ed      	adds	r5, r5, r3
 8006f34:	2700      	movs	r7, #0
 8006f36:	42bd      	cmp	r5, r7
 8006f38:	d120      	bne.n	8006f7c <_printf_common+0xc8>
 8006f3a:	2000      	movs	r0, #0
 8006f3c:	e010      	b.n	8006f60 <_printf_common+0xac>
 8006f3e:	3701      	adds	r7, #1
 8006f40:	68e3      	ldr	r3, [r4, #12]
 8006f42:	682a      	ldr	r2, [r5, #0]
 8006f44:	1a9b      	subs	r3, r3, r2
 8006f46:	42bb      	cmp	r3, r7
 8006f48:	ddd2      	ble.n	8006ef0 <_printf_common+0x3c>
 8006f4a:	0022      	movs	r2, r4
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	9901      	ldr	r1, [sp, #4]
 8006f50:	9800      	ldr	r0, [sp, #0]
 8006f52:	9e08      	ldr	r6, [sp, #32]
 8006f54:	3219      	adds	r2, #25
 8006f56:	47b0      	blx	r6
 8006f58:	1c43      	adds	r3, r0, #1
 8006f5a:	d1f0      	bne.n	8006f3e <_printf_common+0x8a>
 8006f5c:	2001      	movs	r0, #1
 8006f5e:	4240      	negs	r0, r0
 8006f60:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f62:	2030      	movs	r0, #48	; 0x30
 8006f64:	18e1      	adds	r1, r4, r3
 8006f66:	3143      	adds	r1, #67	; 0x43
 8006f68:	7008      	strb	r0, [r1, #0]
 8006f6a:	0021      	movs	r1, r4
 8006f6c:	1c5a      	adds	r2, r3, #1
 8006f6e:	3145      	adds	r1, #69	; 0x45
 8006f70:	7809      	ldrb	r1, [r1, #0]
 8006f72:	18a2      	adds	r2, r4, r2
 8006f74:	3243      	adds	r2, #67	; 0x43
 8006f76:	3302      	adds	r3, #2
 8006f78:	7011      	strb	r1, [r2, #0]
 8006f7a:	e7c1      	b.n	8006f00 <_printf_common+0x4c>
 8006f7c:	0022      	movs	r2, r4
 8006f7e:	2301      	movs	r3, #1
 8006f80:	9901      	ldr	r1, [sp, #4]
 8006f82:	9800      	ldr	r0, [sp, #0]
 8006f84:	9e08      	ldr	r6, [sp, #32]
 8006f86:	321a      	adds	r2, #26
 8006f88:	47b0      	blx	r6
 8006f8a:	1c43      	adds	r3, r0, #1
 8006f8c:	d0e6      	beq.n	8006f5c <_printf_common+0xa8>
 8006f8e:	3701      	adds	r7, #1
 8006f90:	e7d1      	b.n	8006f36 <_printf_common+0x82>
	...

08006f94 <_printf_i>:
 8006f94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f96:	b08b      	sub	sp, #44	; 0x2c
 8006f98:	9206      	str	r2, [sp, #24]
 8006f9a:	000a      	movs	r2, r1
 8006f9c:	3243      	adds	r2, #67	; 0x43
 8006f9e:	9307      	str	r3, [sp, #28]
 8006fa0:	9005      	str	r0, [sp, #20]
 8006fa2:	9204      	str	r2, [sp, #16]
 8006fa4:	7e0a      	ldrb	r2, [r1, #24]
 8006fa6:	000c      	movs	r4, r1
 8006fa8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006faa:	2a78      	cmp	r2, #120	; 0x78
 8006fac:	d807      	bhi.n	8006fbe <_printf_i+0x2a>
 8006fae:	2a62      	cmp	r2, #98	; 0x62
 8006fb0:	d809      	bhi.n	8006fc6 <_printf_i+0x32>
 8006fb2:	2a00      	cmp	r2, #0
 8006fb4:	d100      	bne.n	8006fb8 <_printf_i+0x24>
 8006fb6:	e0c1      	b.n	800713c <_printf_i+0x1a8>
 8006fb8:	2a58      	cmp	r2, #88	; 0x58
 8006fba:	d100      	bne.n	8006fbe <_printf_i+0x2a>
 8006fbc:	e08c      	b.n	80070d8 <_printf_i+0x144>
 8006fbe:	0026      	movs	r6, r4
 8006fc0:	3642      	adds	r6, #66	; 0x42
 8006fc2:	7032      	strb	r2, [r6, #0]
 8006fc4:	e022      	b.n	800700c <_printf_i+0x78>
 8006fc6:	0010      	movs	r0, r2
 8006fc8:	3863      	subs	r0, #99	; 0x63
 8006fca:	2815      	cmp	r0, #21
 8006fcc:	d8f7      	bhi.n	8006fbe <_printf_i+0x2a>
 8006fce:	f7f9 f897 	bl	8000100 <__gnu_thumb1_case_shi>
 8006fd2:	0016      	.short	0x0016
 8006fd4:	fff6001f 	.word	0xfff6001f
 8006fd8:	fff6fff6 	.word	0xfff6fff6
 8006fdc:	001ffff6 	.word	0x001ffff6
 8006fe0:	fff6fff6 	.word	0xfff6fff6
 8006fe4:	fff6fff6 	.word	0xfff6fff6
 8006fe8:	003600a8 	.word	0x003600a8
 8006fec:	fff6009a 	.word	0xfff6009a
 8006ff0:	00b9fff6 	.word	0x00b9fff6
 8006ff4:	0036fff6 	.word	0x0036fff6
 8006ff8:	fff6fff6 	.word	0xfff6fff6
 8006ffc:	009e      	.short	0x009e
 8006ffe:	0026      	movs	r6, r4
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	3642      	adds	r6, #66	; 0x42
 8007004:	1d11      	adds	r1, r2, #4
 8007006:	6019      	str	r1, [r3, #0]
 8007008:	6813      	ldr	r3, [r2, #0]
 800700a:	7033      	strb	r3, [r6, #0]
 800700c:	2301      	movs	r3, #1
 800700e:	e0a7      	b.n	8007160 <_printf_i+0x1cc>
 8007010:	6808      	ldr	r0, [r1, #0]
 8007012:	6819      	ldr	r1, [r3, #0]
 8007014:	1d0a      	adds	r2, r1, #4
 8007016:	0605      	lsls	r5, r0, #24
 8007018:	d50b      	bpl.n	8007032 <_printf_i+0x9e>
 800701a:	680d      	ldr	r5, [r1, #0]
 800701c:	601a      	str	r2, [r3, #0]
 800701e:	2d00      	cmp	r5, #0
 8007020:	da03      	bge.n	800702a <_printf_i+0x96>
 8007022:	232d      	movs	r3, #45	; 0x2d
 8007024:	9a04      	ldr	r2, [sp, #16]
 8007026:	426d      	negs	r5, r5
 8007028:	7013      	strb	r3, [r2, #0]
 800702a:	4b61      	ldr	r3, [pc, #388]	; (80071b0 <_printf_i+0x21c>)
 800702c:	270a      	movs	r7, #10
 800702e:	9303      	str	r3, [sp, #12]
 8007030:	e01b      	b.n	800706a <_printf_i+0xd6>
 8007032:	680d      	ldr	r5, [r1, #0]
 8007034:	601a      	str	r2, [r3, #0]
 8007036:	0641      	lsls	r1, r0, #25
 8007038:	d5f1      	bpl.n	800701e <_printf_i+0x8a>
 800703a:	b22d      	sxth	r5, r5
 800703c:	e7ef      	b.n	800701e <_printf_i+0x8a>
 800703e:	680d      	ldr	r5, [r1, #0]
 8007040:	6819      	ldr	r1, [r3, #0]
 8007042:	1d08      	adds	r0, r1, #4
 8007044:	6018      	str	r0, [r3, #0]
 8007046:	062e      	lsls	r6, r5, #24
 8007048:	d501      	bpl.n	800704e <_printf_i+0xba>
 800704a:	680d      	ldr	r5, [r1, #0]
 800704c:	e003      	b.n	8007056 <_printf_i+0xc2>
 800704e:	066d      	lsls	r5, r5, #25
 8007050:	d5fb      	bpl.n	800704a <_printf_i+0xb6>
 8007052:	680d      	ldr	r5, [r1, #0]
 8007054:	b2ad      	uxth	r5, r5
 8007056:	4b56      	ldr	r3, [pc, #344]	; (80071b0 <_printf_i+0x21c>)
 8007058:	2708      	movs	r7, #8
 800705a:	9303      	str	r3, [sp, #12]
 800705c:	2a6f      	cmp	r2, #111	; 0x6f
 800705e:	d000      	beq.n	8007062 <_printf_i+0xce>
 8007060:	3702      	adds	r7, #2
 8007062:	0023      	movs	r3, r4
 8007064:	2200      	movs	r2, #0
 8007066:	3343      	adds	r3, #67	; 0x43
 8007068:	701a      	strb	r2, [r3, #0]
 800706a:	6863      	ldr	r3, [r4, #4]
 800706c:	60a3      	str	r3, [r4, #8]
 800706e:	2b00      	cmp	r3, #0
 8007070:	db03      	blt.n	800707a <_printf_i+0xe6>
 8007072:	2204      	movs	r2, #4
 8007074:	6821      	ldr	r1, [r4, #0]
 8007076:	4391      	bics	r1, r2
 8007078:	6021      	str	r1, [r4, #0]
 800707a:	2d00      	cmp	r5, #0
 800707c:	d102      	bne.n	8007084 <_printf_i+0xf0>
 800707e:	9e04      	ldr	r6, [sp, #16]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00c      	beq.n	800709e <_printf_i+0x10a>
 8007084:	9e04      	ldr	r6, [sp, #16]
 8007086:	0028      	movs	r0, r5
 8007088:	0039      	movs	r1, r7
 800708a:	f7f9 f8c9 	bl	8000220 <__aeabi_uidivmod>
 800708e:	9b03      	ldr	r3, [sp, #12]
 8007090:	3e01      	subs	r6, #1
 8007092:	5c5b      	ldrb	r3, [r3, r1]
 8007094:	7033      	strb	r3, [r6, #0]
 8007096:	002b      	movs	r3, r5
 8007098:	0005      	movs	r5, r0
 800709a:	429f      	cmp	r7, r3
 800709c:	d9f3      	bls.n	8007086 <_printf_i+0xf2>
 800709e:	2f08      	cmp	r7, #8
 80070a0:	d109      	bne.n	80070b6 <_printf_i+0x122>
 80070a2:	6823      	ldr	r3, [r4, #0]
 80070a4:	07db      	lsls	r3, r3, #31
 80070a6:	d506      	bpl.n	80070b6 <_printf_i+0x122>
 80070a8:	6863      	ldr	r3, [r4, #4]
 80070aa:	6922      	ldr	r2, [r4, #16]
 80070ac:	4293      	cmp	r3, r2
 80070ae:	dc02      	bgt.n	80070b6 <_printf_i+0x122>
 80070b0:	2330      	movs	r3, #48	; 0x30
 80070b2:	3e01      	subs	r6, #1
 80070b4:	7033      	strb	r3, [r6, #0]
 80070b6:	9b04      	ldr	r3, [sp, #16]
 80070b8:	1b9b      	subs	r3, r3, r6
 80070ba:	6123      	str	r3, [r4, #16]
 80070bc:	9b07      	ldr	r3, [sp, #28]
 80070be:	0021      	movs	r1, r4
 80070c0:	9300      	str	r3, [sp, #0]
 80070c2:	9805      	ldr	r0, [sp, #20]
 80070c4:	9b06      	ldr	r3, [sp, #24]
 80070c6:	aa09      	add	r2, sp, #36	; 0x24
 80070c8:	f7ff fef4 	bl	8006eb4 <_printf_common>
 80070cc:	1c43      	adds	r3, r0, #1
 80070ce:	d14c      	bne.n	800716a <_printf_i+0x1d6>
 80070d0:	2001      	movs	r0, #1
 80070d2:	4240      	negs	r0, r0
 80070d4:	b00b      	add	sp, #44	; 0x2c
 80070d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070d8:	3145      	adds	r1, #69	; 0x45
 80070da:	700a      	strb	r2, [r1, #0]
 80070dc:	4a34      	ldr	r2, [pc, #208]	; (80071b0 <_printf_i+0x21c>)
 80070de:	9203      	str	r2, [sp, #12]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	6821      	ldr	r1, [r4, #0]
 80070e4:	ca20      	ldmia	r2!, {r5}
 80070e6:	601a      	str	r2, [r3, #0]
 80070e8:	0608      	lsls	r0, r1, #24
 80070ea:	d516      	bpl.n	800711a <_printf_i+0x186>
 80070ec:	07cb      	lsls	r3, r1, #31
 80070ee:	d502      	bpl.n	80070f6 <_printf_i+0x162>
 80070f0:	2320      	movs	r3, #32
 80070f2:	4319      	orrs	r1, r3
 80070f4:	6021      	str	r1, [r4, #0]
 80070f6:	2710      	movs	r7, #16
 80070f8:	2d00      	cmp	r5, #0
 80070fa:	d1b2      	bne.n	8007062 <_printf_i+0xce>
 80070fc:	2320      	movs	r3, #32
 80070fe:	6822      	ldr	r2, [r4, #0]
 8007100:	439a      	bics	r2, r3
 8007102:	6022      	str	r2, [r4, #0]
 8007104:	e7ad      	b.n	8007062 <_printf_i+0xce>
 8007106:	2220      	movs	r2, #32
 8007108:	6809      	ldr	r1, [r1, #0]
 800710a:	430a      	orrs	r2, r1
 800710c:	6022      	str	r2, [r4, #0]
 800710e:	0022      	movs	r2, r4
 8007110:	2178      	movs	r1, #120	; 0x78
 8007112:	3245      	adds	r2, #69	; 0x45
 8007114:	7011      	strb	r1, [r2, #0]
 8007116:	4a27      	ldr	r2, [pc, #156]	; (80071b4 <_printf_i+0x220>)
 8007118:	e7e1      	b.n	80070de <_printf_i+0x14a>
 800711a:	0648      	lsls	r0, r1, #25
 800711c:	d5e6      	bpl.n	80070ec <_printf_i+0x158>
 800711e:	b2ad      	uxth	r5, r5
 8007120:	e7e4      	b.n	80070ec <_printf_i+0x158>
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	680d      	ldr	r5, [r1, #0]
 8007126:	1d10      	adds	r0, r2, #4
 8007128:	6949      	ldr	r1, [r1, #20]
 800712a:	6018      	str	r0, [r3, #0]
 800712c:	6813      	ldr	r3, [r2, #0]
 800712e:	062e      	lsls	r6, r5, #24
 8007130:	d501      	bpl.n	8007136 <_printf_i+0x1a2>
 8007132:	6019      	str	r1, [r3, #0]
 8007134:	e002      	b.n	800713c <_printf_i+0x1a8>
 8007136:	066d      	lsls	r5, r5, #25
 8007138:	d5fb      	bpl.n	8007132 <_printf_i+0x19e>
 800713a:	8019      	strh	r1, [r3, #0]
 800713c:	2300      	movs	r3, #0
 800713e:	9e04      	ldr	r6, [sp, #16]
 8007140:	6123      	str	r3, [r4, #16]
 8007142:	e7bb      	b.n	80070bc <_printf_i+0x128>
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	1d11      	adds	r1, r2, #4
 8007148:	6019      	str	r1, [r3, #0]
 800714a:	6816      	ldr	r6, [r2, #0]
 800714c:	2100      	movs	r1, #0
 800714e:	0030      	movs	r0, r6
 8007150:	6862      	ldr	r2, [r4, #4]
 8007152:	f000 f833 	bl	80071bc <memchr>
 8007156:	2800      	cmp	r0, #0
 8007158:	d001      	beq.n	800715e <_printf_i+0x1ca>
 800715a:	1b80      	subs	r0, r0, r6
 800715c:	6060      	str	r0, [r4, #4]
 800715e:	6863      	ldr	r3, [r4, #4]
 8007160:	6123      	str	r3, [r4, #16]
 8007162:	2300      	movs	r3, #0
 8007164:	9a04      	ldr	r2, [sp, #16]
 8007166:	7013      	strb	r3, [r2, #0]
 8007168:	e7a8      	b.n	80070bc <_printf_i+0x128>
 800716a:	6923      	ldr	r3, [r4, #16]
 800716c:	0032      	movs	r2, r6
 800716e:	9906      	ldr	r1, [sp, #24]
 8007170:	9805      	ldr	r0, [sp, #20]
 8007172:	9d07      	ldr	r5, [sp, #28]
 8007174:	47a8      	blx	r5
 8007176:	1c43      	adds	r3, r0, #1
 8007178:	d0aa      	beq.n	80070d0 <_printf_i+0x13c>
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	079b      	lsls	r3, r3, #30
 800717e:	d415      	bmi.n	80071ac <_printf_i+0x218>
 8007180:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007182:	68e0      	ldr	r0, [r4, #12]
 8007184:	4298      	cmp	r0, r3
 8007186:	daa5      	bge.n	80070d4 <_printf_i+0x140>
 8007188:	0018      	movs	r0, r3
 800718a:	e7a3      	b.n	80070d4 <_printf_i+0x140>
 800718c:	0022      	movs	r2, r4
 800718e:	2301      	movs	r3, #1
 8007190:	9906      	ldr	r1, [sp, #24]
 8007192:	9805      	ldr	r0, [sp, #20]
 8007194:	9e07      	ldr	r6, [sp, #28]
 8007196:	3219      	adds	r2, #25
 8007198:	47b0      	blx	r6
 800719a:	1c43      	adds	r3, r0, #1
 800719c:	d098      	beq.n	80070d0 <_printf_i+0x13c>
 800719e:	3501      	adds	r5, #1
 80071a0:	68e3      	ldr	r3, [r4, #12]
 80071a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071a4:	1a9b      	subs	r3, r3, r2
 80071a6:	42ab      	cmp	r3, r5
 80071a8:	dcf0      	bgt.n	800718c <_printf_i+0x1f8>
 80071aa:	e7e9      	b.n	8007180 <_printf_i+0x1ec>
 80071ac:	2500      	movs	r5, #0
 80071ae:	e7f7      	b.n	80071a0 <_printf_i+0x20c>
 80071b0:	080076a9 	.word	0x080076a9
 80071b4:	080076ba 	.word	0x080076ba

080071b8 <__retarget_lock_acquire_recursive>:
 80071b8:	4770      	bx	lr

080071ba <__retarget_lock_release_recursive>:
 80071ba:	4770      	bx	lr

080071bc <memchr>:
 80071bc:	b2c9      	uxtb	r1, r1
 80071be:	1882      	adds	r2, r0, r2
 80071c0:	4290      	cmp	r0, r2
 80071c2:	d101      	bne.n	80071c8 <memchr+0xc>
 80071c4:	2000      	movs	r0, #0
 80071c6:	4770      	bx	lr
 80071c8:	7803      	ldrb	r3, [r0, #0]
 80071ca:	428b      	cmp	r3, r1
 80071cc:	d0fb      	beq.n	80071c6 <memchr+0xa>
 80071ce:	3001      	adds	r0, #1
 80071d0:	e7f6      	b.n	80071c0 <memchr+0x4>

080071d2 <memcpy>:
 80071d2:	2300      	movs	r3, #0
 80071d4:	b510      	push	{r4, lr}
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d100      	bne.n	80071dc <memcpy+0xa>
 80071da:	bd10      	pop	{r4, pc}
 80071dc:	5ccc      	ldrb	r4, [r1, r3]
 80071de:	54c4      	strb	r4, [r0, r3]
 80071e0:	3301      	adds	r3, #1
 80071e2:	e7f8      	b.n	80071d6 <memcpy+0x4>

080071e4 <memmove>:
 80071e4:	b510      	push	{r4, lr}
 80071e6:	4288      	cmp	r0, r1
 80071e8:	d902      	bls.n	80071f0 <memmove+0xc>
 80071ea:	188b      	adds	r3, r1, r2
 80071ec:	4298      	cmp	r0, r3
 80071ee:	d303      	bcc.n	80071f8 <memmove+0x14>
 80071f0:	2300      	movs	r3, #0
 80071f2:	e007      	b.n	8007204 <memmove+0x20>
 80071f4:	5c8b      	ldrb	r3, [r1, r2]
 80071f6:	5483      	strb	r3, [r0, r2]
 80071f8:	3a01      	subs	r2, #1
 80071fa:	d2fb      	bcs.n	80071f4 <memmove+0x10>
 80071fc:	bd10      	pop	{r4, pc}
 80071fe:	5ccc      	ldrb	r4, [r1, r3]
 8007200:	54c4      	strb	r4, [r0, r3]
 8007202:	3301      	adds	r3, #1
 8007204:	429a      	cmp	r2, r3
 8007206:	d1fa      	bne.n	80071fe <memmove+0x1a>
 8007208:	e7f8      	b.n	80071fc <memmove+0x18>

0800720a <_realloc_r>:
 800720a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800720c:	0007      	movs	r7, r0
 800720e:	000e      	movs	r6, r1
 8007210:	0014      	movs	r4, r2
 8007212:	2900      	cmp	r1, #0
 8007214:	d105      	bne.n	8007222 <_realloc_r+0x18>
 8007216:	0011      	movs	r1, r2
 8007218:	f7ff fc20 	bl	8006a5c <_malloc_r>
 800721c:	0005      	movs	r5, r0
 800721e:	0028      	movs	r0, r5
 8007220:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007222:	2a00      	cmp	r2, #0
 8007224:	d103      	bne.n	800722e <_realloc_r+0x24>
 8007226:	f7ff fbad 	bl	8006984 <_free_r>
 800722a:	0025      	movs	r5, r4
 800722c:	e7f7      	b.n	800721e <_realloc_r+0x14>
 800722e:	f000 f81b 	bl	8007268 <_malloc_usable_size_r>
 8007232:	9001      	str	r0, [sp, #4]
 8007234:	4284      	cmp	r4, r0
 8007236:	d803      	bhi.n	8007240 <_realloc_r+0x36>
 8007238:	0035      	movs	r5, r6
 800723a:	0843      	lsrs	r3, r0, #1
 800723c:	42a3      	cmp	r3, r4
 800723e:	d3ee      	bcc.n	800721e <_realloc_r+0x14>
 8007240:	0021      	movs	r1, r4
 8007242:	0038      	movs	r0, r7
 8007244:	f7ff fc0a 	bl	8006a5c <_malloc_r>
 8007248:	1e05      	subs	r5, r0, #0
 800724a:	d0e8      	beq.n	800721e <_realloc_r+0x14>
 800724c:	9b01      	ldr	r3, [sp, #4]
 800724e:	0022      	movs	r2, r4
 8007250:	429c      	cmp	r4, r3
 8007252:	d900      	bls.n	8007256 <_realloc_r+0x4c>
 8007254:	001a      	movs	r2, r3
 8007256:	0031      	movs	r1, r6
 8007258:	0028      	movs	r0, r5
 800725a:	f7ff ffba 	bl	80071d2 <memcpy>
 800725e:	0031      	movs	r1, r6
 8007260:	0038      	movs	r0, r7
 8007262:	f7ff fb8f 	bl	8006984 <_free_r>
 8007266:	e7da      	b.n	800721e <_realloc_r+0x14>

08007268 <_malloc_usable_size_r>:
 8007268:	1f0b      	subs	r3, r1, #4
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	1f18      	subs	r0, r3, #4
 800726e:	2b00      	cmp	r3, #0
 8007270:	da01      	bge.n	8007276 <_malloc_usable_size_r+0xe>
 8007272:	580b      	ldr	r3, [r1, r0]
 8007274:	18c0      	adds	r0, r0, r3
 8007276:	4770      	bx	lr

08007278 <sqrtf>:
 8007278:	b570      	push	{r4, r5, r6, lr}
 800727a:	1c05      	adds	r5, r0, #0
 800727c:	f000 f818 	bl	80072b0 <__ieee754_sqrtf>
 8007280:	1c29      	adds	r1, r5, #0
 8007282:	1c04      	adds	r4, r0, #0
 8007284:	1c28      	adds	r0, r5, #0
 8007286:	f7f9 ff47 	bl	8001118 <__aeabi_fcmpun>
 800728a:	2800      	cmp	r0, #0
 800728c:	d10e      	bne.n	80072ac <sqrtf+0x34>
 800728e:	2100      	movs	r1, #0
 8007290:	1c28      	adds	r0, r5, #0
 8007292:	f7f9 f8c7 	bl	8000424 <__aeabi_fcmplt>
 8007296:	2800      	cmp	r0, #0
 8007298:	d008      	beq.n	80072ac <sqrtf+0x34>
 800729a:	f7ff fb2d 	bl	80068f8 <__errno>
 800729e:	2321      	movs	r3, #33	; 0x21
 80072a0:	2100      	movs	r1, #0
 80072a2:	6003      	str	r3, [r0, #0]
 80072a4:	1c08      	adds	r0, r1, #0
 80072a6:	f7f9 fa9b 	bl	80007e0 <__aeabi_fdiv>
 80072aa:	1c04      	adds	r4, r0, #0
 80072ac:	1c20      	adds	r0, r4, #0
 80072ae:	bd70      	pop	{r4, r5, r6, pc}

080072b0 <__ieee754_sqrtf>:
 80072b0:	0042      	lsls	r2, r0, #1
 80072b2:	0003      	movs	r3, r0
 80072b4:	b570      	push	{r4, r5, r6, lr}
 80072b6:	1c04      	adds	r4, r0, #0
 80072b8:	20ff      	movs	r0, #255	; 0xff
 80072ba:	0852      	lsrs	r2, r2, #1
 80072bc:	05c0      	lsls	r0, r0, #23
 80072be:	4282      	cmp	r2, r0
 80072c0:	d30a      	bcc.n	80072d8 <__ieee754_sqrtf+0x28>
 80072c2:	1c21      	adds	r1, r4, #0
 80072c4:	1c20      	adds	r0, r4, #0
 80072c6:	f7f9 fc53 	bl	8000b70 <__aeabi_fmul>
 80072ca:	1c01      	adds	r1, r0, #0
 80072cc:	1c20      	adds	r0, r4, #0
 80072ce:	f7f9 f8e9 	bl	80004a4 <__aeabi_fadd>
 80072d2:	1c04      	adds	r4, r0, #0
 80072d4:	1c20      	adds	r0, r4, #0
 80072d6:	bd70      	pop	{r4, r5, r6, pc}
 80072d8:	2a00      	cmp	r2, #0
 80072da:	d0fb      	beq.n	80072d4 <__ieee754_sqrtf+0x24>
 80072dc:	2c00      	cmp	r4, #0
 80072de:	da07      	bge.n	80072f0 <__ieee754_sqrtf+0x40>
 80072e0:	1c21      	adds	r1, r4, #0
 80072e2:	1c20      	adds	r0, r4, #0
 80072e4:	f7f9 fd6a 	bl	8000dbc <__aeabi_fsub>
 80072e8:	1c01      	adds	r1, r0, #0
 80072ea:	f7f9 fa79 	bl	80007e0 <__aeabi_fdiv>
 80072ee:	e7f0      	b.n	80072d2 <__ieee754_sqrtf+0x22>
 80072f0:	0022      	movs	r2, r4
 80072f2:	15e1      	asrs	r1, r4, #23
 80072f4:	4002      	ands	r2, r0
 80072f6:	4204      	tst	r4, r0
 80072f8:	d02e      	beq.n	8007358 <__ieee754_sqrtf+0xa8>
 80072fa:	2280      	movs	r2, #128	; 0x80
 80072fc:	000c      	movs	r4, r1
 80072fe:	025b      	lsls	r3, r3, #9
 8007300:	0a5b      	lsrs	r3, r3, #9
 8007302:	0412      	lsls	r2, r2, #16
 8007304:	3c7f      	subs	r4, #127	; 0x7f
 8007306:	4313      	orrs	r3, r2
 8007308:	07ca      	lsls	r2, r1, #31
 800730a:	d400      	bmi.n	800730e <__ieee754_sqrtf+0x5e>
 800730c:	005b      	lsls	r3, r3, #1
 800730e:	2200      	movs	r2, #0
 8007310:	2180      	movs	r1, #128	; 0x80
 8007312:	2019      	movs	r0, #25
 8007314:	0016      	movs	r6, r2
 8007316:	1064      	asrs	r4, r4, #1
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	0449      	lsls	r1, r1, #17
 800731c:	1875      	adds	r5, r6, r1
 800731e:	429d      	cmp	r5, r3
 8007320:	dc02      	bgt.n	8007328 <__ieee754_sqrtf+0x78>
 8007322:	186e      	adds	r6, r5, r1
 8007324:	1b5b      	subs	r3, r3, r5
 8007326:	1852      	adds	r2, r2, r1
 8007328:	3801      	subs	r0, #1
 800732a:	005b      	lsls	r3, r3, #1
 800732c:	0849      	lsrs	r1, r1, #1
 800732e:	2800      	cmp	r0, #0
 8007330:	d1f4      	bne.n	800731c <__ieee754_sqrtf+0x6c>
 8007332:	2b00      	cmp	r3, #0
 8007334:	d002      	beq.n	800733c <__ieee754_sqrtf+0x8c>
 8007336:	2301      	movs	r3, #1
 8007338:	3201      	adds	r2, #1
 800733a:	439a      	bics	r2, r3
 800733c:	23fc      	movs	r3, #252	; 0xfc
 800733e:	1052      	asrs	r2, r2, #1
 8007340:	059b      	lsls	r3, r3, #22
 8007342:	18d2      	adds	r2, r2, r3
 8007344:	05e4      	lsls	r4, r4, #23
 8007346:	18a4      	adds	r4, r4, r2
 8007348:	e7c4      	b.n	80072d4 <__ieee754_sqrtf+0x24>
 800734a:	005b      	lsls	r3, r3, #1
 800734c:	3201      	adds	r2, #1
 800734e:	4203      	tst	r3, r0
 8007350:	d0fb      	beq.n	800734a <__ieee754_sqrtf+0x9a>
 8007352:	3a01      	subs	r2, #1
 8007354:	1a89      	subs	r1, r1, r2
 8007356:	e7d0      	b.n	80072fa <__ieee754_sqrtf+0x4a>
 8007358:	2080      	movs	r0, #128	; 0x80
 800735a:	0400      	lsls	r0, r0, #16
 800735c:	e7f7      	b.n	800734e <__ieee754_sqrtf+0x9e>
	...

08007360 <_init>:
 8007360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007362:	46c0      	nop			; (mov r8, r8)
 8007364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007366:	bc08      	pop	{r3}
 8007368:	469e      	mov	lr, r3
 800736a:	4770      	bx	lr

0800736c <_fini>:
 800736c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800736e:	46c0      	nop			; (mov r8, r8)
 8007370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007372:	bc08      	pop	{r3}
 8007374:	469e      	mov	lr, r3
 8007376:	4770      	bx	lr
