****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group comb
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_crossbar_2x2
Version: P-2019.03-SP5
Date   : Tue May  2 04:02:21 2023
****************************************


  Startpoint: test_se (input port clocked by CLK)
  Endpoint: test_so (output port clocked by CLK)
  Path Group: comb
  Path Type: max  (recalculated)

  Point                               Fanout    Cap      Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                    1.1941800117 1.1941800117
  input external delay                                           0.0799999982 1.2741800100 r
  test_se (in)                                        0.2000000030 0.0000147820 & 1.2741947919 r
  test_se (net)                          1 2514.2390136719 
  I1025_W_test_se/PADIO (I1025_EW)                    0.3625713587 0.2400000095 * 1.5141948014 r
  I1025_W_test_se/DOUT (I1025_EW)                     0.2547419071 0.5200001001 * 2.0341949016 r
  hvoHier_test_se (net)                  2 61.9007568359 
  U119/A (INVX16_LVT)                                 0.2638793588 0.0499999523 * 2.0841948539 r
  U119/Y (INVX16_LVT)                                 0.1005069315 0.0000000000 * 2.0841948539 f
  n185 (net)                             1 20.3981304169 
  U111/A (INVX16_RVT)                                 0.1007110104 0.0000000000 * 2.0841948539 f
  U111/Y (INVX16_RVT)                                 0.0467326678 0.0299999714 * 2.1141948253 r
  n179 (net)                             2 16.4329090118 
  U112/A2 (OR2X2_RVT)                                 0.0467999987 0.0000000000 * 2.1141948253 r
  U112/Y (OR2X2_RVT)                                  0.0310774762 0.0699999332 * 2.1841947585 r
  n181 (net)                             1 2.6858613491 
  U115/A3 (OA21X2_RVT)                                0.0310776550 0.0000000000 * 2.1841947585 r
  U115/Y (OA21X2_RVT)                                 0.0493261330 0.0899999142 * 2.2741946727 r
  n180 (net)                             1 4.5531978607 
  placectmTdsLR_1_612/A (IBUFFX32_RVT)                0.0493267700 0.0000000000 * 2.2741946727 r
  placectmTdsLR_1_612/Y (IBUFFX32_RVT)                0.0364612304 0.0799999237 * 2.3541945964 f
  n89 (net)                              1 67.4469604492 
  D4I1025_W_test_so/DIN (D4I1025_EW)                  0.0792642459 0.0399999619 * 2.3941945583 f
  D4I1025_W_test_so/PADIO (D4I1025_EW)                2.1317951679 1.8400001526 * 4.2341947109 f
  test_so (net)                          1 3769.1469726562 
  test_so (inout)                                     2.1317951679 0.0000000000 * 4.2341947109 f
  data arrival time                                                         4.2341947556

  clock CLK (rise edge)                               0.0000000000 2.0000000000 2.0000000000
  clock network delay (ideal)                                    1.1941800117 3.1941800117
  clock reconvergence pessimism                                  0.0000000000 3.1941800117
  output external delay                                          -0.1199999973 3.0741800144
  data required time                                                        3.0741801262
  -------------------------------------------------------------------------------------
  data required time                                                        3.0741801262
  data arrival time                                                         -4.2341947556
  -------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -1.1600147486


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group inputs
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_crossbar_2x2
Version: P-2019.03-SP5
Date   : Tue May  2 04:02:21 2023
****************************************


  Startpoint: rst_n (input port clocked by CLK)
  Endpoint: crossbar_2x2_inst_data_out1_regx6x
               (rising edge-triggered flip-flop clocked by CLK)
  Path Group: inputs
  Path Type: max  (recalculated)

  Point                                              Fanout    Cap      Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                              0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                                   1.1941800117 1.1941800117
  input external delay                                                          0.0799999982 1.2741800100 r
  rst_n (in)                                                         0.2000000030 0.0000251532 & 1.2742051631 r
  rst_n (net)                                           1 2510.5749511719 
  I1025_W_rst_n/PADIO (I1025_EW)                                     0.2003499418 0.0199999809 * 1.2942051440 r
  I1025_W_rst_n/DOUT (I1025_EW)                                      0.3069945872 0.4900000095 * 1.7842051536 r
  hvoHier_rst_n (net)                                   3 110.8512191772 
  U35/A (INVX0_RVT)                                                  0.3524271250 0.1100000143 * 1.8942051679 r
  U35/Y (INVX0_RVT)                                                  0.2131109089 0.1599999666 * 2.0542051345 f
  n12 (net)                                             1 7.2374315262 
  U36/A3 (OR3X2_HVT)                                                 0.2131121457 0.0000000000 * 2.0542051345 f
  U36/Y (OR3X2_HVT)                                                  0.1141138598 0.2000000477 * 2.2542051822 f
  n16 (net)                                             2 12.8413887024 
  clock_optctmTdsLR_1_3082/A5 (AOI221X2_RVT)                         0.1141238287 0.0000000000 * 2.2542051822 f
  clock_optctmTdsLR_1_3082/Y (AOI221X2_RVT)                          0.0728376210 0.1400001049 * 2.3942052871 r
  n20 (net)                                             2 14.1577167511 
  U97/A (NBUFFX4_RVT)                                                0.0728576034 0.0000000000 * 2.3942052871 r
  U97/Y (NBUFFX4_RVT)                                                0.0856580883 0.0999999046 * 2.4942051917 r
  n64 (net)                                             7 31.0330982208 
  U58/A4 (AO22X1_HVT)                                                0.0863295272 0.0099999905 * 2.5042051822 r
  U58/Y (AO22X1_HVT)                                                 0.0595756061 0.1400001049 * 2.6442052871 r
  n144 (net)                                            1 3.0745303631 
  placeZBUF_2_inst_39/A (NBUFFX4_RVT)                                0.0595756955 0.0000000000 * 2.6442052871 r
  placeZBUF_2_inst_39/Y (NBUFFX4_RVT)                                0.0596487001 0.0899999142 * 2.7342052013 r
  placeZBUF_2_0 (net)                                   1 18.8349323273 
  crossbar_2x2_inst_data_out1_regx6x/D (SDFFARX2_LVT)                0.0599912591 0.0000000000 * 2.7342052013 r
  data arrival time                                                                        2.7342052460

  clock CLK (rise edge)                                              0.0000000000 2.0000000000 2.0000000000
  clock network delay (propagated)                                              0.7200189233 * 2.7200189233
  clock reconvergence pessimism                                                 0.0000000000 2.7200189233
  crossbar_2x2_inst_data_out1_regx6x/CLK (SDFFARX2_LVT)                                    2.7200189233 r
  library setup time                                                            -0.1299999952 * 2.5900189281
  data required time                                                                       2.5900189877
  ----------------------------------------------------------------------------------------------------
  data required time                                                                       2.5900189877
  data arrival time                                                                        -2.7342052460
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.1441862732


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group output
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_crossbar_2x2
Version: P-2019.03-SP5
Date   : Tue May  2 04:02:21 2023
****************************************


  Startpoint: crossbar_2x2_inst_data_out1_regx7x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: data_out1[7]
               (output port clocked by CLK)
  Path Group: output
  Path Type: max  (recalculated)

  Point                                                Fanout    Cap      Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                                0.7200189233 * 0.7200189233
  crossbar_2x2_inst_data_out1_regx7x/CLK (SDFFARX2_HVT)                0.2957046628 0.0000000000 0.7200189233 r
  crossbar_2x2_inst_data_out1_regx7x/Q (SDFFARX2_HVT)                  0.0624503493 0.3900000453 * 1.1100189686 f
  hvoHier_data_out1[7] (net)                              2 5.3380899429 
  clock_optctmTdsLR_1_3058/A (NBUFFX32_RVT)                            0.0624504238 0.0000000000 * 1.1100189686 f
  clock_optctmTdsLR_1_3058/Y (NBUFFX32_RVT)                            0.0451564826 0.0700000525 * 1.1800190210 f
  clock_optZINV_58_6 (net)                                1 79.9765167236 
  clock_optZBUF_36_inst_3047/A (NBUFFX32_RVT)                          0.0846413970 0.0399999619 * 1.2200189829 f
  clock_optZBUF_36_inst_3047/Y (NBUFFX32_RVT)                          0.0454227552 0.0800000429 * 1.3000190258 f
  clock_optZBUF_36_6 (net)                                1 84.1709213257 
  D4I1025_S_data_out1x7x/DIN (D4I1025_NS)                              0.1154838651 0.0599999428 * 1.3600189686 f
  D4I1025_S_data_out1x7x/PADIO (D4I1025_NS)                            2.1319880486 1.8500001431 * 3.2100191116 f
  data_out1[7] (net)                                      1 3769.1469726562 
  data_out1[7] (inout)                                                 2.1319880486 0.0000000000 * 3.2100191116 f
  data arrival time                                                                          3.2100191116

  clock CLK (rise edge)                                                0.0000000000 2.0000000000 2.0000000000
  clock network delay (ideal)                                                     1.1941800117 3.1941800117
  clock reconvergence pessimism                                                   0.0000000000 3.1941800117
  output external delay                                                           -0.1199999973 3.0741800144
  data required time                                                                         3.0741801262
  ------------------------------------------------------------------------------------------------------
  data required time                                                                         3.0741801262
  data arrival time                                                                          -3.2100191116
  ------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.1358391047


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group reg2reg
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_crossbar_2x2
Version: P-2019.03-SP5
Date   : Tue May  2 04:02:21 2023
****************************************


  Startpoint: crossbar_2x2_inst_data_out1_regx3x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: crossbar_2x2_inst_data_out0_regx1x
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: clk
  Path Group: reg2reg
  Path Type: max  (recalculated)

  Point                                                Fanout    Cap      Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                                0.7200189233 * 0.7200189233
  crossbar_2x2_inst_data_out1_regx3x/CLK (SDFFARX2_LVT)                0.2958272994 0.0000000000 0.7200189233 r
  crossbar_2x2_inst_data_out1_regx3x/Q (SDFFARX2_LVT)                  0.0488588512 0.1999999881 * 0.9200189114 f
  n135 (net)                                              2 7.6923122406 
  clock_optgre_d_BUF_13_inst_3101/A (DELLN3X2_HVT)                     0.0488599017 0.0000000000 * 0.9200189114 f
  clock_optgre_d_BUF_13_inst_3101/Y (DELLN3X2_HVT)                     0.1512903571 0.8399999142 * 1.7600188255 f
  clock_optgre_d_BUF_13_0 (net)                           1 21.1971797943 
  crossbar_2x2_inst_data_out0_regx1x/SI (SDFFARX2_HVT)                 0.1513689011 0.0000000000 * 1.7600188255 f
  data arrival time                                                                          1.7600188255

  clock CLK (rise edge)                                                0.0000000000 2.0000000000 2.0000000000
  clock network delay (propagated)                                                0.7300189137 * 2.7300189137
  clock reconvergence pessimism                                                   0.0000000000 2.7300189137
  crossbar_2x2_inst_data_out0_regx1x/CLK (SDFFARX2_HVT)                                      2.7300189137 r
  library setup time                                                              -0.1400000006 * 2.5900189131
  data required time                                                                         2.5900189877
  ------------------------------------------------------------------------------------------------------
  data required time                                                                         2.5900189877
  data arrival time                                                                          -1.7600188255
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                0.8300001025


1
