

================================================================
== Vitis HLS Report for 'rd_data'
================================================================
* Date:           Fri Dec  9 11:04:53 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       78|  5.000 ns|  0.390 us|    1|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131  |rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2  |        3|       67|  15.000 ns|  0.335 us|    3|   67|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_regp_c8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pn"   --->   Operation 14 'read' 'pn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 15 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctrl1_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl1_regp"   --->   Operation 16 'read' 'ctrl1_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_regp_c8, i32 %ctrl1_regp_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %in_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.11ns)   --->   "%icmp_ln155 = icmp_eq  i32 %pn_read, i32 0" [src/fft.cpp:155]   --->   Operation 20 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rd_ptr_load = load i32 %rd_ptr" [src/fft.cpp:164]   --->   Operation 21 'load' 'rd_ptr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.52ns)   --->   "%select_ln155 = select i1 %icmp_ln155, i32 0, i32 %rd_ptr_load" [src/fft.cpp:155]   --->   Operation 22 'select' 'select_ln155' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ctrl1_regp_read"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_i_i = zext i8 %empty"   --->   Operation 24 'zext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i8 %empty"   --->   Operation 25 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_eq  i8 %empty, i8 0"   --->   Operation 26 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%br_ln157 = br i1 %icmp_ln1027, void %for.body.lr.ph, void %for.end7" [src/fft.cpp:157]   --->   Operation 27 'br' 'br_ln157' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.90ns)   --->   "%add_ln157 = add i9 %zext_ln1027, i9 511" [src/fft.cpp:157]   --->   Operation 28 'add' 'add_ln157' <Predicate = (!icmp_ln1027)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln157_1 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln157, i32 2, i32 8" [src/fft.cpp:157]   --->   Operation 29 'partselect' 'trunc_ln157_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln157_3 = sext i7 %trunc_ln157_1" [src/fft.cpp:157]   --->   Operation 30 'sext' 'sext_ln157_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i30 %sext_ln157_3" [src/fft.cpp:157]   --->   Operation 31 'zext' 'zext_ln157' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.17ns)   --->   "%add_ln160 = add i31 %zext_ln157, i31 1" [src/fft.cpp:160]   --->   Operation 32 'add' 'add_ln160' <Predicate = (!icmp_ln1027)> <Delay = 1.17> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i9 %add_ln157" [src/fft.cpp:157]   --->   Operation 33 'sext' 'sext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i31 %add_ln160" [src/fft.cpp:157]   --->   Operation 34 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %select_ln155, i4 0" [src/fft.cpp:157]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln157_2 = sext i36 %shl_ln" [src/fft.cpp:157]   --->   Operation 36 'sext' 'sext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.47ns)   --->   "%add_ln157_1 = add i64 %sext_ln157_2, i64 %in_read" [src/fft.cpp:157]   --->   Operation 37 'add' 'add_ln157_1' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln157_1, i32 4, i32 63" [src/fft.cpp:157]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.96ns)   --->   "%mul_ln157 = mul i32 %zext_ln157_1, i32 %conv_i_i" [src/fft.cpp:157]   --->   Operation 39 'mul' 'mul_ln157' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i8 %empty" [src/fft.cpp:157]   --->   Operation 40 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln157_3 = zext i31 %add_ln160" [src/fft.cpp:157]   --->   Operation 41 'zext' 'zext_ln157_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.96ns)   --->   "%mul_ln157_2 = mul i38 %zext_ln157_2, i38 %zext_ln157_3" [src/fft.cpp:157]   --->   Operation 42 'mul' 'mul_ln157_2' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (2.96ns)   --->   "%mul_ln157_1 = mul i32 %zext_ln157_1, i32 %sext_ln157" [src/fft.cpp:157]   --->   Operation 43 'mul' 'mul_ln157_1' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 44 [1/2] (2.96ns)   --->   "%mul_ln157 = mul i32 %zext_ln157_1, i32 %conv_i_i" [src/fft.cpp:157]   --->   Operation 44 'mul' 'mul_ln157' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (2.96ns)   --->   "%mul_ln157_2 = mul i38 %zext_ln157_2, i38 %zext_ln157_3" [src/fft.cpp:157]   --->   Operation 45 'mul' 'mul_ln157_2' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (2.96ns)   --->   "%mul_ln157_1 = mul i32 %zext_ln157_1, i32 %sext_ln157" [src/fft.cpp:157]   --->   Operation 46 'mul' 'mul_ln157_1' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln157_1 = sext i60 %trunc_ln" [src/fft.cpp:157]   --->   Operation 47 'sext' 'sext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln157_1" [src/fft.cpp:157]   --->   Operation 48 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [7/7] (3.00ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %mul_ln157" [src/fft.cpp:157]   --->   Operation 49 'readreq' 'empty_62' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_2 = add i32 %select_ln155, i32 %zext_ln157_1" [src/fft.cpp:157]   --->   Operation 50 'add' 'add_ln157_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln157_3 = add i32 %add_ln157_2, i32 %mul_ln157_1" [src/fft.cpp:157]   --->   Operation 51 'add' 'add_ln157_3' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.00>
ST_5 : Operation 52 [6/7] (3.00ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %mul_ln157" [src/fft.cpp:157]   --->   Operation 52 'readreq' 'empty_62' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.00>
ST_6 : Operation 53 [5/7] (3.00ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %mul_ln157" [src/fft.cpp:157]   --->   Operation 53 'readreq' 'empty_62' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.00>
ST_7 : Operation 54 [4/7] (3.00ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %mul_ln157" [src/fft.cpp:157]   --->   Operation 54 'readreq' 'empty_62' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.00>
ST_8 : Operation 55 [3/7] (3.00ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %mul_ln157" [src/fft.cpp:157]   --->   Operation 55 'readreq' 'empty_62' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.00>
ST_9 : Operation 56 [2/7] (3.00ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %mul_ln157" [src/fft.cpp:157]   --->   Operation 56 'readreq' 'empty_62' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.00>
ST_10 : Operation 57 [1/7] (3.00ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %mul_ln157" [src/fft.cpp:157]   --->   Operation 57 'readreq' 'empty_62' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%empty_63 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln157 = call void @rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2, i128 %gmem, i60 %trunc_ln, i38 %mul_ln157_2, i128 %in_st" [src/fft.cpp:157]   --->   Operation 59 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.48>
ST_12 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln157 = call void @rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2, i128 %gmem, i60 %trunc_ln, i38 %mul_ln157_2, i128 %in_st" [src/fft.cpp:157]   --->   Operation 60 'call' 'call_ln157' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 61 [1/1] (0.48ns)   --->   "%br_ln167 = br void %for.end7" [src/fft.cpp:167]   --->   Operation 61 'br' 'br_ln167' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%rd_ptr_flag_1 = phi i1 1, void %for.body.lr.ph, i1 %icmp_ln155, void %entry" [src/fft.cpp:155]   --->   Operation 62 'phi' 'rd_ptr_flag_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%rd_ptr_new_1 = phi i32 %add_ln157_3, void %for.body.lr.ph, i32 0, void %entry" [src/fft.cpp:157]   --->   Operation 63 'phi' 'rd_ptr_new_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %rd_ptr_flag_1, void %for.end7.new, void %mergeST" [src/fft.cpp:155]   --->   Operation 64 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %rd_ptr_new_1, i32 %rd_ptr" [src/fft.cpp:156]   --->   Operation 65 'store' 'store_ln156' <Predicate = (rd_ptr_flag_1)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end7.new"   --->   Operation 66 'br' 'br_ln0' <Predicate = (rd_ptr_flag_1)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [src/fft.cpp:167]   --->   Operation 67 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl1_regp_c8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rd_ptr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 0000000000000]
pn_read           (read          ) [ 0000000000000]
in_read           (read          ) [ 0010000000000]
ctrl1_regp_read   (read          ) [ 0000000000000]
write_ln0         (write         ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
icmp_ln155        (icmp          ) [ 0111111111111]
rd_ptr_load       (load          ) [ 0000000000000]
select_ln155      (select        ) [ 0011100000000]
empty             (trunc         ) [ 0010000000000]
conv_i_i          (zext          ) [ 0011000000000]
zext_ln1027       (zext          ) [ 0000000000000]
icmp_ln1027       (icmp          ) [ 0111111111111]
br_ln157          (br            ) [ 0111111111111]
add_ln157         (add           ) [ 0010000000000]
trunc_ln157_1     (partselect    ) [ 0000000000000]
sext_ln157_3      (sext          ) [ 0000000000000]
zext_ln157        (zext          ) [ 0000000000000]
add_ln160         (add           ) [ 0010000000000]
sext_ln157        (sext          ) [ 0001000000000]
zext_ln157_1      (zext          ) [ 0001100000000]
shl_ln            (bitconcatenate) [ 0000000000000]
sext_ln157_2      (sext          ) [ 0000000000000]
add_ln157_1       (add           ) [ 0000000000000]
trunc_ln          (partselect    ) [ 0001111111111]
zext_ln157_2      (zext          ) [ 0001000000000]
zext_ln157_3      (zext          ) [ 0001000000000]
mul_ln157         (mul           ) [ 0000111111100]
mul_ln157_2       (mul           ) [ 0000111111111]
mul_ln157_1       (mul           ) [ 0000100000000]
sext_ln157_1      (sext          ) [ 0000000000000]
gmem_addr         (getelementptr ) [ 0000011111100]
add_ln157_2       (add           ) [ 0000000000000]
add_ln157_3       (add           ) [ 0100011111111]
empty_62          (readreq       ) [ 0000000000000]
empty_63          (wait          ) [ 0000000000000]
call_ln157        (call          ) [ 0000000000000]
br_ln167          (br            ) [ 0000000000000]
rd_ptr_flag_1     (phi           ) [ 0000000000001]
rd_ptr_new_1      (phi           ) [ 0000000000001]
br_ln155          (br            ) [ 0000000000000]
store_ln156       (store         ) [ 0000000000000]
br_ln0            (br            ) [ 0000000000000]
ret_ln167         (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_st">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_st"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl1_regp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_regp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pn">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctrl1_regp_c8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_regp_c8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rd_ptr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_ptr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="pn_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ctrl1_regp_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_regp_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_62/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="rd_ptr_flag_1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rd_ptr_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="rd_ptr_flag_1_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="11"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rd_ptr_flag_1/12 "/>
</bind>
</comp>

<comp id="120" class="1005" name="rd_ptr_new_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="11"/>
<pin id="122" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="rd_ptr_new_1 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="rd_ptr_new_1_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="8"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="11"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rd_ptr_new_1/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="128" slack="0"/>
<pin id="134" dir="0" index="2" bw="60" slack="9"/>
<pin id="135" dir="0" index="3" bw="38" slack="8"/>
<pin id="136" dir="0" index="4" bw="128" slack="0"/>
<pin id="137" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln157/11 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln155_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="rd_ptr_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rd_ptr_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln155_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="empty_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="conv_i_i_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i_i/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln1027_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln1027_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln157_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln157_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="0" index="3" bw="5" slack="0"/>
<pin id="188" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln157_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln157_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157_3/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln157_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln160_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="30" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln157_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln157_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="36" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln157_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="36" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln157_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="36" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="1"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="60" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="60" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln157/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln157_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln157_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="1"/>
<pin id="249" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_3/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="31" slack="0"/>
<pin id="253" dir="1" index="2" bw="38" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln157_2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="0" index="1" bw="9" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln157_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln157_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="60" slack="2"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157_1/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="gmem_addr_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="128" slack="0"/>
<pin id="267" dir="0" index="1" bw="60" slack="0"/>
<pin id="268" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln157_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="3"/>
<pin id="274" dir="0" index="1" bw="31" slack="2"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157_2/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln157_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157_3/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln156_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/12 "/>
</bind>
</comp>

<comp id="287" class="1005" name="in_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln155_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="11"/>
<pin id="294" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="297" class="1005" name="select_ln155_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155 "/>
</bind>
</comp>

<comp id="303" class="1005" name="empty_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="308" class="1005" name="conv_i_i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln1027_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="11"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln157_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="1"/>
<pin id="319" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln157 "/>
</bind>
</comp>

<comp id="322" class="1005" name="add_ln160_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="1"/>
<pin id="324" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln160 "/>
</bind>
</comp>

<comp id="328" class="1005" name="sext_ln157_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln157 "/>
</bind>
</comp>

<comp id="333" class="1005" name="zext_ln157_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln157_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="trunc_ln_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="60" slack="2"/>
<pin id="342" dir="1" index="1" bw="60" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="346" class="1005" name="zext_ln157_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="38" slack="1"/>
<pin id="348" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln157_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="zext_ln157_3_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="38" slack="1"/>
<pin id="353" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln157_3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="mul_ln157_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln157 "/>
</bind>
</comp>

<comp id="361" class="1005" name="mul_ln157_2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="38" slack="8"/>
<pin id="363" dir="1" index="1" bw="38" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln157_2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="mul_ln157_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln157_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="gmem_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="128" slack="1"/>
<pin id="373" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln157_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="8"/>
<pin id="378" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="add_ln157_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="76" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="138"><net_src comp="74" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="145"><net_src comp="78" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="141" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="90" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="159" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="159" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="167" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="177" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="210" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="210" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="207" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="265" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="124" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="84" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="295"><net_src comp="141" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="300"><net_src comp="151" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="306"><net_src comp="159" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="311"><net_src comp="163" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="316"><net_src comp="171" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="177" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="325"><net_src comp="201" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="331"><net_src comp="207" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="336"><net_src comp="210" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="343"><net_src comp="229" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="349"><net_src comp="244" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="354"><net_src comp="247" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="359"><net_src comp="239" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="364"><net_src comp="250" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="369"><net_src comp="256" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="374"><net_src comp="265" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="379"><net_src comp="276" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_st | {11 12 }
	Port: ctrl1_regp_c8 | {1 }
	Port: rd_ptr | {12 }
 - Input state : 
	Port: rd_data : gmem | {4 5 6 7 8 9 10 11 12 }
	Port: rd_data : in_r | {1 }
	Port: rd_data : ctrl1_regp | {1 }
	Port: rd_data : pn | {1 }
	Port: rd_data : rd_ptr | {1 }
  - Chain level:
	State 1
		select_ln155 : 1
		conv_i_i : 1
		zext_ln1027 : 1
		icmp_ln1027 : 1
		br_ln157 : 2
		add_ln157 : 2
		trunc_ln157_1 : 3
		sext_ln157_3 : 4
		zext_ln157 : 5
		add_ln160 : 6
	State 2
		sext_ln157_2 : 1
		add_ln157_1 : 2
		trunc_ln : 3
		mul_ln157 : 1
		mul_ln157_2 : 1
		mul_ln157_1 : 1
	State 3
	State 4
		gmem_addr : 1
		empty_62 : 2
		add_ln157_3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		rd_ptr_flag_1 : 1
		rd_ptr_new_1 : 1
		br_ln155 : 2
		store_ln156 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                           grp_fu_239                          |    1    |    99   |    50   |
|    mul   |                           grp_fu_250                          |    1    |    99   |    50   |
|          |                           grp_fu_256                          |    1    |    99   |    50   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131 |    0    |   269   |    65   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                        add_ln157_fu_177                       |    0    |    0    |    15   |
|          |                        add_ln160_fu_201                       |    0    |    0    |    37   |
|    add   |                       add_ln157_1_fu_224                      |    0    |    0    |    71   |
|          |                       add_ln157_2_fu_272                      |    0    |    0    |    32   |
|          |                       add_ln157_3_fu_276                      |    0    |    0    |    32   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|  select  |                      select_ln155_fu_151                      |    0    |    0    |    32   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   icmp   |                       icmp_ln155_fu_141                       |    0    |    0    |    20   |
|          |                       icmp_ln1027_fu_171                      |    0    |    0    |    11   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       pn_read_read_fu_78                      |    0    |    0    |    0    |
|   read   |                       in_read_read_fu_84                      |    0    |    0    |    0    |
|          |                   ctrl1_regp_read_read_fu_90                  |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   write  |                     write_ln0_write_fu_96                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|  readreq |                       grp_readreq_fu_104                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   trunc  |                          empty_fu_159                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                        conv_i_i_fu_163                        |    0    |    0    |    0    |
|          |                       zext_ln1027_fu_167                      |    0    |    0    |    0    |
|   zext   |                       zext_ln157_fu_197                       |    0    |    0    |    0    |
|          |                      zext_ln157_1_fu_210                      |    0    |    0    |    0    |
|          |                      zext_ln157_2_fu_244                      |    0    |    0    |    0    |
|          |                      zext_ln157_3_fu_247                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|partselect|                      trunc_ln157_1_fu_183                     |    0    |    0    |    0    |
|          |                        trunc_ln_fu_229                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                      sext_ln157_3_fu_193                      |    0    |    0    |    0    |
|   sext   |                       sext_ln157_fu_207                       |    0    |    0    |    0    |
|          |                      sext_ln157_2_fu_220                      |    0    |    0    |    0    |
|          |                      sext_ln157_1_fu_262                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                         shl_ln_fu_213                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |    3    |   566   |   465   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln157_3_reg_376 |   32   |
|  add_ln157_reg_317  |    9   |
|  add_ln160_reg_322  |   31   |
|   conv_i_i_reg_308  |   32   |
|    empty_reg_303    |    8   |
|  gmem_addr_reg_371  |   128  |
| icmp_ln1027_reg_313 |    1   |
|  icmp_ln155_reg_292 |    1   |
|   in_read_reg_287   |   64   |
| mul_ln157_1_reg_366 |   32   |
| mul_ln157_2_reg_361 |   38   |
|  mul_ln157_reg_356  |   32   |
|rd_ptr_flag_1_reg_110|    1   |
| rd_ptr_new_1_reg_120|   32   |
| select_ln155_reg_297|   32   |
|  sext_ln157_reg_328 |   32   |
|   trunc_ln_reg_340  |   60   |
| zext_ln157_1_reg_333|   32   |
| zext_ln157_2_reg_346|   38   |
| zext_ln157_3_reg_351|   38   |
+---------------------+--------+
|        Total        |   673  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_104 |  p1  |   2  |  128 |   256  ||    9    |
|     grp_fu_239     |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_250     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_250     |  p1  |   2  |  31  |   62   ||    9    |
|     grp_fu_256     |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_256     |  p1  |   2  |   9  |   18   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   476  ||  2.934  ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   566  |   465  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   673  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |  1239  |   519  |
+-----------+--------+--------+--------+--------+
