
==============================================================================
XRT Build Version: 2.8.0 (HEAD)
       Build Date: 2021-09-16 12:49:59
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.8.0
   Kernels:                grn_5pe_naive_eq_1t_1b
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          c2ca2867-c6ca-4ae8-aa78-9099a8f3fce7
   UUID (IINTF):           7dc1d0e35634b9ee815669cf7799bacdd2c64af1bdf0d8327bc4f1348464a014
   UUID (IINTF):           1e9e9ad0ef8701220ec7e69e97f948cd
   Sections:               DEBUG_DATA, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.2
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Tue Apr 28 20:02:31 2020
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          xilinx_aws-vu9p-f1_shell-v04261818_201920_2
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      clk_main_a0
   Index:     0
   Type:      SYSTEM
   Frequency: 250 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 300 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x400000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x4800000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x4c00000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x5000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x5000020000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x5000040000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: grn_5pe_naive_eq_1t_1b

Definition
----------
   Signature: grn_5pe_naive_eq_1t_1b (ap_uint<32> in_s0, ap_uint<32> out_s0, void* in0, void* out0)

Ports
-----
   Port:          m00_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        grn_5pe_naive_eq_1t_1b_1
   Base Address: 0x1c020000

   Argument:          in_s0
   Register Offset:   0x10
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          out_s0
   Register Offset:   0x18
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          in0
   Register Offset:   0x20
   Port:              m00_axi
   Memory:            bank0 (MEM_DDR4)

   Argument:          out0
   Register Offset:   0x2c
   Port:              m00_axi
   Memory:            bank0 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config vitis_config.txt --connectivity.sp grn_5pe_naive_eq_1t_1b_1.in0:DDR[0] --connectivity.sp grn_5pe_naive_eq_1t_1b_1.out0:DDR[0] --debug --input_files _x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_2/grn_5pe_naive_eq_1t_1b.xo --link --optimize 0 --output ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_2/grn_5pe_naive_eq_1t_1b.link.xclbin --platform /tools/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --report_level 0 --save-temps --target hw_emu --temp_dir ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_2 
   Options:       --config vitis_config.txt
                  --connectivity.sp grn_5pe_naive_eq_1t_1b_1.in0:DDR[0]
                  --connectivity.sp grn_5pe_naive_eq_1t_1b_1.out0:DDR[0]
                  --debug
                  --input_files _x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_2/grn_5pe_naive_eq_1t_1b.xo
                  --link
                  --optimize 0
                  --output ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_2/grn_5pe_naive_eq_1t_1b.link.xclbin
                  --platform /tools/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
                  --report_level 0
                  --save-temps
                  --target hw_emu
                  --temp_dir ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_2 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
