
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000381                       # Number of seconds simulated
sim_ticks                                   380950000                       # Number of ticks simulated
final_tick                                  380950000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 205780                       # Simulator instruction rate (inst/s)
host_op_rate                                   207462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18930648                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665888                       # Number of bytes of host memory used
host_seconds                                    20.12                       # Real time elapsed on the host
sim_insts                                     4140992                       # Number of instructions simulated
sim_ops                                       4174851                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         114176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             149440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2335                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          85512534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         299713873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2856018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            672004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            504003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            840005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1344008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            840005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             392282452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     85512534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2856018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       504003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1344008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90216564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         85512534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        299713873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2856018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           672004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           504003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           840005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1344008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           840005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            392282452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 149440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  149440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     380906500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    529.433692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.989996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.170699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           66     23.66%     23.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     15.77%     39.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     10.04%     49.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      3.94%     53.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.51%     55.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.87%     58.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.15%     60.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      3.23%     64.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          100     35.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          279                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12967500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                56748750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5553.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24303.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       392.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    392.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2046                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     163129.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1375920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   750750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9500400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             24410880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             54803790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            176318250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              267159990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            714.357787                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    296247750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      68705250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   672840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   367125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8252400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             24410880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             59961150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            171794250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              265458645                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            709.808569                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    290029250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      76300250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  94170                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            91802                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2089                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               91998                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  88538                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.239049                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    858                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  59                       # Number of system calls
system.cpu0.numCycles                          761901                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            176223                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1262357                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      94170                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             89396                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       541787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4277                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   161575                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  681                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            720154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.798944                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.880104                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  476556     66.17%     66.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   24021      3.34%     69.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   20191      2.80%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   23489      3.26%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   23633      3.28%     78.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   15963      2.22%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   24600      3.42%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   54908      7.62%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   56793      7.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              720154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.123599                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.656852                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   69625                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               488659                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    28516                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               131520                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1834                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1061                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  316                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1244644                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1157                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1834                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  109424                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  39437                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8810                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   119732                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               440917                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1239358                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                302501                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  7702                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                118872                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1589169                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              6136644                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         2044208                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1480343                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  108826                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               130                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           130                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   631196                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              288411                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              51081                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             2501                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             434                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1231551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                273                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1160760                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             5079                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          80067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       361814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            83                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       720154                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.611822                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.780209                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             133671     18.56%     18.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              12206      1.69%     20.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             574277     79.74%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         720154                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               634527     54.66%     54.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              204960     17.66%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              273019     23.52%     95.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              48251      4.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1160760                       # Type of FU issued
system.cpu0.iq.rate                          1.523505                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           3046697                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1311900                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1157427                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1160732                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              87                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        19002                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         3204                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1834                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  10018                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  479                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1231831                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               93                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               288411                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               51081                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               123                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    25                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  450                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            37                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1283                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          541                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1824                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1159263                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               271799                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1497                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      319926                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   81928                       # Number of branches executed
system.cpu0.iew.exec_stores                     48127                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.521540                       # Inst execution rate
system.cpu0.iew.wb_sent                       1157624                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1157455                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1019331                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1815957                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.519167                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.561319                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          80077                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1785                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       708944                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.624609                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.369898                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       303514     42.81%     42.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       158606     22.37%     65.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       131716     18.58%     83.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        30097      4.25%     88.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         2214      0.31%     88.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         3421      0.48%     88.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         9317      1.31%     90.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         2907      0.41%     90.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        67152      9.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       708944                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1122301                       # Number of instructions committed
system.cpu0.commit.committedOps               1151757                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        317286                       # Number of memory references committed
system.cpu0.commit.loads                       269409                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                     81261                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1071004                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 293                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          629642     54.67%     54.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         204826     17.78%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         269409     23.39%     95.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         47877      4.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1151757                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                67152                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1873365                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2474888                       # The number of ROB writes
system.cpu0.timesIdled                            415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    1122301                       # Number of Instructions Simulated
system.cpu0.committedOps                      1151757                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.678874                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.678874                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.473027                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.473027                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1894843                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1015916                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  4288214                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  470496                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 322985                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             4663                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          915.440895                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             270481                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5686                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.569645                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         67768250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   915.440895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.893985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.893985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          892                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           644281                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          644281                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       260694                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         260694                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9644                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9644                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       270338                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          270338                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       270341                       # number of overall hits
system.cpu0.dcache.overall_hits::total         270341                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        10763                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10763                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        38081                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        38081                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        48844                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         48844                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        48844                       # number of overall misses
system.cpu0.dcache.overall_misses::total        48844                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    113325463                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    113325463                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1976906027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1976906027                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2090231490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2090231490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2090231490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2090231490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       271457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       271457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        47725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        47725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       319182                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       319182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       319185                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       319185                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.039649                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039649                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.797926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.797926                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.153029                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.153029                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.153027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.153027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10529.170584                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10529.170584                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51913.185762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51913.185762                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 42794.027721                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42794.027721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 42794.027721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42794.027721                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          714                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3736                       # number of writebacks
system.cpu0.dcache.writebacks::total             3736                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         8728                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8728                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        34411                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        34411                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        43139                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        43139                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        43139                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        43139                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2035                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2035                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3670                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3670                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         5705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         5705                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5705                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     31902520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     31902520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    147180483                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    147180483                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    179083003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    179083003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    179083003                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    179083003                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007497                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007497                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.076899                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.076899                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.017874                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017874                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.017874                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017874                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 15676.914005                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15676.914005                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 40103.673842                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40103.673842                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 31390.535145                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31390.535145                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 31390.535145                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31390.535145                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              227                       # number of replacements
system.cpu0.icache.tags.tagsinuse          332.361324                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             160784                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           264.883031                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   332.361324                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.649143                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.649143                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           323757                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          323757                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       160784                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         160784                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       160784                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          160784                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       160784                       # number of overall hits
system.cpu0.icache.overall_hits::total         160784                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          791                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          791                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          791                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           791                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          791                       # number of overall misses
system.cpu0.icache.overall_misses::total          791                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52298481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52298481                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52298481                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52298481                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52298481                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52298481                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       161575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       161575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       161575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       161575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       161575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       161575                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004896                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004896                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004896                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004896                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004896                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004896                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66116.916561                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66116.916561                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66116.916561                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66116.916561                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66116.916561                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66116.916561                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          182                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          182                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          182                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          609                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          609                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          609                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          609                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41325516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41325516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41325516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41325516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41325516                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41325516                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.003769                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003769                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.003769                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003769                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.003769                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003769                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 67857.990148                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67857.990148                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 67857.990148                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67857.990148                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 67857.990148                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67857.990148                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  76687                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            76321                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1163                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               75067                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  74802                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.646982                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    157                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          524549                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            148704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1115215                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      76687                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             74959                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       372840                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2365                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   147062                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            522734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.137948                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.057556                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  317878     60.81%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   19982      3.82%     64.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   13416      2.57%     67.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   21192      4.05%     71.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   16681      3.19%     74.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   13014      2.49%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   20309      3.89%     80.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   48556      9.29%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   51706      9.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              522734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.146196                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.126045                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   50086                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               334520                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    14915                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               122062                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1151                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 174                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1079968                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1151                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   86976                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  34913                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1273                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    99446                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               298975                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1075670                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                284693                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   158                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            1431247                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              5305721                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1783790                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              1342012                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   89232                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   583120                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              285178                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3792                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             2251                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              72                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1070640                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 73                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1012050                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             4050                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          62835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       301820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            33                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       522734                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.936071                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.338267                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              14266      2.73%      2.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               4886      0.93%      3.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             503582     96.34%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         522734                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               541757     53.53%     53.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              196612     19.43%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              270230     26.70%     99.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3451      0.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1012050                       # Type of FU issued
system.cpu1.iq.rate                          1.929372                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2550882                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1133558                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1009787                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1012050                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        17288                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          355                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1151                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   7517                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1070716                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               285178                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                3792                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1058                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1139                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1010978                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               269179                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1070                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      272623                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   69273                       # Number of branches executed
system.cpu1.iew.exec_stores                      3444                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.927328                       # Inst execution rate
system.cpu1.iew.wb_sent                       1009835                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1009787                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   934684                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1548290                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.925058                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.603688                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          62771                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1132                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       514066                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.960600                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.483419                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       147750     28.74%     28.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       164531     32.01%     60.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        97445     18.96%     79.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        32790      6.38%     86.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2670      0.52%     86.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         3373      0.66%     87.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          135      0.03%     87.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1244      0.24%     87.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        64128     12.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       514066                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1006409                       # Number of instructions committed
system.cpu1.commit.committedOps               1007878                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        271327                       # Number of memory references committed
system.cpu1.commit.loads                       267890                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                     69227                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   938729                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  50                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          539940     53.57%     53.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         196611     19.51%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         267890     26.58%     99.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3437      0.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1007878                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                64128                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1520418                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2150035                       # The number of ROB writes
system.cpu1.timesIdled                             35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      237351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1006409                       # Number of Instructions Simulated
system.cpu1.committedOps                      1007878                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.521209                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.521209                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.918618                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.918618                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1676812                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 932488                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  3837045                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  411682                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 280468                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             2800                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          404.122985                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             265144                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3461                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            76.609073                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   404.122985                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.394651                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.394651                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          661                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          554                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.645508                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           548660                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          548660                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       263780                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         263780                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1362                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data       265142                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          265142                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       265144                       # number of overall hits
system.cpu1.dcache.overall_hits::total         265144                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         5369                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5369                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2067                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         7436                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7436                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         7437                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7437                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     25402489                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     25402489                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     27802500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27802500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        42501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        42501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     53204989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     53204989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     53204989                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     53204989                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       269149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       269149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         3429                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3429                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       272578                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       272578                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       272581                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       272581                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019948                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.602800                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.602800                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.027280                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027280                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.027284                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027284                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  4731.325945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4731.325945                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13450.653120                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13450.653120                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10625.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10625.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  7155.055003                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7155.055003                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  7154.092914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7154.092914                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1078                       # number of writebacks
system.cpu1.dcache.writebacks::total             1078                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         2924                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2924                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1035                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         3959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         3959                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3959                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2445                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2445                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1032                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3477                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3477                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3478                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3478                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      7022507                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      7022507                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     12198000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12198000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     19220507                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     19220507                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     19232007                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     19232007                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009084                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009084                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.300962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.300962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012756                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012756                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012760                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012760                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  2872.191002                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  2872.191002                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11819.767442                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11819.767442                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9499.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9499.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5527.899626                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5527.899626                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5529.616734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5529.616734                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           29.572455                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             146999                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2882.333333                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    29.572455                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.057759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.057759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           294175                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          294175                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       146999                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         146999                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       146999                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          146999                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       146999                       # number of overall hits
system.cpu1.icache.overall_hits::total         146999                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2542238                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2542238                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2542238                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2542238                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2542238                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2542238                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       147062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       147062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       147062                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       147062                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       147062                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       147062                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000428                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000428                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000428                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000428                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000428                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000428                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 40352.984127                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40352.984127                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 40352.984127                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40352.984127                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 40352.984127                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40352.984127                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2046762                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2046762                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2046762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2046762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2046762                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2046762                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000347                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000347                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000347                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000347                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 40132.588235                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40132.588235                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 40132.588235                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40132.588235                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 40132.588235                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40132.588235                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  76612                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            76197                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             1172                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               74995                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  74764                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.691979                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    193                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          523999                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            148981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1115164                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      76612                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             74957                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       372258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   2385                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                   147304                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   71                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            522439                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.139482                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.051238                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  316436     60.57%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   20577      3.94%     64.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   13823      2.65%     67.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   21354      4.09%     71.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   16489      3.16%     74.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13616      2.61%     77.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   19847      3.80%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   50030      9.58%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   50267      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              522439                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.146206                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.128180                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   49862                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               334561                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    15467                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               121385                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1164                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               1079576                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  1164                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   86452                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  35577                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1077                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    99706                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               298463                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               1075283                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                284021                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   494                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands            1429993                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              5303800                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         1783169                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              1340356                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   89634                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            54                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   580197                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              285149                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               3897                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             2283                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             211                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   1070145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 73                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  1011392                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             3976                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          63225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       302631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            34                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       522439                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.935904                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.338465                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              14255      2.73%      2.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               4976      0.95%      3.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             503208     96.32%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         522439                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               541134     53.50%     53.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              196612     19.44%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              270164     26.71%     99.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3482      0.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1011392                       # Type of FU issued
system.cpu2.iq.rate                          1.930141                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2549197                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          1133453                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1009097                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               1011392                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              23                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        17367                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          461                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1164                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   7562                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            1070221                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               285149                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                3897                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1059                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1148                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              1010312                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               269114                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1078                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      272584                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   69067                       # Number of branches executed
system.cpu2.iew.exec_stores                      3470                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.928080                       # Inst execution rate
system.cpu2.iew.wb_sent                       1009151                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      1009097                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   933997                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1546829                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.925761                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.603814                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          63160                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1144                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       513713                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.960225                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.489531                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       149165     29.04%     29.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       163470     31.82%     60.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        96606     18.81%     79.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        32541      6.33%     86.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         2629      0.51%     86.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         3440      0.67%     87.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          332      0.06%     87.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1260      0.25%     87.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        64270     12.51%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       513713                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1005524                       # Number of instructions committed
system.cpu2.commit.committedOps               1006993                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        271218                       # Number of memory references committed
system.cpu2.commit.loads                       267782                       # Number of loads committed
system.cpu2.commit.membars                         22                       # Number of memory barriers committed
system.cpu2.commit.branches                     69006                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   938065                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  50                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          539164     53.54%     53.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         196611     19.52%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.07% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         267782     26.59%     99.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3436      0.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          1006993                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                64270                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1519427                       # The number of ROB reads
system.cpu2.rob.rob_writes                    2149102                       # The number of ROB writes
system.cpu2.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      237901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    1005524                       # Number of Instructions Simulated
system.cpu2.committedOps                      1006993                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.521120                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.521120                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.918943                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.918943                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1675889                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 932338                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  3834798                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  410367                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 277457                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    15                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             2774                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          403.143600                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             264176                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3436                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            76.884750                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   403.143600                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.393695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.393695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          662                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          552                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           548483                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          548483                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       262811                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         262811                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1358                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1358                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       264169                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          264169                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       264171                       # number of overall hits
system.cpu2.dcache.overall_hits::total         264171                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         6265                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6265                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2071                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2071                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         8336                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8336                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         8337                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8337                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     35175735                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     35175735                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     28141500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     28141500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        28499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        28499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     63317235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     63317235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     63317235                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     63317235                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       269076                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       269076                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         3429                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3429                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       272505                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       272505                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       272508                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       272508                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.023283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023283                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.603966                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.603966                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.030590                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030590                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.030594                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030594                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  5614.642458                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5614.642458                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 13588.363110                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13588.363110                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7124.750000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7124.750000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  7595.637596                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7595.637596                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  7594.726520                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7594.726520                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1181                       # number of writebacks
system.cpu2.dcache.writebacks::total             1181                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         3849                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3849                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1039                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         4888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         4888                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4888                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2416                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2416                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1032                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3449                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3449                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      8097260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      8097260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     12217250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     12217250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        21501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        21501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     20314510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     20314510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     20317510                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     20317510                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008979                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008979                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.300962                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.300962                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012653                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012653                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012657                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3351.514901                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3351.514901                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 11838.420543                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11838.420543                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         3000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5375.250000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5375.250000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  5891.679234                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5891.679234                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  5890.840823                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5890.840823                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           29.591895                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             147237                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2677.036364                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    29.591895                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.057797                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.057797                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           294663                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          294663                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       147237                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         147237                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       147237                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          147237                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       147237                       # number of overall hits
system.cpu2.icache.overall_hits::total         147237                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total           67                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2423959                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2423959                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2423959                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2423959                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2423959                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2423959                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       147304                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       147304                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       147304                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       147304                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       147304                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       147304                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000455                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000455                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000455                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000455                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000455                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000455                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 36178.492537                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36178.492537                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 36178.492537                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36178.492537                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 36178.492537                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36178.492537                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1859528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1859528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1859528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1859528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1859528                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1859528                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000373                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000373                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000373                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000373                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000373                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000373                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 33809.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33809.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 33809.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33809.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 33809.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33809.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  76791                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            76382                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             1174                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               75024                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  74791                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.689433                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    185                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          523639                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            148204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1115384                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      76791                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             74976                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       372952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   2387                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   147009                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  216                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            522357                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.140190                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.064310                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  318222     60.92%     60.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   19998      3.83%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   12405      2.37%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   21779      4.17%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   16445      3.15%     74.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   12281      2.35%     76.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   20636      3.95%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   47931      9.18%     89.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   52660     10.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              522357                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.146649                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.130063                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   50021                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               333931                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    14549                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               122691                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  1165                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 199                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               1081681                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  1165                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   87367                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  34245                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1075                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    99205                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               299300                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               1075780                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                284904                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    68                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands            1431443                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              5306258                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1783800                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              1342672                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   88768                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   584719                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              285276                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               3884                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             2242                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              47                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   1070748                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 68                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  1012539                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             4123                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          62593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       299787                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            30                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       522357                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.938404                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.330923                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              13505      2.59%      2.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               5165      0.99%      3.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             503687     96.43%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         522357                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               542143     53.54%     53.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              196612     19.42%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              270315     26.70%     99.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3469      0.34%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               1012539                       # Type of FU issued
system.cpu3.iq.rate                          1.933658                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2551556                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          1133420                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      1010251                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               1012539                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        17340                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          453                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  1165                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   7429                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            1070819                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               285276                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                3884                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1060                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                1153                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              1011525                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               269332                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1012                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      272787                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   69383                       # Number of branches executed
system.cpu3.iew.exec_stores                      3455                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.931722                       # Inst execution rate
system.cpu3.iew.wb_sent                       1010366                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      1010251                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   935145                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1549122                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.929289                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.603661                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          62529                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             1146                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       513763                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.962428                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.480815                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       146500     28.52%     28.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       165113     32.14%     60.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        97870     19.05%     79.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        33206      6.46%     86.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2425      0.47%     86.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         3262      0.63%     87.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          114      0.02%     87.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1126      0.22%     87.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        64147     12.49%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       513763                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             1006758                       # Number of instructions committed
system.cpu3.commit.committedOps               1008223                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        271367                       # Number of memory references committed
system.cpu3.commit.loads                       267936                       # Number of loads committed
system.cpu3.commit.membars                         22                       # Number of memory barriers committed
system.cpu3.commit.branches                     69318                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   938983                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          540245     53.58%     53.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         196611     19.50%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         267936     26.58%     99.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3431      0.34%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          1008223                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                64147                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1520212                       # The number of ROB reads
system.cpu3.rob.rob_writes                    2150168                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      238261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    1006758                       # Number of Instructions Simulated
system.cpu3.committedOps                      1008223                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.520124                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.520124                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.922618                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.922618                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1677539                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 932783                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  3839097                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  412246                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 277643                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             2747                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          407.071213                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             265596                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3414                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            77.796134                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   407.071213                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.397530                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.397530                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          667                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          557                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.651367                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           548911                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          548911                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       264240                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         264240                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1354                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1354                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            1                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       265594                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          265594                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       265596                       # number of overall hits
system.cpu3.dcache.overall_hits::total         265596                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         5065                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5065                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2070                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         7135                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7135                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         7136                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7136                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     23734469                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     23734469                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     28122250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28122250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        43000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        43000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     51856719                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     51856719                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     51856719                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     51856719                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       269305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       269305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         3424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       272729                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       272729                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       272732                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       272732                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.018808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018808                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.604556                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.604556                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026162                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026162                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.026165                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026165                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  4685.976111                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4685.976111                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13585.628019                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13585.628019                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        10750                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        10750                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  7267.935389                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7267.935389                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  7266.916900                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7266.916900                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1051                       # number of writebacks
system.cpu3.dcache.writebacks::total             1051                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         2669                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2669                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         1039                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         3708                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3708                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         3708                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3708                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2396                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2396                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1031                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3427                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3427                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3428                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3428                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      6712769                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      6712769                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     12207500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     12207500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     18920269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     18920269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     18922769                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     18922769                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008897                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008897                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.301110                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.301110                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012566                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012566                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012569                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012569                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  2801.656511                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  2801.656511                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 11840.446169                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11840.446169                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  5520.942224                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  5520.942224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  5520.060968                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  5520.060968                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           29.565871                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             146942                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2825.807692                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    29.565871                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.057746                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.057746                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           294070                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          294070                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       146942                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         146942                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       146942                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          146942                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       146942                       # number of overall hits
system.cpu3.icache.overall_hits::total         146942                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           67                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           67                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           67                       # number of overall misses
system.cpu3.icache.overall_misses::total           67                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2439956                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2439956                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2439956                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2439956                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2439956                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2439956                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       147009                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       147009                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       147009                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       147009                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       147009                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       147009                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000456                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000456                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000456                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000456                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000456                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000456                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 36417.253731                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 36417.253731                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 36417.253731                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 36417.253731                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 36417.253731                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 36417.253731                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           52                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           52                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1921527                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1921527                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1921527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1921527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1921527                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1921527                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 36952.442308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36952.442308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 36952.442308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36952.442308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 36952.442308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36952.442308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1166.768448                       # Cycle average of tags in use
system.l2.tags.total_refs                        7745                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1573                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.923713                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      625.204017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       434.130772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        91.600768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        11.667594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.379671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.007960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.091620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.686045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.035607                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.048004                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    143757                       # Number of tag accesses
system.l2.tags.data_accesses                   143757                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  89                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                1904                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  78                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                 193                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  53                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2408                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7046                       # number of Writeback hits
system.l2.Writeback_hits::total                  7046                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5053                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3885                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1102                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1217                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1077                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7461                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  89                       # number of overall hits
system.l2.overall_hits::cpu0.data                3885                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  29                       # number of overall hits
system.l2.overall_hits::cpu1.data                1102                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu2.data                1217                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu3.data                1077                       # number of overall hits
system.l2.overall_hits::total                    7461                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               520                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   721                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1687                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1801                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2408                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               520                       # number of overall misses
system.l2.overall_misses::cpu0.data              1801                       # number of overall misses
system.l2.overall_misses::cpu1.inst                22                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                21                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                24                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::total                  2408                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39769000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9944000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1681750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       108000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1434500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       223250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1566000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       156250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        54882750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    122271750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       405250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     123450500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    132215750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1681750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1434500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       544750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        178333250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39769000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    132215750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1681750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       493000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1434500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       628500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1566000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       544750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       178333250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            2030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              80                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data             196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3129                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7046                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7046                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6740                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              609                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             5686                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             1108                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             1224                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             1084                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9869                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             609                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            5686                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            1108                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            1224                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            1084                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9869                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.853859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.062069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.431373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.025000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.381818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.015306                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.461538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.053571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.230425                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.923077                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.458151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.003891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.003891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.003891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.250297                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.853859                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.316743                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.431373                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.005415                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.381818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.005719                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.006458                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243996                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.853859                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.316743                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.431373                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.005415                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.005719                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.006458                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243996                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76478.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 78920.634921                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 76443.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        54000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 68309.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 74416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst        65250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76120.319001                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  5249.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5249.833333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 72998.059701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        96250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 101312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data        97125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73177.534084                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76478.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73412.409772                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 76443.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 82166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 68309.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 89785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst        65250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 77821.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74058.658638                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76478.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73412.409772                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 76443.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 82166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 68309.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 89785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst        65250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 77821.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74058.658638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 72                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  72                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 72                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          510                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              649                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1687                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2336                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32799000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7378000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1189500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       169250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       539500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42209250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       215012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       215012                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    101371250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       333500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       354250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102398500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    108749250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1189500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       169250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       424750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       539500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    144607750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    108749250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1189500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       169250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       424750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       539500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    144607750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.837438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.053695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.054545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.005102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.153846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.207415                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.458151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.003891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.003891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.003891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.250297                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.837438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.313753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.003610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.054545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.004085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.153846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.004613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.236701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.837438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.313753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.003610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.054545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.004085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.153846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.004613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.236701                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64311.764706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67688.073394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 69970.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 56416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 67437.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65037.365177                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17917.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17917.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60520.149254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        83375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 88562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data        84875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60698.577356                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64311.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 60958.099776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 69970.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        83375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 56416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data        84950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 67437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        80600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61904.002568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64311.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 60958.099776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 69970.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        83375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 56416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data        84950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 67437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        80600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61904.002568                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 648                       # Transaction distribution
system.membus.trans_dist::ReadResp                647                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              13                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1687                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       149376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               14                       # Total snoops (count)
system.membus.snoop_fanout::samples              2362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2362                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2555500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12332737                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              10077                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             10075                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7046                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             29                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        15147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         5861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         5569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       603008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       139904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       153920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       136640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1082432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6969                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  23899    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18995500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1010483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8940742                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             80738                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           5226994                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             88972                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5182489                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            83473                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5155231                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
