{
  "Top": "processor",
  "RtlTop": "processor",
  "RtlPrefix": "",
  "RtlSubPrefix": "processor_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "pc_in": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "pc_in",
          "name": "pc_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "main_memory_out": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "main_memory_out",
          "name": "main_memory_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "main_memory_out_ap_vld",
          "name": "main_memory_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "opcode_out": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "opcode_out",
          "name": "opcode_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "opcode_out_ap_vld",
          "name": "opcode_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "op_value_1_out": {
      "index": "3",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "op_value_1_out",
          "name": "op_value_1_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "op_value_1_out_ap_vld",
          "name": "op_value_1_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "op_value_2_out": {
      "index": "4",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "op_value_2_out",
          "name": "op_value_2_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "op_value_2_out_ap_vld",
          "name": "op_value_2_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "result_out": {
      "index": "5",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result_out",
          "name": "result_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_out_ap_vld",
          "name": "result_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "processor"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 8",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "processor",
    "Version": "1.0",
    "DisplayName": "Processor",
    "Revision": "2114068839",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_processor_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/processor_hls.c"],
    "TestBench": ["..\/..\/..\/processor_tb.c"],
    "Vhdl": [
      "impl\/vhdl\/processor_main_memory_2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/processor_register_file_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/processor.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/processor_main_memory_2_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/processor_main_memory_2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/processor_register_file_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/processor_register_file_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/processor.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/processor.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "pc_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"pc_in": "DATA"},
      "ports": ["pc_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "pc_in"
        }]
    },
    "main_memory_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"main_memory_out": "DATA"},
      "ports": ["main_memory_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "main_memory_out"
        }]
    },
    "opcode_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"opcode_out": "DATA"},
      "ports": ["opcode_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "opcode_out"
        }]
    },
    "op_value_1_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"op_value_1_out": "DATA"},
      "ports": ["op_value_1_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "op_value_1_out"
        }]
    },
    "op_value_2_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"op_value_2_out": "DATA"},
      "ports": ["op_value_2_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "op_value_2_out"
        }]
    },
    "result_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"result_out": "DATA"},
      "ports": ["result_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "result_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "pc_in": {
      "dir": "in",
      "width": "32"
    },
    "main_memory_out": {
      "dir": "out",
      "width": "32"
    },
    "main_memory_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "opcode_out": {
      "dir": "out",
      "width": "32"
    },
    "opcode_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "op_value_1_out": {
      "dir": "out",
      "width": "32"
    },
    "op_value_1_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "op_value_2_out": {
      "dir": "out",
      "width": "32"
    },
    "op_value_2_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "result_out": {
      "dir": "out",
      "width": "32"
    },
    "result_out_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "processor",
      "BindInstances": "icmp_ln52_fu_308_p2 icmp_ln65_fu_362_p2 icmp_ln65_1_fu_368_p2 or_ln65_fu_374_p2 field_1_1_fu_417_p3 opcode_fu_394_p3 field_5_fu_432_p3 imm12_1_fu_438_p3 address_1_fu_448_p3 add_ln121_fu_454_p2 add_ln118_fu_465_p2 result_5_fu_475_p2 result_4_fu_481_p2 result_3_fu_487_p2 result_2_fu_493_p2 result_1_fu_499_p2 result_fu_505_p2 add_ln135_fu_515_p2 main_memory_2_U register_file_1_U"
    },
    "Info": {"processor": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"processor": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "4",
          "LatencyWorst": "7",
          "PipelineIIMin": "2",
          "PipelineIIMax": "8",
          "PipelineII": "2 ~ 8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.157"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "FF": "294",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "580",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-04 19:39:24 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
