// Seed: 4193759759
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input tri0 id_5
);
  always_ff @(posedge 1) begin
    id_3 = 1;
  end
  module_2(
      id_1
  );
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3
);
  always_comb @(posedge id_3 or negedge id_2) id_1 = 1;
  module_0(
      id_2, id_2, id_1, id_1, id_1, id_3
  );
endmodule
module module_2 (
    input supply1 id_0
    , id_2
);
  wire id_3;
  wire id_4;
endmodule
