{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640100057127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640100057144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 16:20:56 2021 " "Processing started: Tue Dec 21 16:20:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640100057144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100057144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Touch_Control -c Touch_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Touch_Control -c Touch_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100057144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640100059070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640100059070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080183 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ADC_CONTROL_HEX ADC_CONTROL_HEX.v(17) " "Verilog Module Declaration warning at ADC_CONTROL_HEX.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ADC_CONTROL_HEX\"" {  } { { "ADC_CONTROL_HEX.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CONTROL_HEX " "Found entity 1: ADC_CONTROL_HEX" {  } { { "ADC_CONTROL_HEX.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADC_DIN adc_din tb_Touch_Control.v(39) " "Verilog HDL Declaration information at tb_Touch_Control.v(39): object \"ADC_DIN\" differs only in case from object \"adc_din\" in the same scope" {  } { { "tb_Touch_Control.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/tb_Touch_Control.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640100080206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADC_DCLK adc_dclk tb_Touch_Control.v(39) " "Verilog HDL Declaration information at tb_Touch_Control.v(39): object \"ADC_DCLK\" differs only in case from object \"adc_dclk\" in the same scope" {  } { { "tb_Touch_Control.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/tb_Touch_Control.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640100080206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADC_BUSY adc_busy tb_Touch_Control.v(40) " "Verilog HDL Declaration information at tb_Touch_Control.v(40): object \"ADC_BUSY\" differs only in case from object \"adc_busy\" in the same scope" {  } { { "tb_Touch_Control.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/tb_Touch_Control.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640100080206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADC_PENIRQ_n adc_penirq_n tb_Touch_Control.v(40) " "Verilog HDL Declaration information at tb_Touch_Control.v(40): object \"ADC_PENIRQ_n\" differs only in case from object \"adc_penirq_n\" in the same scope" {  } { { "tb_Touch_Control.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/tb_Touch_Control.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640100080206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADC_DOUT adc_dout tb_Touch_Control.v(40) " "Verilog HDL Declaration information at tb_Touch_Control.v(40): object \"ADC_DOUT\" differs only in case from object \"adc_dout\" in the same scope" {  } { { "tb_Touch_Control.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/tb_Touch_Control.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640100080207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCEN scen tb_Touch_Control.v(39) " "Verilog HDL Declaration information at tb_Touch_Control.v(39): object \"SCEN\" differs only in case from object \"scen\" in the same scope" {  } { { "tb_Touch_Control.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/tb_Touch_Control.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640100080207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_touch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_touch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Touch_Control " "Found entity 1: tb_Touch_Control" {  } { { "tb_Touch_Control.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/tb_Touch_Control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file n_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_counter " "Found entity 1: n_counter" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MFB " "Found entity 1: MFB" {  } { { "MFB.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/MFB.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_fsm " "Found entity 1: adc_fsm" {  } { { "adc_fsm.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_dout_coord.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_dout_coord.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_dout " "Found entity 1: adc_dout" {  } { { "adc_dout_coord.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dout_coord.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_din_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_din_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_din_gen " "Found entity 1: adc_din_gen" {  } { { "adc_din_gen.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_din_gen.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_dclk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_dclk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_dclk_gen " "Found entity 1: adc_dclk_gen" {  } { { "adc_dclk_gen.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_gen.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_dclk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_dclk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_dclk_cnt " "Found entity 1: adc_dclk_cnt" {  } { { "adc_dclk_cnt.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CONTROL " "Found entity 1: ADC_CONTROL" {  } { { "ADC_CONTROL.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640100080298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100080298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_CONTROL_HEX " "Elaborating entity \"ADC_CONTROL_HEX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640100080523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_CONTROL ADC_CONTROL:ADC_CONTROL_inst " "Elaborating entity \"ADC_CONTROL\" for hierarchy \"ADC_CONTROL:ADC_CONTROL_inst\"" {  } { { "ADC_CONTROL_HEX.v" "ADC_CONTROL_inst" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter ADC_CONTROL:ADC_CONTROL_inst\|n_counter:n_counter_inst " "Elaborating entity \"n_counter\" for hierarchy \"ADC_CONTROL:ADC_CONTROL_inst\|n_counter:n_counter_inst\"" {  } { { "ADC_CONTROL.v" "n_counter_inst" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 n_counter.v(54) " "Verilog HDL assignment warning at n_counter.v(54): truncated value with size 32 to match size of target (7)" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080602 "|ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 n_counter.v(57) " "Verilog HDL assignment warning at n_counter.v(57): truncated value with size 32 to match size of target (7)" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080602 "|ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 n_counter.v(59) " "Verilog HDL assignment warning at n_counter.v(59): truncated value with size 32 to match size of target (7)" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080602 "|ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 n_counter.v(64) " "Verilog HDL assignment warning at n_counter.v(64): truncated value with size 32 to match size of target (1)" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080602 "|ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter ADC_CONTROL:ADC_CONTROL_inst\|n_counter:n_counter_wait " "Elaborating entity \"n_counter\" for hierarchy \"ADC_CONTROL:ADC_CONTROL_inst\|n_counter:n_counter_wait\"" {  } { { "ADC_CONTROL.v" "n_counter_wait" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 n_counter.v(54) " "Verilog HDL assignment warning at n_counter.v(54): truncated value with size 32 to match size of target (25)" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080638 "|ADC_CONTROL_MEJORADO|n_counter:n_counter_wait"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 n_counter.v(57) " "Verilog HDL assignment warning at n_counter.v(57): truncated value with size 32 to match size of target (25)" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080638 "|ADC_CONTROL_MEJORADO|n_counter:n_counter_wait"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 n_counter.v(59) " "Verilog HDL assignment warning at n_counter.v(59): truncated value with size 32 to match size of target (25)" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080638 "|ADC_CONTROL_MEJORADO|n_counter:n_counter_wait"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 n_counter.v(64) " "Verilog HDL assignment warning at n_counter.v(64): truncated value with size 32 to match size of target (1)" {  } { { "n_counter.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080638 "|ADC_CONTROL_MEJORADO|n_counter:n_counter_wait"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_fsm ADC_CONTROL:ADC_CONTROL_inst\|adc_fsm:adc_fsm_inst " "Elaborating entity \"adc_fsm\" for hierarchy \"ADC_CONTROL:ADC_CONTROL_inst\|adc_fsm:adc_fsm_inst\"" {  } { { "ADC_CONTROL.v" "adc_fsm_inst" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_dclk_cnt ADC_CONTROL:ADC_CONTROL_inst\|adc_dclk_cnt:adc_dclk_cnt_inst " "Elaborating entity \"adc_dclk_cnt\" for hierarchy \"ADC_CONTROL:ADC_CONTROL_inst\|adc_dclk_cnt:adc_dclk_cnt_inst\"" {  } { { "ADC_CONTROL.v" "adc_dclk_cnt_inst" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adc_dclk_cnt.v(52) " "Verilog HDL assignment warning at adc_dclk_cnt.v(52): truncated value with size 32 to match size of target (9)" {  } { { "adc_dclk_cnt.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080679 "|ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_cnt:adc_dclk_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_dclk_cnt.v(57) " "Verilog HDL assignment warning at adc_dclk_cnt.v(57): truncated value with size 32 to match size of target (1)" {  } { { "adc_dclk_cnt.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080679 "|ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_cnt:adc_dclk_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_dclk_cnt.v(58) " "Verilog HDL assignment warning at adc_dclk_cnt.v(58): truncated value with size 32 to match size of target (1)" {  } { { "adc_dclk_cnt.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640100080679 "|ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_cnt:adc_dclk_cnt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_din_gen ADC_CONTROL:ADC_CONTROL_inst\|adc_din_gen:adc_din_gen_inst " "Elaborating entity \"adc_din_gen\" for hierarchy \"ADC_CONTROL:ADC_CONTROL_inst\|adc_din_gen:adc_din_gen_inst\"" {  } { { "ADC_CONTROL.v" "adc_din_gen_inst" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_dout ADC_CONTROL:ADC_CONTROL_inst\|adc_dout:adc_dout_inst " "Elaborating entity \"adc_dout\" for hierarchy \"ADC_CONTROL:ADC_CONTROL_inst\|adc_dout:adc_dout_inst\"" {  } { { "ADC_CONTROL.v" "adc_dout_inst" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:hex7seg0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:hex7seg0\"" {  } { { "ADC_CONTROL_HEX.v" "hex7seg0" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100080719 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640100082295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640100083037 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640100084063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/Touch_Control.map.smsg " "Generated suppressed messages file D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/Touch_Control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100084435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640100084915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640100084915 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iADC_BUSY " "No output dependent on input pin \"iADC_BUSY\"" {  } { { "ADC_CONTROL_HEX.v" "" { Text "D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640100085634 "|ADC_CONTROL_HEX|iADC_BUSY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640100085634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640100085635 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640100085635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640100085635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640100085635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640100085663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 16:21:25 2021 " "Processing ended: Tue Dec 21 16:21:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640100085663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640100085663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640100085663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640100085663 ""}
