-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\wickh\Documents\NIH\Review\simulink_models\models\fft_filters\hdlsrc\fft_filters\fft_filters_Overlap_and_Add.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: fft_filters_Overlap_and_Add
-- Source Path: fft_filters/dataplane/FFT_Analysis_Synthesis_Left/Synthesis/Overlap_and_Add
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY fft_filters_Overlap_and_Add IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_16_0                        :   IN    std_logic;
        enb                               :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        enb_1_16_1                        :   IN    std_logic;
        enb_1_2048_1                      :   IN    std_logic;
        enb_1_2048_33                     :   IN    std_logic;
        IFFT_Data                         :   IN    std_logic_vector(30 DOWNTO 0);  -- sfix31_En23
        iFFT_Valid                        :   IN    std_logic;
        FFT_Frame_Pulse                   :   IN    std_logic;
        signal_out                        :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En23
        );
END fft_filters_Overlap_and_Add;


ARCHITECTURE rtl OF fft_filters_Overlap_and_Add IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT fft_filters_Hanning_ROM_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          enb_1_16_1                      :   IN    std_logic;
          Index                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          hanning_value                   :   OUT   std_logic_vector(23 DOWNTO 0)  -- sfix24_En22
          );
  END COMPONENT;

  COMPONENT fft_filters_SimpleDualPortRAM_generic
    GENERIC( AddrWidth                    : integer;
             DataWidth                    : integer
             );
    PORT( clk                             :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          wr_din                          :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
          wr_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          wr_en                           :   IN    std_logic;  -- ufix1
          rd_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          rd_dout                         :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
          );
  END COMPONENT;

  COMPONENT fft_filters_FIFO_Write_Select
    PORT( fifo_counter                    :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          valid_signal                    :   IN    std_logic;
          valid_1                         :   OUT   std_logic;
          valid_2                         :   OUT   std_logic;
          valid_3                         :   OUT   std_logic;
          valid_4                         :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT fft_filters_fifo_state_machine
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          valid                           :   IN    std_logic;
          pop                             :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT fft_filters_fifo_state_machine1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          valid                           :   IN    std_logic;
          pop                             :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT fft_filters_fifo_state_machine2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          valid                           :   IN    std_logic;
          pop                             :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT fft_filters_fifo_state_machine3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          valid                           :   IN    std_logic;
          pop                             :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT fft_filters_FIFO_1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          enb_1_16_1                      :   IN    std_logic;
          enb_1_2048_1                    :   IN    std_logic;
          In_rsvd                         :   IN    std_logic_vector(30 DOWNTO 0);  -- sfix31_En23
          Push                            :   IN    std_logic;
          Pop                             :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic_vector(30 DOWNTO 0)  -- sfix31_En23
          );
  END COMPONENT;

  COMPONENT fft_filters_FIFO_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          enb_1_16_1                      :   IN    std_logic;
          enb_1_2048_1                    :   IN    std_logic;
          In_rsvd                         :   IN    std_logic_vector(30 DOWNTO 0);  -- sfix31_En23
          Push                            :   IN    std_logic;
          Pop                             :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic_vector(30 DOWNTO 0)  -- sfix31_En23
          );
  END COMPONENT;

  COMPONENT fft_filters_FIFO_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          enb_1_16_1                      :   IN    std_logic;
          enb_1_2048_1                    :   IN    std_logic;
          In_rsvd                         :   IN    std_logic_vector(30 DOWNTO 0);  -- sfix31_En23
          Push                            :   IN    std_logic;
          Pop                             :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic_vector(30 DOWNTO 0)  -- sfix31_En23
          );
  END COMPONENT;

  COMPONENT fft_filters_FIFO_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_16_0                      :   IN    std_logic;
          enb_1_16_1                      :   IN    std_logic;
          enb_1_2048_1                    :   IN    std_logic;
          In_rsvd                         :   IN    std_logic_vector(30 DOWNTO 0);  -- sfix31_En23
          Push                            :   IN    std_logic;
          Pop                             :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic_vector(30 DOWNTO 0)  -- sfix31_En23
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : fft_filters_Hanning_ROM_block
    USE ENTITY work.fft_filters_Hanning_ROM_block(rtl);

  FOR ALL : fft_filters_SimpleDualPortRAM_generic
    USE ENTITY work.fft_filters_SimpleDualPortRAM_generic(rtl);

  FOR ALL : fft_filters_FIFO_Write_Select
    USE ENTITY work.fft_filters_FIFO_Write_Select(rtl);

  FOR ALL : fft_filters_fifo_state_machine
    USE ENTITY work.fft_filters_fifo_state_machine(rtl);

  FOR ALL : fft_filters_fifo_state_machine1
    USE ENTITY work.fft_filters_fifo_state_machine1(rtl);

  FOR ALL : fft_filters_fifo_state_machine2
    USE ENTITY work.fft_filters_fifo_state_machine2(rtl);

  FOR ALL : fft_filters_fifo_state_machine3
    USE ENTITY work.fft_filters_fifo_state_machine3(rtl);

  FOR ALL : fft_filters_FIFO_1
    USE ENTITY work.fft_filters_FIFO_1(rtl);

  FOR ALL : fft_filters_FIFO_2
    USE ENTITY work.fft_filters_FIFO_2(rtl);

  FOR ALL : fft_filters_FIFO_3
    USE ENTITY work.fft_filters_FIFO_3(rtl);

  FOR ALL : fft_filters_FIFO_4
    USE ENTITY work.fft_filters_FIFO_4(rtl);

  -- Signals
  SIGNAL IFFT_Data_signed                 : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL IFFT_Data_1                      : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL Bitwise_Operator_out1            : std_logic;
  SIGNAL counter_B_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Hanning_ROM_out1                 : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL Hanning_ROM_out1_1               : signed(23 DOWNTO 0);  -- sfix24_En22
  SIGNAL Hanning_ROM_out1_2               : signed(23 DOWNTO 0);  -- sfix24_En22
  SIGNAL Product_mul_temp                 : signed(54 DOWNTO 0);  -- sfix55_En45
  SIGNAL Product_out1                     : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL Product_out1_1                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL Product_out1_2                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL Product_out1_3                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL Product_out1_4                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL Product_out1_5                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL mergedInput                      : unsigned(123 DOWNTO 0);  -- ufix124
  SIGNAL mergedDelay_regin                : unsigned(123 DOWNTO 0);  -- ufix124
  SIGNAL mergedDelay_waddr                : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL mergedDelay_wrenb                : std_logic;  -- ufix1
  SIGNAL mergedDelay_raddr                : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL mergedDelay_regout               : std_logic_vector(123 DOWNTO 0);  -- ufix124
  SIGNAL mergedDelay_regout_unsigned      : unsigned(123 DOWNTO 0);  -- ufix124
  SIGNAL mergedOutput                     : unsigned(123 DOWNTO 0);  -- ufix124
  SIGNAL Frame_counter_out1               : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL valid_1                          : std_logic;
  SIGNAL valid_2                          : std_logic;
  SIGNAL valid_3                          : std_logic;
  SIGNAL valid_4                          : std_logic;
  SIGNAL mergedInput_1                    : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mergedDelay_regin_1              : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mergedDelay_waddr_1              : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL mergedDelay_wrenb_1              : std_logic;  -- ufix1
  SIGNAL mergedDelay_raddr_1              : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL mergedDelay_regout_1             : std_logic_vector(3 DOWNTO 0);  -- ufix4
  SIGNAL mergedDelay_regout_unsigned_1    : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mergedOutput_1                   : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL slicedInput                      : unsigned(30 DOWNTO 0);  -- ufix31
  SIGNAL Product_out1_6                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL slicedInput_1                    : std_logic;  -- ufix1
  SIGNAL valid_1_1                        : std_logic;
  SIGNAL pop                              : std_logic;
  SIGNAL Rate_Transition4_ds_out          : std_logic;
  SIGNAL Rate_Transition4_out1            : std_logic;
  SIGNAL Rate_Transition4_out1_1          : std_logic;
  SIGNAL slicedInput_2                    : unsigned(30 DOWNTO 0);  -- ufix31
  SIGNAL Product_out1_7                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL slicedInput_3                    : std_logic;  -- ufix1
  SIGNAL valid_2_1                        : std_logic;
  SIGNAL pop_1                            : std_logic;
  SIGNAL Rate_Transition1_ds_out          : std_logic;
  SIGNAL Rate_Transition1_out1            : std_logic;
  SIGNAL Rate_Transition1_out1_1          : std_logic;
  SIGNAL slicedInput_4                    : unsigned(30 DOWNTO 0);  -- ufix31
  SIGNAL Product_out1_8                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL slicedInput_5                    : std_logic;  -- ufix1
  SIGNAL valid_3_1                        : std_logic;
  SIGNAL pop_2                            : std_logic;
  SIGNAL Rate_Transition2_ds_out          : std_logic;
  SIGNAL Rate_Transition2_out1            : std_logic;
  SIGNAL Rate_Transition2_out1_1          : std_logic;
  SIGNAL slicedInput_6                    : unsigned(30 DOWNTO 0);  -- ufix31
  SIGNAL Product_out1_9                   : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL slicedInput_7                    : std_logic;  -- ufix1
  SIGNAL valid_4_1                        : std_logic;
  SIGNAL pop_3                            : std_logic;
  SIGNAL Rate_Transition3_ds_out          : std_logic;
  SIGNAL Rate_Transition3_out1            : std_logic;
  SIGNAL Rate_Transition3_out1_1          : std_logic;
  SIGNAL FIFO_1_out1                      : std_logic_vector(30 DOWNTO 0);  -- ufix31
  SIGNAL FIFO_1_out1_1                    : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL FIFO_2_out1                      : std_logic_vector(30 DOWNTO 0);  -- ufix31
  SIGNAL FIFO_2_out1_1                    : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL FIFO_3_out1                      : std_logic_vector(30 DOWNTO 0);  -- ufix31
  SIGNAL FIFO_3_out1_1                    : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL FIFO_4_out1                      : std_logic_vector(30 DOWNTO 0);  -- ufix31
  SIGNAL FIFO_4_out1_1                    : signed(30 DOWNTO 0);  -- sfix31_En23
  SIGNAL Add_add_cast                     : signed(32 DOWNTO 0);  -- sfix33_En23
  SIGNAL Add_add_cast_1                   : signed(32 DOWNTO 0);  -- sfix33_En23
  SIGNAL Add_add_temp                     : signed(32 DOWNTO 0);  -- sfix33_En23
  SIGNAL Add_add_cast_2                   : signed(32 DOWNTO 0);  -- sfix33_En23
  SIGNAL Add_add_temp_1                   : signed(32 DOWNTO 0);  -- sfix33_En23
  SIGNAL Add_add_cast_3                   : signed(32 DOWNTO 0);  -- sfix33_En23
  SIGNAL Add_out1                         : signed(32 DOWNTO 0);  -- sfix33_En23

BEGIN
  u_Hanning_ROM : fft_filters_Hanning_ROM_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              enb_1_16_1 => enb_1_16_1,
              Index => std_logic_vector(counter_B_out1),  -- uint8
              hanning_value => Hanning_ROM_out1  -- sfix24_En22
              );

  u_ShiftRegisterRAM : fft_filters_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 8,
                 DataWidth => 124
                 )
    PORT MAP( clk => clk,
              enb_1_16_0 => enb_1_16_0,
              wr_din => std_logic_vector(mergedDelay_regin),
              wr_addr => std_logic_vector(mergedDelay_waddr),
              wr_en => mergedDelay_wrenb,  -- ufix1
              rd_addr => std_logic_vector(mergedDelay_raddr),
              rd_dout => mergedDelay_regout
              );

  u_FIFO_Write_Select : fft_filters_FIFO_Write_Select
    PORT MAP( fifo_counter => std_logic_vector(Frame_counter_out1),  -- ufix2
              valid_signal => iFFT_Valid,
              valid_1 => valid_1,
              valid_2 => valid_2,
              valid_3 => valid_3,
              valid_4 => valid_4
              );

  u_ShiftRegisterRAM_1 : fft_filters_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 8,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb_1_16_0 => enb_1_16_0,
              wr_din => std_logic_vector(mergedDelay_regin_1),
              wr_addr => std_logic_vector(mergedDelay_waddr_1),
              wr_en => mergedDelay_wrenb_1,  -- ufix1
              rd_addr => std_logic_vector(mergedDelay_raddr_1),
              rd_dout => mergedDelay_regout_1
              );

  u_fifo_state_machine : fft_filters_fifo_state_machine
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_16_0 => enb_1_16_0,
              valid => valid_1,
              pop => pop
              );

  u_fifo_state_machine1 : fft_filters_fifo_state_machine1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_16_0 => enb_1_16_0,
              valid => valid_2,
              pop => pop_1
              );

  u_fifo_state_machine2 : fft_filters_fifo_state_machine2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_16_0 => enb_1_16_0,
              valid => valid_3,
              pop => pop_2
              );

  u_fifo_state_machine3 : fft_filters_fifo_state_machine3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_16_0 => enb_1_16_0,
              valid => valid_4,
              pop => pop_3
              );

  u_FIFO_1 : fft_filters_FIFO_1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_16_0 => enb_1_16_0,
              enb_1_16_1 => enb_1_16_1,
              enb_1_2048_1 => enb_1_2048_1,
              In_rsvd => std_logic_vector(Product_out1_6),  -- sfix31_En23
              Push => valid_1_1,
              Pop => Rate_Transition4_out1_1,
              Out_rsvd => FIFO_1_out1  -- sfix31_En23
              );

  u_FIFO_2 : fft_filters_FIFO_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_16_0 => enb_1_16_0,
              enb_1_16_1 => enb_1_16_1,
              enb_1_2048_1 => enb_1_2048_1,
              In_rsvd => std_logic_vector(Product_out1_7),  -- sfix31_En23
              Push => valid_2_1,
              Pop => Rate_Transition1_out1_1,
              Out_rsvd => FIFO_2_out1  -- sfix31_En23
              );

  u_FIFO_3 : fft_filters_FIFO_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_16_0 => enb_1_16_0,
              enb_1_16_1 => enb_1_16_1,
              enb_1_2048_1 => enb_1_2048_1,
              In_rsvd => std_logic_vector(Product_out1_8),  -- sfix31_En23
              Push => valid_3_1,
              Pop => Rate_Transition2_out1_1,
              Out_rsvd => FIFO_3_out1  -- sfix31_En23
              );

  u_FIFO_4 : fft_filters_FIFO_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_16_0 => enb_1_16_0,
              enb_1_16_1 => enb_1_16_1,
              enb_1_2048_1 => enb_1_2048_1,
              In_rsvd => std_logic_vector(Product_out1_9),  -- sfix31_En23
              Push => valid_4_1,
              Pop => Rate_Transition3_out1_1,
              Out_rsvd => FIFO_4_out1  -- sfix31_En23
              );

  IFFT_Data_signed <= signed(IFFT_Data);

  HwModeRegister_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      IFFT_Data_1 <= to_signed(16#00000000#, 31);
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        IFFT_Data_1 <= IFFT_Data_signed;
      END IF;
    END IF;
  END PROCESS HwModeRegister_process;


  Bitwise_Operator_out1 <=  NOT iFFT_Valid;

  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 128
  counter_B_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      counter_B_out1 <= to_unsigned(16#00#, 8);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        IF Bitwise_Operator_out1 = '1' THEN 
          counter_B_out1 <= to_unsigned(16#00#, 8);
        ELSIF iFFT_Valid = '1' THEN 
          IF counter_B_out1 >= to_unsigned(16#80#, 8) THEN 
            counter_B_out1 <= to_unsigned(16#00#, 8);
          ELSE 
            counter_B_out1 <= counter_B_out1 + to_unsigned(16#01#, 8);
          END IF;
        END IF;
      END IF;
    END IF;
  END PROCESS counter_B_process;


  Hanning_ROM_out1_1 <= signed(Hanning_ROM_out1);

  HwModeRegister1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Hanning_ROM_out1_2 <= to_signed(16#000000#, 24);
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        Hanning_ROM_out1_2 <= Hanning_ROM_out1_1;
      END IF;
    END IF;
  END PROCESS HwModeRegister1_process;


  Product_mul_temp <= IFFT_Data_1 * Hanning_ROM_out1_2;
  Product_out1 <= Product_mul_temp(52 DOWNTO 22);

  PipelineRegister_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_out1_1 <= to_signed(16#00000000#, 31);
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        Product_out1_1 <= Product_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;


  FIFO_11_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_out1_2 <= to_signed(16#00000000#, 31);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_1 = '1' THEN
        Product_out1_2 <= Product_out1_1;
      END IF;
    END IF;
  END PROCESS FIFO_11_output_process;


  FIFO_21_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_out1_3 <= to_signed(16#00000000#, 31);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_1 = '1' THEN
        Product_out1_3 <= Product_out1_1;
      END IF;
    END IF;
  END PROCESS FIFO_21_output_process;


  FIFO_31_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_out1_4 <= to_signed(16#00000000#, 31);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_1 = '1' THEN
        Product_out1_4 <= Product_out1_1;
      END IF;
    END IF;
  END PROCESS FIFO_31_output_process;


  FIFO_41_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Product_out1_5 <= to_signed(16#00000000#, 31);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_1 = '1' THEN
        Product_out1_5 <= Product_out1_1;
      END IF;
    END IF;
  END PROCESS FIFO_41_output_process;


  mergedInput <= unsigned(Product_out1_2) & unsigned(Product_out1_3) & unsigned(Product_out1_4) & unsigned(Product_out1_5);

  -- Input register for RAM-based shift register mergedDelay
  mergedDelay_reginc_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      mergedDelay_regin <= to_unsigned(0, 124);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        mergedDelay_regin <= mergedInput;
      END IF;
    END IF;
  END PROCESS mergedDelay_reginc_process;


  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 250
  -- 
  -- Write address counter for RAM-based shift register mergedDelay
  mergedDelay_wr_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      mergedDelay_waddr <= to_unsigned(16#00#, 8);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        IF mergedDelay_waddr >= to_unsigned(16#FA#, 8) THEN 
          mergedDelay_waddr <= to_unsigned(16#00#, 8);
        ELSE 
          mergedDelay_waddr <= mergedDelay_waddr + to_unsigned(16#01#, 8);
        END IF;
      END IF;
    END IF;
  END PROCESS mergedDelay_wr_process;


  mergedDelay_wrenb <= '1';

  -- Count limited, Unsigned Counter
  --  initial value   = 1
  --  step value      = 1
  --  count to value  = 250
  -- 
  -- Read address counter for RAM-based shift register mergedDelay
  mergedDelay_rd_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      mergedDelay_raddr <= to_unsigned(16#01#, 8);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        IF mergedDelay_raddr >= to_unsigned(16#FA#, 8) THEN 
          mergedDelay_raddr <= to_unsigned(16#00#, 8);
        ELSE 
          mergedDelay_raddr <= mergedDelay_raddr + to_unsigned(16#01#, 8);
        END IF;
      END IF;
    END IF;
  END PROCESS mergedDelay_rd_process;


  mergedDelay_regout_unsigned <= unsigned(mergedDelay_regout);

  -- Output register for RAM-based shift register mergedDelay
  mergedDelay_regoutc_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      mergedOutput <= to_unsigned(0, 124);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        mergedOutput <= mergedDelay_regout_unsigned;
      END IF;
    END IF;
  END PROCESS mergedDelay_regoutc_process;


  -- Free running, Unsigned Counter
  --  initial value   = 2
  --  step value      = 1
  Frame_counter_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Frame_counter_out1 <= to_unsigned(16#2#, 2);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' AND FFT_Frame_Pulse = '1' THEN
        Frame_counter_out1 <= Frame_counter_out1 + to_unsigned(16#1#, 2);
      END IF;
    END IF;
  END PROCESS Frame_counter_process;


  mergedInput_1 <= unsigned'(valid_1 & valid_2 & valid_3 & valid_4);

  -- Input register for RAM-based shift register mergedDelay
  mergedDelay_reginc_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      mergedDelay_regin_1 <= to_unsigned(16#0#, 4);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        mergedDelay_regin_1 <= mergedInput_1;
      END IF;
    END IF;
  END PROCESS mergedDelay_reginc_1_process;


  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 251
  -- 
  -- Write address counter for RAM-based shift register mergedDelay
  mergedDelay_wr_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      mergedDelay_waddr_1 <= to_unsigned(16#00#, 8);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        IF mergedDelay_waddr_1 >= to_unsigned(16#FB#, 8) THEN 
          mergedDelay_waddr_1 <= to_unsigned(16#00#, 8);
        ELSE 
          mergedDelay_waddr_1 <= mergedDelay_waddr_1 + to_unsigned(16#01#, 8);
        END IF;
      END IF;
    END IF;
  END PROCESS mergedDelay_wr_1_process;


  mergedDelay_wrenb_1 <= '1';

  -- Count limited, Unsigned Counter
  --  initial value   = 1
  --  step value      = 1
  --  count to value  = 251
  -- 
  -- Read address counter for RAM-based shift register mergedDelay
  mergedDelay_rd_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      mergedDelay_raddr_1 <= to_unsigned(16#01#, 8);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        IF mergedDelay_raddr_1 >= to_unsigned(16#FB#, 8) THEN 
          mergedDelay_raddr_1 <= to_unsigned(16#00#, 8);
        ELSE 
          mergedDelay_raddr_1 <= mergedDelay_raddr_1 + to_unsigned(16#01#, 8);
        END IF;
      END IF;
    END IF;
  END PROCESS mergedDelay_rd_1_process;


  mergedDelay_regout_unsigned_1 <= unsigned(mergedDelay_regout_1);

  -- Output register for RAM-based shift register mergedDelay
  mergedDelay_regoutc_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      mergedOutput_1 <= to_unsigned(16#0#, 4);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        mergedOutput_1 <= mergedDelay_regout_unsigned_1;
      END IF;
    END IF;
  END PROCESS mergedDelay_regoutc_1_process;


  slicedInput <= mergedOutput(123 DOWNTO 93);

  Product_out1_6 <= signed(slicedInput);

  slicedInput_1 <= mergedOutput_1(3);

  
  valid_1_1 <= '1' WHEN slicedInput_1 /= '0' ELSE
      '0';

  -- Downsample register
  Rate_Transition4_ds_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition4_ds_out <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_33 = '1' THEN
        Rate_Transition4_ds_out <= pop;
      END IF;
    END IF;
  END PROCESS Rate_Transition4_ds_process;


  -- Downsample output register
  Rate_Transition4_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition4_out1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition4_out1 <= Rate_Transition4_ds_out;
      END IF;
    END IF;
  END PROCESS Rate_Transition4_output_process;


  PipelineRegister4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition4_out1_1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition4_out1_1 <= Rate_Transition4_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister4_process;


  slicedInput_2 <= mergedOutput(92 DOWNTO 62);

  Product_out1_7 <= signed(slicedInput_2);

  slicedInput_3 <= mergedOutput_1(2);

  
  valid_2_1 <= '1' WHEN slicedInput_3 /= '0' ELSE
      '0';

  -- Downsample register
  Rate_Transition1_ds_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition1_ds_out <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_33 = '1' THEN
        Rate_Transition1_ds_out <= pop_1;
      END IF;
    END IF;
  END PROCESS Rate_Transition1_ds_process;


  -- Downsample output register
  Rate_Transition1_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition1_out1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition1_out1 <= Rate_Transition1_ds_out;
      END IF;
    END IF;
  END PROCESS Rate_Transition1_output_process;


  PipelineRegister1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition1_out1_1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition1_out1_1 <= Rate_Transition1_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister1_process;


  slicedInput_4 <= mergedOutput(61 DOWNTO 31);

  Product_out1_8 <= signed(slicedInput_4);

  slicedInput_5 <= mergedOutput_1(1);

  
  valid_3_1 <= '1' WHEN slicedInput_5 /= '0' ELSE
      '0';

  -- Downsample register
  Rate_Transition2_ds_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition2_ds_out <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_33 = '1' THEN
        Rate_Transition2_ds_out <= pop_2;
      END IF;
    END IF;
  END PROCESS Rate_Transition2_ds_process;


  -- Downsample output register
  Rate_Transition2_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition2_out1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition2_out1 <= Rate_Transition2_ds_out;
      END IF;
    END IF;
  END PROCESS Rate_Transition2_output_process;


  PipelineRegister2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition2_out1_1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition2_out1_1 <= Rate_Transition2_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister2_process;


  slicedInput_6 <= mergedOutput(30 DOWNTO 0);

  Product_out1_9 <= signed(slicedInput_6);

  slicedInput_7 <= mergedOutput_1(0);

  
  valid_4_1 <= '1' WHEN slicedInput_7 /= '0' ELSE
      '0';

  -- Downsample register
  Rate_Transition3_ds_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition3_ds_out <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_33 = '1' THEN
        Rate_Transition3_ds_out <= pop_3;
      END IF;
    END IF;
  END PROCESS Rate_Transition3_ds_process;


  -- Downsample output register
  Rate_Transition3_output_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition3_out1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition3_out1 <= Rate_Transition3_ds_out;
      END IF;
    END IF;
  END PROCESS Rate_Transition3_output_process;


  PipelineRegister3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Rate_Transition3_out1_1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Rate_Transition3_out1_1 <= Rate_Transition3_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister3_process;


  FIFO_1_out1_1 <= signed(FIFO_1_out1);

  FIFO_2_out1_1 <= signed(FIFO_2_out1);

  FIFO_3_out1_1 <= signed(FIFO_3_out1);

  FIFO_4_out1_1 <= signed(FIFO_4_out1);

  Add_add_cast <= resize(FIFO_1_out1_1, 33);
  Add_add_cast_1 <= resize(FIFO_2_out1_1, 33);
  Add_add_temp <= Add_add_cast + Add_add_cast_1;
  Add_add_cast_2 <= resize(FIFO_3_out1_1, 33);
  Add_add_temp_1 <= Add_add_temp + Add_add_cast_2;
  Add_add_cast_3 <= resize(FIFO_4_out1_1, 33);
  Add_out1 <= Add_add_temp_1 + Add_add_cast_3;

  signal_out <= std_logic_vector(Add_out1);

END rtl;

