part=xa7a15tcpg236-1I

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=10ns
clock_uncertainty=1ns
csim.code_analyzer=1
syn.file=C:\Users\Abbas_Sheik\Downloads\weights.h
syn.file=C:\Users\Abbas_Sheik\Desktop\FPGA\LSTM_hls_component\lstm.cpp
tb.file=tb_lstm.cpp
tb.file=C:\Users\Abbas_Sheik\Desktop\FPGA\LSTM_hls_component\lstm.cpp