Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb  7 08:43:00 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab1_Top_Level_timing_summary_routed.rpt -pb Lab1_Top_Level_timing_summary_routed.pb -rpx Lab1_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab1_Top_Level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (6)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U2/clk_temp_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: U23/clk_temp_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U3/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.697        0.000                      0                   88        0.238        0.000                      0                   88        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                5.697        0.000                      0                   88        0.238        0.000                      0                   88        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        gclk                        
(none)                      gclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        5.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 U23/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 2.161ns (50.215%)  route 2.142ns (49.785%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U23/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U23/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.453    U23/count_reg[6]
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.577 f  U23/clk_temp_i_2__0/O
                         net (fo=11, routed)          0.706     7.283    U23/clk_temp_i_2__0_n_0
    SLICE_X59Y69         LUT5 (Prop_lut5_I0_O)        0.152     7.435 r  U23/count[0]_i_7/O
                         net (fo=3, routed)           0.578     8.012    U23/count[0]_i_7_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.332     8.344 r  U23/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.344    U23/count[0]_i_6_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.876 r  U23/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.876    U23/count_reg[0]_i_1__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.990 r  U23/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    U23/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.104 r  U23/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.104    U23/count_reg[8]_i_1__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  U23/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.218    U23/count_reg[12]_i_1__0_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.441 r  U23/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.441    U23/count_reg[16]_i_1__0_n_7
    SLICE_X58Y71         FDCE                                         r  U23/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.493    14.840    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y71         FDCE                                         r  U23/count_reg[16]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y71         FDCE (Setup_fdce_C_D)        0.062    15.139    U23/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 U23/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.158ns (50.181%)  route 2.142ns (49.819%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U23/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U23/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.453    U23/count_reg[6]
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.577 f  U23/clk_temp_i_2__0/O
                         net (fo=11, routed)          0.706     7.283    U23/clk_temp_i_2__0_n_0
    SLICE_X59Y69         LUT5 (Prop_lut5_I0_O)        0.152     7.435 r  U23/count[0]_i_7/O
                         net (fo=3, routed)           0.578     8.012    U23/count[0]_i_7_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.332     8.344 r  U23/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.344    U23/count[0]_i_6_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.876 r  U23/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.876    U23/count_reg[0]_i_1__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.990 r  U23/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    U23/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.104 r  U23/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.104    U23/count_reg[8]_i_1__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.438 r  U23/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.438    U23/count_reg[12]_i_1__0_n_6
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494    14.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[13]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y70         FDCE (Setup_fdce_C_D)        0.062    15.140    U23/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 U23/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 2.137ns (49.936%)  route 2.142ns (50.064%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U23/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U23/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.453    U23/count_reg[6]
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.577 f  U23/clk_temp_i_2__0/O
                         net (fo=11, routed)          0.706     7.283    U23/clk_temp_i_2__0_n_0
    SLICE_X59Y69         LUT5 (Prop_lut5_I0_O)        0.152     7.435 r  U23/count[0]_i_7/O
                         net (fo=3, routed)           0.578     8.012    U23/count[0]_i_7_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.332     8.344 r  U23/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.344    U23/count[0]_i_6_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.876 r  U23/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.876    U23/count_reg[0]_i_1__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.990 r  U23/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    U23/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.104 r  U23/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.104    U23/count_reg[8]_i_1__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.417 r  U23/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.417    U23/count_reg[12]_i_1__0_n_4
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494    14.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[15]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y70         FDCE (Setup_fdce_C_D)        0.062    15.140    U23/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 U3/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 2.026ns (47.771%)  route 2.215ns (52.229%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.605     5.131    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y73         FDCE                                         r  U3/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.456     5.587 r  U3/count_reg[21]/Q
                         net (fo=2, routed)           0.830     6.417    U3/count_reg[21]
    SLICE_X60Y72         LUT5 (Prop_lut5_I0_O)        0.124     6.541 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.385     7.926    U3/clk_temp_i_3_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.050 r  U3/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.050    U3/count[0]_i_6__1_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.582 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    U3/count_reg[0]_i_1_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.696 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    U3/count_reg[4]_i_1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    U3/count_reg[8]_i_1_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    U3/count_reg[12]_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    U3/count_reg[16]_i_1_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  U3/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.372    U3/count_reg[20]_i_1_n_6
    SLICE_X61Y73         FDCE                                         r  U3/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.490    14.837    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y73         FDCE                                         r  U3/count_reg[21]/C
                         clock pessimism              0.294    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)        0.062    15.158    U3/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 U23/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 2.063ns (49.055%)  route 2.142ns (50.945%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U23/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U23/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.453    U23/count_reg[6]
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.577 f  U23/clk_temp_i_2__0/O
                         net (fo=11, routed)          0.706     7.283    U23/clk_temp_i_2__0_n_0
    SLICE_X59Y69         LUT5 (Prop_lut5_I0_O)        0.152     7.435 r  U23/count[0]_i_7/O
                         net (fo=3, routed)           0.578     8.012    U23/count[0]_i_7_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.332     8.344 r  U23/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.344    U23/count[0]_i_6_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.876 r  U23/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.876    U23/count_reg[0]_i_1__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.990 r  U23/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    U23/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.104 r  U23/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.104    U23/count_reg[8]_i_1__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.343 r  U23/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.343    U23/count_reg[12]_i_1__0_n_5
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494    14.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[14]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y70         FDCE (Setup_fdce_C_D)        0.062    15.140    U23/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 U23/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 2.047ns (48.861%)  route 2.142ns (51.139%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U23/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U23/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.453    U23/count_reg[6]
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.577 f  U23/clk_temp_i_2__0/O
                         net (fo=11, routed)          0.706     7.283    U23/clk_temp_i_2__0_n_0
    SLICE_X59Y69         LUT5 (Prop_lut5_I0_O)        0.152     7.435 r  U23/count[0]_i_7/O
                         net (fo=3, routed)           0.578     8.012    U23/count[0]_i_7_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.332     8.344 r  U23/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.344    U23/count[0]_i_6_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.876 r  U23/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.876    U23/count_reg[0]_i_1__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.990 r  U23/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    U23/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.104 r  U23/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.104    U23/count_reg[8]_i_1__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.327 r  U23/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.327    U23/count_reg[12]_i_1__0_n_7
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494    14.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[12]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y70         FDCE (Setup_fdce_C_D)        0.062    15.140    U23/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 U23/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 2.044ns (48.824%)  route 2.142ns (51.176%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U23/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U23/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.453    U23/count_reg[6]
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.577 f  U23/clk_temp_i_2__0/O
                         net (fo=11, routed)          0.706     7.283    U23/clk_temp_i_2__0_n_0
    SLICE_X59Y69         LUT5 (Prop_lut5_I0_O)        0.152     7.435 r  U23/count[0]_i_7/O
                         net (fo=3, routed)           0.578     8.012    U23/count[0]_i_7_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.332     8.344 r  U23/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.344    U23/count[0]_i_6_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.876 r  U23/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.876    U23/count_reg[0]_i_1__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.990 r  U23/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    U23/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.324 r  U23/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.324    U23/count_reg[8]_i_1__0_n_6
    SLICE_X58Y69         FDCE                                         r  U23/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494    14.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U23/count_reg[9]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.062    15.140    U23/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 U23/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 2.023ns (48.566%)  route 2.142ns (51.434%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  U23/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U23/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.453    U23/count_reg[6]
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.577 f  U23/clk_temp_i_2__0/O
                         net (fo=11, routed)          0.706     7.283    U23/clk_temp_i_2__0_n_0
    SLICE_X59Y69         LUT5 (Prop_lut5_I0_O)        0.152     7.435 r  U23/count[0]_i_7/O
                         net (fo=3, routed)           0.578     8.012    U23/count[0]_i_7_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.332     8.344 r  U23/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.344    U23/count[0]_i_6_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.876 r  U23/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.876    U23/count_reg[0]_i_1__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.990 r  U23/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    U23/count_reg[4]_i_1__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.303 r  U23/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.303    U23/count_reg[8]_i_1__0_n_4
    SLICE_X58Y69         FDCE                                         r  U23/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494    14.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U23/count_reg[11]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.062    15.140    U23/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 U3/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.912ns (46.328%)  route 2.215ns (53.671%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.605     5.131    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y73         FDCE                                         r  U3/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.456     5.587 r  U3/count_reg[21]/Q
                         net (fo=2, routed)           0.830     6.417    U3/count_reg[21]
    SLICE_X60Y72         LUT5 (Prop_lut5_I0_O)        0.124     6.541 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.385     7.926    U3/clk_temp_i_3_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.050 r  U3/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.050    U3/count[0]_i_6__1_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.582 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    U3/count_reg[0]_i_1_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.696 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    U3/count_reg[4]_i_1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    U3/count_reg[8]_i_1_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    U3/count_reg[12]_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.258 r  U3/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.258    U3/count_reg[16]_i_1_n_6
    SLICE_X61Y72         FDCE                                         r  U3/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.491    14.838    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y72         FDCE                                         r  U3/count_reg[17]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y72         FDCE (Setup_fdce_C_D)        0.062    15.137    U3/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 U3/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.931ns (46.574%)  route 2.215ns (53.426%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.605     5.131    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y73         FDCE                                         r  U3/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.456     5.587 r  U3/count_reg[21]/Q
                         net (fo=2, routed)           0.830     6.417    U3/count_reg[21]
    SLICE_X60Y72         LUT5 (Prop_lut5_I0_O)        0.124     6.541 f  U3/clk_temp_i_3/O
                         net (fo=25, routed)          1.385     7.926    U3/clk_temp_i_3_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.050 r  U3/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.050    U3/count[0]_i_6__1_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.582 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    U3/count_reg[0]_i_1_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.696 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    U3/count_reg[4]_i_1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    U3/count_reg[8]_i_1_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    U3/count_reg[12]_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    U3/count_reg[16]_i_1_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.277 r  U3/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.277    U3/count_reg[20]_i_1_n_5
    SLICE_X61Y73         FDCE                                         r  U3/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.490    14.837    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y73         FDCE                                         r  U3/count_reg[22]/C
                         clock pessimism              0.294    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)        0.062    15.158    U3/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  5.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.471    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U2/count_reg[0]/Q
                         net (fo=5, routed)           0.079     1.714    U2/count_reg[0]
    SLICE_X64Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.843 r  U2/count_reg[0]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.843    U2/count_reg[0]_i_1__1_n_6
    SLICE_X64Y67         FDCE                                         r  U2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.985    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  U2/count_reg[1]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.134     1.605    U2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U23/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.584     1.470    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U23/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U23/count_reg[0]/Q
                         net (fo=5, routed)           0.089     1.700    U23/count_reg[0]
    SLICE_X58Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.824 r  U23/count_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.824    U23/count_reg[0]_i_1__0_n_6
    SLICE_X58Y67         FDCE                                         r  U23/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.852     1.983    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  U23/count_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X58Y67         FDCE (Hold_fdce_C_D)         0.105     1.575    U23/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U12/win_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/win_count_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.511%)  route 0.182ns (49.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.467    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  U12/win_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U12/win_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.182     1.791    U12/win_count_temp_reg[2]
    SLICE_X63Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.836 r  U12/win_count_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.836    U12/plusOp__2[3]
    SLICE_X63Y72         FDCE                                         r  U12/win_count_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.849     1.980    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y72         FDCE                                         r  U12/win_count_temp_reg[3]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X63Y72         FDCE (Hold_fdce_C_D)         0.092     1.572    U12/win_count_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/clk_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.469    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U2/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U2/clk_temp_reg/Q
                         net (fo=3, routed)           0.168     1.779    U2/CLK
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  U2/clk_temp_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    U2/clk_temp_i_1__0_n_0
    SLICE_X65Y69         FDCE                                         r  U2/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.983    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y69         FDCE                                         r  U2/clk_temp_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X65Y69         FDCE (Hold_fdce_C_D)         0.091     1.560    U2/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.580     1.466    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y71         FDCE                                         r  U3/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  U3/clk_temp_reg/Q
                         net (fo=5, routed)           0.175     1.806    U3/CLK
    SLICE_X60Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.851 r  U3/clk_temp_i_1__1/O
                         net (fo=1, routed)           0.000     1.851    U3/clk_temp_i_1__1_n_0
    SLICE_X60Y71         FDCE                                         r  U3/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.848     1.979    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y71         FDCE                                         r  U3/clk_temp_reg/C
                         clock pessimism             -0.513     1.466    
    SLICE_X60Y71         FDCE (Hold_fdce_C_D)         0.120     1.586    U3/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.580     1.466    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y71         FDCE                                         r  U3/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U3/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.728    U3/count_reg[15]
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.773 r  U3/count[12]_i_2__1/O
                         net (fo=1, routed)           0.000     1.773    U3/count[12]_i_2__1_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.836 r  U3/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    U3/count_reg[12]_i_1_n_4
    SLICE_X61Y71         FDCE                                         r  U3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.848     1.979    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y71         FDCE                                         r  U3/count_reg[15]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X61Y71         FDCE (Hold_fdce_C_D)         0.105     1.571    U3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U12/loss_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/loss_count_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.469    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U12/loss_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.148     1.617 r  U12/loss_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.138     1.756    U12/loss_count_temp_reg[1]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.099     1.855 r  U12/loss_count_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.855    U12/plusOp__0[3]
    SLICE_X60Y68         FDCE                                         r  U12/loss_count_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.982    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U12/loss_count_temp_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X60Y68         FDCE (Hold_fdce_C_D)         0.121     1.590    U12/loss_count_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U2/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.469    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U2/count_reg[10]/Q
                         net (fo=3, routed)           0.126     1.759    U2/count_reg[10]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  U2/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.869    U2/count_reg[8]_i_1__1_n_5
    SLICE_X64Y69         FDCE                                         r  U2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.983    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  U2/count_reg[10]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X64Y69         FDCE (Hold_fdce_C_D)         0.134     1.603    U2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.471    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  U2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U2/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.762    U2/count_reg[2]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  U2/count_reg[0]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.872    U2/count_reg[0]_i_1__1_n_5
    SLICE_X64Y67         FDCE                                         r  U2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.985    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  U2/count_reg[2]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.134     1.605    U2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U3/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.580     1.466    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y71         FDCE                                         r  U3/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U3/count_reg[14]/Q
                         net (fo=2, routed)           0.122     1.729    U3/count_reg[14]
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.774 r  U3/count[12]_i_3__1/O
                         net (fo=1, routed)           0.000     1.774    U3/count[12]_i_3__1_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.840 r  U3/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    U3/count_reg[12]_i_1_n_5
    SLICE_X61Y71         FDCE                                         r  U3/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.848     1.979    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y71         FDCE                                         r  U3/count_reg[14]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X61Y71         FDCE (Hold_fdce_C_D)         0.105     1.571    U3/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y72    U11/switch_flag_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y73    U11/switch_previous_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y73    U11/switch_previous_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y73    U11/switch_previous_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y73    U11/switch_previous_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y73    U11/switch_previous_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y72    U11/user_rps_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y72    U11/user_rps_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y72    U11/user_rps_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y72    U11/switch_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y72    U11/switch_flag_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y73    U11/switch_previous_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y73    U11/switch_previous_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y72    U11/switch_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y72    U11/switch_flag_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y73    U11/switch_previous_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y73    U11/switch_previous_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73    U11/switch_previous_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.557ns  (logic 4.359ns (50.933%)  route 4.199ns (49.067%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[0]/Q
                         net (fo=28, routed)          0.849     1.305    U12/Q[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     1.429 r  U12/D1_SEG_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.666     2.096    U11/D1_SEG_OBUF[4]_inst_i_1_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.220 r  U11/D1_SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.789     3.008    U11/D1_SEG_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124     3.132 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.894     5.027    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531     8.557 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.557    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.617ns (54.695%)  route 3.824ns (45.305%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U4/count_reg[1]/Q
                         net (fo=33, routed)          0.986     1.442    U12/Q[1]
    SLICE_X60Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.566 r  U12/D1_SEG_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.566    U12/D1_SEG_OBUF[3]_inst_i_5_n_0
    SLICE_X60Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.775 r  U12/D1_SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.947     2.721    U11/D1_SEG[3]_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.297     3.018 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.892     4.910    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531     8.441 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.441    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.324ns  (logic 4.422ns (53.130%)  route 3.901ns (46.870%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[0]/Q
                         net (fo=28, routed)          1.081     1.537    U11/D1_SEG[1][0]
    SLICE_X63Y71         LUT5 (Prop_lut5_I1_O)        0.152     1.689 r  U11/D1_SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.767     2.456    U11/D1_SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I3_O)        0.326     2.782 r  U11/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.053     4.835    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488     8.324 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.324    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.344ns (55.198%)  route 3.526ns (44.802%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U4/count_reg[0]/Q
                         net (fo=28, routed)          0.889     1.345    U4/Q[0]
    SLICE_X65Y72         LUT2 (Prop_lut2_I1_O)        0.152     1.497 r  U4/D0_AN_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.637     4.134    D1_AN_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.736     7.870 r  D0_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.870    D0_AN[3]
    A8                                                                r  D0_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.858ns  (logic 4.162ns (52.960%)  route 3.696ns (47.040%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U5/rps_temp_reg[0]/Q
                         net (fo=28, routed)          1.144     1.662    U5/comp_rps[0]
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     1.786 r  U5/D0_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.552     4.338    D0_SEG_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520     7.858 r  D0_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.858    D0_SEG[6]
    B5                                                                r  D0_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.177ns (53.255%)  route 3.666ns (46.745%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U5/rps_temp_reg[0]/Q
                         net (fo=28, routed)          1.175     1.693    U5/comp_rps[0]
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)        0.124     1.817 r  U5/D0_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.491     4.308    D0_SEG_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535     7.843 r  D0_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.843    D0_SEG[4]
    A7                                                                r  D0_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.168ns (53.296%)  route 3.652ns (46.704%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U5/rps_temp_reg[0]/Q
                         net (fo=28, routed)          1.314     1.832    U5/comp_rps[0]
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     1.956 r  U5/D0_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.338     4.294    D0_SEG_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526     7.820 r  D0_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.820    D0_SEG[0]
    D7                                                                r  D0_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.737ns  (logic 4.343ns (56.140%)  route 3.393ns (43.860%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U4/count_reg[1]/Q
                         net (fo=33, routed)          0.714     1.170    U4/Q[1]
    SLICE_X65Y72         LUT2 (Prop_lut2_I1_O)        0.152     1.322 r  U4/D0_AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.680     4.001    D1_AN_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         3.735     7.737 r  D0_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.737    D0_AN[2]
    C7                                                                r  D0_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.516ns (58.524%)  route 3.201ns (41.476%))
  Logic Levels:           4  (FDCE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          1.333     1.789    U11/D1_SEG[1][1]
    SLICE_X62Y70         LUT5 (Prop_lut5_I3_O)        0.124     1.913 r  U11/D1_SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.913    U4/D1_SEG[2]_0
    SLICE_X62Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.130 r  U4/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868     3.998    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.719     7.717 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.717    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 4.229ns (55.094%)  route 3.447ns (44.906%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[1]/Q
                         net (fo=33, routed)          1.090     1.546    U12/Q[1]
    SLICE_X63Y70         LUT6 (Prop_lut6_I4_O)        0.124     1.670 r  U12/D1_SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.573     2.243    U12/D1_SEG_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.367 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.783     4.151    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525     7.675 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.675    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U22/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U22/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE                         0.000     0.000 r  U22/delay2_reg/C
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U22/delay2_reg/Q
                         net (fo=3, routed)           0.135     0.263    U22/delay2
    SLICE_X59Y71         FDCE                                         r  U22/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U18/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U18/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.453%)  route 0.169ns (54.547%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE                         0.000     0.000 r  U18/delay2_reg/C
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U18/delay2_reg/Q
                         net (fo=2, routed)           0.169     0.310    U18/delay2
    SLICE_X59Y71         FDCE                                         r  U18/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U22/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U22/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.128ns (39.073%)  route 0.200ns (60.927%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE                         0.000     0.000 r  U22/delay1_reg/C
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U22/delay1_reg/Q
                         net (fo=3, routed)           0.200     0.328    U22/delay1
    SLICE_X59Y71         FDCE                                         r  U22/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U20/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U20/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (49.016%)  route 0.171ns (50.984%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDCE                         0.000     0.000 r  U20/delay1_reg/C
    SLICE_X60Y67         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U20/delay1_reg/Q
                         net (fo=2, routed)           0.171     0.335    U20/delay1
    SLICE_X59Y70         FDCE                                         r  U20/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U19/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.164ns (40.742%)  route 0.239ns (59.258%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDCE                         0.000     0.000 r  U19/delay1_reg/C
    SLICE_X60Y67         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U19/delay1_reg/Q
                         net (fo=2, routed)           0.239     0.403    U19/delay1
    SLICE_X59Y70         FDCE                                         r  U19/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5/rps_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.207ns (49.545%)  route 0.211ns (50.455%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X60Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  U5/rps_temp_reg[3]/Q
                         net (fo=29, routed)          0.211     0.375    U5/rps_temp_reg[3]
    SLICE_X60Y72         LUT4 (Prop_lut4_I1_O)        0.043     0.418 r  U5/rps_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    U5/rps_temp[2]_i_1_n_0
    SLICE_X60Y72         FDCE                                         r  U5/rps_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5/rps_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.207ns (49.545%)  route 0.211ns (50.455%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X60Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U5/rps_temp_reg[3]/Q
                         net (fo=29, routed)          0.211     0.375    U5/rps_temp_reg[3]
    SLICE_X60Y72         LUT4 (Prop_lut4_I0_O)        0.043     0.418 r  U5/rps_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     0.418    U5/p_0_in[3]
    SLICE_X60Y72         FDPE                                         r  U5/rps_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5/rps_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.785%)  route 0.211ns (50.215%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDPE                         0.000     0.000 r  U5/rps_temp_reg[3]/C
    SLICE_X60Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  U5/rps_temp_reg[3]/Q
                         net (fo=29, routed)          0.211     0.375    U5/rps_temp_reg[3]
    SLICE_X60Y72         LUT4 (Prop_lut4_I1_O)        0.045     0.420 r  U5/rps_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.420    U5/rps_temp[0]_i_1_n_0
    SLICE_X60Y72         FDCE                                         r  U5/rps_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5/rps_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.209ns (42.676%)  route 0.281ns (57.324%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDPE                         0.000     0.000 r  U5/rps_temp_reg[1]/C
    SLICE_X60Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U5/rps_temp_reg[1]/Q
                         net (fo=30, routed)          0.281     0.445    U5/comp_rps[1]
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.490 r  U5/rps_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.490    U5/p_0_in[1]
    SLICE_X60Y72         FDPE                                         r  U5/rps_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.463%)  route 0.310ns (62.537%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U4/count_reg[0]/Q
                         net (fo=28, routed)          0.195     0.336    U4/Q[0]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.381 r  U4/count[0]_i_1/O
                         net (fo=1, routed)           0.116     0.496    U4/plusOp[0]
    SLICE_X65Y72         FDCE                                         r  U4/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gclk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/loss_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.463ns  (logic 5.034ns (53.191%)  route 4.430ns (46.809%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U12/loss_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  U12/loss_count_temp_reg[1]/Q
                         net (fo=10, routed)          1.054     6.670    U12/loss_count_temp_reg[1]
    SLICE_X60Y70         LUT4 (Prop_lut4_I3_O)        0.330     7.000 r  U12/D1_SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.099     8.098    U12/U13/seg_out__30[5]
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.331     8.429 r  U12/D1_SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.429    U4/D1_SEG[5]
    SLICE_X62Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     8.641 r  U4/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.277    10.918    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.683    14.601 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.601    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 4.421ns (48.058%)  route 4.778ns (51.942%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U12/loss_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U12/loss_count_temp_reg[2]/Q
                         net (fo=9, routed)           1.623     7.279    U12/loss_count_temp_reg[2]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.403 r  U12/D1_SEG_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.997     8.400    U12/U13/seg_out__30[4]
    SLICE_X63Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  U12/D1_SEG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.263     8.787    U11/D1_SEG[4]
    SLICE_X63Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.911 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.894    10.806    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531    14.336 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.336    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 4.515ns (49.421%)  route 4.621ns (50.579%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U12/loss_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  U12/loss_count_temp_reg[1]/Q
                         net (fo=10, routed)          1.054     6.670    U12/loss_count_temp_reg[1]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.301     6.971 r  U12/D1_SEG_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.642     7.612    U12/U13/seg_out__30[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.736 r  U12/D1_SEG_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.873     8.609    U11/D1_SEG[1]_1
    SLICE_X63Y70         LUT6 (Prop_lut6_I4_O)        0.124     8.733 r  U11/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.053    10.786    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    14.275 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.275    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 4.622ns (52.483%)  route 4.185ns (47.517%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.610     5.136    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U12/tie_count_temp_reg[3]/Q
                         net (fo=8, routed)           1.346     6.938    U12/tie_count_temp_reg[3]
    SLICE_X60Y70         LUT5 (Prop_lut5_I4_O)        0.124     7.062 r  U12/D1_SEG_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.062    U12/D1_SEG_OBUF[3]_inst_i_6_n_0
    SLICE_X60Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     7.276 r  U12/D1_SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.947     8.223    U11/D1_SEG[3]_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.297     8.520 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.892    10.411    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531    13.942 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.942    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.488ns  (logic 4.651ns (54.791%)  route 3.837ns (45.209%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U12/loss_count_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U12/loss_count_temp_reg[3]/Q
                         net (fo=8, routed)           0.678     6.334    U12/loss_count_temp_reg[3]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.153     6.487 r  U12/D1_SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.803     7.290    U12/U13/seg_out__30[0]
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.331     7.621 r  U12/D1_SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.573     8.194    U12/D1_SEG_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.318 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.783    10.101    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525    13.626 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.626    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 4.873ns (57.684%)  route 3.575ns (42.316%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.610     5.136    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U12/tie_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.859     6.451    U12/tie_count_temp_reg[2]
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.154     6.605 r  U12/D1_SEG_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.848     7.453    U11/seg_out__30[0]
    SLICE_X62Y70         LUT5 (Prop_lut5_I4_O)        0.327     7.780 r  U11/D1_SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.780    U4/D1_SEG[2]_0
    SLICE_X62Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     7.997 r  U4/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868     9.865    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.719    13.584 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.584    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 4.516ns (56.967%)  route 3.412ns (43.033%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  U12/loss_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U12/loss_count_temp_reg[0]/Q
                         net (fo=11, routed)          1.013     6.669    U12/loss_count_temp_reg[0]
    SLICE_X60Y69         LUT4 (Prop_lut4_I1_O)        0.150     6.819 r  U12/D1_SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.739     7.558    U12/U13/seg_out__30[6]
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.328     7.886 r  U12/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.660     9.546    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    13.066 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.066    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led0_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.038ns (64.053%)  route 2.266ns (35.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.607     5.133    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y72         FDCE                                         r  U12/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.518     5.651 r  U12/led0_reg/Q
                         net (fo=1, routed)           2.266     7.917    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520    11.437 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.437    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 3.976ns (63.769%)  route 2.259ns (36.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.606     5.132    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y73         FDCE                                         r  U12/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDCE (Prop_fdce_C_Q)         0.456     5.588 r  U12/led1_reg/Q
                         net (fo=1, routed)           2.259     7.847    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520    11.367 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.367    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.362ns (70.096%)  route 0.581ns (29.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.579     1.465    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y73         FDCE                                         r  U12/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U12/led1_reg/Q
                         net (fo=1, routed)           0.581     2.187    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     3.408 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.408    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led0_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.385ns (70.837%)  route 0.570ns (29.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.467    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y72         FDCE                                         r  U12/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U12/led0_reg/Q
                         net (fo=1, routed)           0.570     2.202    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     3.423 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.423    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.452ns (74.132%)  route 0.507ns (25.868%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.467    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U12/tie_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.099     1.708    U12/tie_count_temp_reg[0]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.753 r  U12/D1_SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.082     1.834    U12/D1_SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  U12/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.205    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     3.426 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.426    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/win_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.462ns (70.442%)  route 0.614ns (29.558%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.467    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  U12/win_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U12/win_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.099     1.708    U12/win_count_temp_reg[2]
    SLICE_X63Y72         LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  U12/D1_SEG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.834    U11/D1_SEG[4]
    SLICE_X63Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.312    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         1.231     3.543 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.543    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/win_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.556ns (72.680%)  route 0.585ns (27.320%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.467    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  U12/win_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U12/win_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.182     1.791    U12/win_count_temp_reg[2]
    SLICE_X62Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  U12/D1_SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.836    U4/D1_SEG[2]
    SLICE_X62Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     1.898 r  U4/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.300    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.308     3.608 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.608    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.421ns (64.867%)  route 0.769ns (35.133%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.467    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U12/tie_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.224     1.832    U12/tie_count_temp_reg[0]
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  U12/D1_SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.051     1.929    U11/D1_SEG[1]_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.974 r  U11/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.468    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     3.658 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.658    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.452ns (66.150%)  route 0.743ns (33.850%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.580     1.466    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y72         FDSE                                         r  U11/user_rps_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDSE (Prop_fdse_C_Q)         0.128     1.594 r  U11/user_rps_reg[2]/Q
                         net (fo=23, routed)          0.335     1.929    U12/D1_SEG[0][1]
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.098     2.027 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.435    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.661 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.661    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/win_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.520ns (67.804%)  route 0.722ns (32.196%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.467    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y72         FDCE                                         r  U12/win_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U12/win_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.144     1.753    U12/win_count_temp_reg[0]
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  U12/D1_SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.798    U4/D1_SEG[5]
    SLICE_X62Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.860 r  U4/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.577     2.437    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         1.272     3.708 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.708    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.418ns (62.833%)  route 0.839ns (37.167%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.580     1.466    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y72         FDSE                                         r  U11/user_rps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDSE (Prop_fdse_C_Q)         0.141     1.607 r  U11/user_rps_reg[1]/Q
                         net (fo=18, routed)          0.391     1.998    U11/Q[1]
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.043 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.491    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         1.232     3.723 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.723    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gclk

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U23/count_reg[10]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.456ns (33.643%)  route 2.873ns (66.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.873     4.329    U23/AR[0]
    SLICE_X58Y69         FDCE                                         f  U23/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U23/count_reg[10]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U23/count_reg[11]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.456ns (33.643%)  route 2.873ns (66.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.873     4.329    U23/AR[0]
    SLICE_X58Y69         FDCE                                         f  U23/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U23/count_reg[11]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U23/count_reg[8]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.456ns (33.643%)  route 2.873ns (66.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.873     4.329    U23/AR[0]
    SLICE_X58Y69         FDCE                                         f  U23/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U23/count_reg[8]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U23/count_reg[9]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.456ns (33.643%)  route 2.873ns (66.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.873     4.329    U23/AR[0]
    SLICE_X58Y69         FDCE                                         f  U23/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  U23/count_reg[9]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U23/clk_temp_reg/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.325ns  (logic 1.456ns (33.677%)  route 2.868ns (66.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.868     4.325    U23/AR[0]
    SLICE_X59Y69         FDCE                                         f  U23/clk_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y69         FDCE                                         r  U23/clk_temp_reg/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/tie_count_temp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.120ns (26.563%)  route 3.096ns (73.437%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U5/rps_temp_reg[0]/Q
                         net (fo=28, routed)          1.329     1.847    U5/comp_rps[0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.150     1.997 r  U5/tie_count_temp[3]_i_8/O
                         net (fo=1, routed)           0.581     2.578    U11/tie_count_temp_reg[3]_3
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.328     2.906 r  U11/tie_count_temp[3]_i_3/O
                         net (fo=1, routed)           0.635     3.541    U11/tie_count_temp[3]_i_3_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.665 r  U11/tie_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.551     4.216    U12/tie_count_temp_reg[3]_0[0]
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[0]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/tie_count_temp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.120ns (26.563%)  route 3.096ns (73.437%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U5/rps_temp_reg[0]/Q
                         net (fo=28, routed)          1.329     1.847    U5/comp_rps[0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.150     1.997 r  U5/tie_count_temp[3]_i_8/O
                         net (fo=1, routed)           0.581     2.578    U11/tie_count_temp_reg[3]_3
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.328     2.906 r  U11/tie_count_temp[3]_i_3/O
                         net (fo=1, routed)           0.635     3.541    U11/tie_count_temp[3]_i_3_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.665 r  U11/tie_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.551     4.216    U12/tie_count_temp_reg[3]_0[0]
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[1]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/tie_count_temp_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.120ns (26.563%)  route 3.096ns (73.437%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U5/rps_temp_reg[0]/Q
                         net (fo=28, routed)          1.329     1.847    U5/comp_rps[0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.150     1.997 r  U5/tie_count_temp[3]_i_8/O
                         net (fo=1, routed)           0.581     2.578    U11/tie_count_temp_reg[3]_3
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.328     2.906 r  U11/tie_count_temp[3]_i_3/O
                         net (fo=1, routed)           0.635     3.541    U11/tie_count_temp[3]_i_3_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.665 r  U11/tie_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.551     4.216    U12/tie_count_temp_reg[3]_0[0]
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[2]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/tie_count_temp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.120ns (26.563%)  route 3.096ns (73.437%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U5/rps_temp_reg[0]/Q
                         net (fo=28, routed)          1.329     1.847    U5/comp_rps[0]
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.150     1.997 r  U5/tie_count_temp[3]_i_8/O
                         net (fo=1, routed)           0.581     2.578    U11/tie_count_temp_reg[3]_3
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.328     2.906 r  U11/tie_count_temp[3]_i_3/O
                         net (fo=1, routed)           0.635     3.541    U11/tie_count_temp[3]_i_3_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.665 r  U11/tie_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.551     4.216    U12/tie_count_temp_reg[3]_0[0]
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U12/tie_count_temp_reg[3]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U23/count_reg[12]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 1.456ns (34.775%)  route 2.732ns (65.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.732     4.188    U23/AR[0]
    SLICE_X58Y70         FDCE                                         f  U23/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494     4.841    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  U23/count_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/rps_temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/led0_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.271ns (58.502%)  route 0.192ns (41.498%))
  Logic Levels:           3  (FDPE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDPE                         0.000     0.000 r  U5/rps_temp_reg[1]/C
    SLICE_X60Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U5/rps_temp_reg[1]/Q
                         net (fo=30, routed)          0.192     0.356    U5/comp_rps[1]
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  U5/led0_i_5/O
                         net (fo=1, routed)           0.000     0.401    U5/led0_i_5_n_0
    SLICE_X64Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     0.463 r  U5/led0_reg_i_2/O
                         net (fo=1, routed)           0.000     0.463    U12/led0
    SLICE_X64Y72         FDCE                                         r  U12/led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.849     1.980    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y72         FDCE                                         r  U12/led0_reg/C

Slack:                    inf
  Source:                 U22/delay3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.271ns (56.650%)  route 0.207ns (43.350%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE                         0.000     0.000 r  U22/delay3_reg/C
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U22/delay3_reg/Q
                         net (fo=2, routed)           0.125     0.253    U22/delay3
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.098     0.351 r  U22/switch_previous[4]_i_1/O
                         net (fo=6, routed)           0.082     0.433    U11/switch_previous_reg[4]_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.478 r  U11/switch_flag_i_1/O
                         net (fo=1, routed)           0.000     0.478    U11/switch_flag_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  U11/switch_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.847     1.978    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  U11/switch_flag_reg/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U12/led1_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.271ns (55.094%)  route 0.221ns (44.906%))
  Logic Levels:           3  (FDPE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDPE                         0.000     0.000 r  U5/rps_temp_reg[1]/C
    SLICE_X60Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U5/rps_temp_reg[1]/Q
                         net (fo=30, routed)          0.221     0.385    U5/comp_rps[1]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.430 r  U5/led1_i_2/O
                         net (fo=1, routed)           0.000     0.430    U5/led1_i_2_n_0
    SLICE_X63Y73         MUXF7 (Prop_muxf7_I0_O)      0.062     0.492 r  U5/led1_reg_i_1/O
                         net (fo=1, routed)           0.000     0.492    U12/led1
    SLICE_X63Y73         FDCE                                         r  U12/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.846     1.978    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y73         FDCE                                         r  U12/led1_reg/C

Slack:                    inf
  Source:                 U22/delay3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_previous_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.100%)  route 0.324ns (58.900%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE                         0.000     0.000 r  U22/delay3_reg/C
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U22/delay3_reg/Q
                         net (fo=2, routed)           0.125     0.253    U22/delay3
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.098     0.351 r  U22/switch_previous[4]_i_1/O
                         net (fo=6, routed)           0.199     0.550    U11/switch_previous_reg[4]_0
    SLICE_X58Y73         FDRE                                         r  U11/switch_previous_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.845     1.976    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  U11/switch_previous_reg[4]/C

Slack:                    inf
  Source:                 U18/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/user_rps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.485%)  route 0.326ns (58.515%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE                         0.000     0.000 r  U18/delay2_reg/C
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U18/delay2_reg/Q
                         net (fo=2, routed)           0.167     0.308    U18/delay2
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.353 r  U18/switch_previous[0]_i_1/O
                         net (fo=7, routed)           0.159     0.512    U18/btn_out
    SLICE_X59Y72         LUT5 (Prop_lut5_I0_O)        0.045     0.557 r  U18/user_rps[0]_i_1/O
                         net (fo=1, routed)           0.000     0.557    U11/D[0]
    SLICE_X59Y72         FDRE                                         r  U11/user_rps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.847     1.978    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  U11/user_rps_reg[0]/C

Slack:                    inf
  Source:                 U18/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/user_rps_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.235ns (41.903%)  route 0.326ns (58.097%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE                         0.000     0.000 r  U18/delay2_reg/C
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U18/delay2_reg/Q
                         net (fo=2, routed)           0.167     0.308    U18/delay2
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.353 r  U18/switch_previous[0]_i_1/O
                         net (fo=7, routed)           0.159     0.512    U18/btn_out
    SLICE_X59Y72         LUT5 (Prop_lut5_I0_O)        0.049     0.561 r  U18/user_rps[2]_i_1/O
                         net (fo=1, routed)           0.000     0.561    U11/D[2]
    SLICE_X59Y72         FDSE                                         r  U11/user_rps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.847     1.978    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y72         FDSE                                         r  U11/user_rps_reg[2]/C

Slack:                    inf
  Source:                 U19/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/user_rps_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.939%)  route 0.347ns (60.061%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE                         0.000     0.000 r  U19/delay2_reg/C
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U19/delay2_reg/Q
                         net (fo=2, routed)           0.168     0.309    U19/delay2
    SLICE_X59Y70         LUT3 (Prop_lut3_I1_O)        0.045     0.354 r  U19/switch_previous[1]_i_1/O
                         net (fo=7, routed)           0.179     0.533    U22/user_rps_reg[1]_1
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.578 r  U22/user_rps[1]_i_1/O
                         net (fo=1, routed)           0.000     0.578    U11/D[1]
    SLICE_X59Y72         FDSE                                         r  U11/user_rps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.847     1.978    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y72         FDSE                                         r  U11/user_rps_reg[1]/C

Slack:                    inf
  Source:                 U20/delay3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_previous_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.206%)  route 0.410ns (68.794%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE                         0.000     0.000 r  U20/delay3_reg/C
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U20/delay3_reg/Q
                         net (fo=1, routed)           0.191     0.332    U20/delay3
    SLICE_X59Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  U20/switch_previous[2]_i_1/O
                         net (fo=7, routed)           0.219     0.596    U11/switch_previous_reg[2]_0
    SLICE_X58Y73         FDRE                                         r  U11/switch_previous_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.845     1.976    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  U11/switch_previous_reg[2]/C

Slack:                    inf
  Source:                 U18/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_previous_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.468%)  route 0.424ns (69.532%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE                         0.000     0.000 r  U18/delay2_reg/C
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U18/delay2_reg/Q
                         net (fo=2, routed)           0.167     0.308    U18/delay2
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.353 r  U18/switch_previous[0]_i_1/O
                         net (fo=7, routed)           0.257     0.610    U11/btn_out
    SLICE_X59Y73         FDRE                                         r  U11/switch_previous_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.845     1.976    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  U11/switch_previous_reg[0]/C

Slack:                    inf
  Source:                 U19/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_previous_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.189%)  route 0.451ns (70.811%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE                         0.000     0.000 r  U19/delay2_reg/C
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U19/delay2_reg/Q
                         net (fo=2, routed)           0.168     0.309    U19/delay2
    SLICE_X59Y70         LUT3 (Prop_lut3_I1_O)        0.045     0.354 r  U19/switch_previous[1]_i_1/O
                         net (fo=7, routed)           0.283     0.637    U11/switch_previous_reg[1]_0
    SLICE_X58Y73         FDRE                                         r  U11/switch_previous_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.845     1.976    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  U11/switch_previous_reg[1]/C





