<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="SystemC Instantiation Criteria for Verilog" />
<meta name="abstract" content="A SystemC module can be instantiated in Verilog/SystemVerilog if it meets the following criteria:" />
<meta name="description" content="A SystemC module can be instantiated in Verilog/SystemVerilog if it meets the following criteria:" />
<meta name="DC.subject" content="SystemC, instantiation criteria in Verilog design, instantiation in SystemC-Verilog design, SystemC from Verilog" />
<meta name="keywords" content="SystemC, instantiation criteria in Verilog design, instantiation in SystemC-Verilog design, SystemC from Verilog" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id41ea2cea-17a0-4278-b822-5b4c0c4eac31" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>SystemC Instantiation Criteria for Verilog</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="SystemC Instantiation Criteria for Verilog" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id41ea2cea-17a0-4278-b822-5b4c0c4eac31">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">SystemC Instantiation
Criteria for Verilog</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">A SystemC
module can be instantiated in Verilog/SystemVerilog if it meets
the following criteria:</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id41ea2cea-17a0-4278-b822-5b4c0c4eac31__idf005849f-b5df-41b5-b361-78074c63c3f7"><ul class="ul"><li class="li" id="id41ea2cea-17a0-4278-b822-5b4c0c4eac31__id6e9fd20a-ad67-437a-9ca0-757b57d56151"><p class="p">SystemC module
names are case-sensitive. The module name at the SystemC instantiation
site must match exactly with the actual SystemC module name.</p>
</li>
<li class="li" id="id41ea2cea-17a0-4278-b822-5b4c0c4eac31__ide912f869-7095-4344-a152-28cb91c66c56"><p class="p">SystemC
modules are exported using the SC_MODULE_EXPORT macro. See <a class="xref fm:HeadingOnly" href="General_ExportingSystemcModulesVerilog_idb41e8331.html#idb41e8331-0081-40bb-aa9d-f431639a11ee__General_ExportingSystemcModulesVerilog_idb41e8331.xml#idb41e8331-0081-40bb-aa9d-f431639a11ee" title="To be able to instantiate a SystemC module from Verilog/SystemVerilog (or use a SystemC module as a top level module), the module must be exported.">Exporting SystemC Modules for Verilog</a>.</p>
</li>
<li class="li" id="id41ea2cea-17a0-4278-b822-5b4c0c4eac31__id14132c59-069f-48f0-ab2b-a37bc1295965"><p class="p">The module ports are
as listed in the table shown in <a class="xref fm:HeadingOnly" href="General_VerilogSystemverilogSystemcSignalInteractionMappings_id18a5c771.html#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id26bb0f57-caea-4634-988b-d7d02953c543">Channel and Port Type Mapping</a>.</p>
</li>
<li class="li" id="id41ea2cea-17a0-4278-b822-5b4c0c4eac31__ida9a250df-b75c-4703-8dcd-30178cc751f0"><p class="p">Port
data type mapping must match exactly. See the table in <a class="xref fm:HeadingOnly" href="General_VerilogSystemverilogSystemcSignalInteractionMappings_id18a5c771.html#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id7eed109b-59d2-4bdb-9878-94a0b44584a6">Data Type Mapping from SystemC to Verilog or SystemVerilog</a>.</p>
</li>
</ul>
<p class="p">Port associations may be named or positional.
Use the same port names and port positions that appear in the SystemC
module declaration. Named port associations are case sensitive. </p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_VerilogSystemverilogInstantiatingSystemc_id16dae6b0.html" title="You can reference a SystemC module from Verilog/SystemVerilog as though the design unit is a module of the same name.">Verilog or SystemVerilog Instantiating SystemC</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "SystemC Instantiation Criteria for Verilog"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_SystemcInstantiationCriteriaVerilog_id41ea2cea.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>