

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Fri Dec 21 17:11:21 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  148321|  148321|  148321|  148321|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  148320|  148320|      3090|          -|          -|    48|    no    |
        | + Loop 1.1              |    3088|    3088|       386|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     384|     384|        48|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      45|      45|        15|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      12|      12|         4|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond8)
	11  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	7  / true
11 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_12 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:786
:0  br label %.loopexit


 <State 2>: 5.95ns
ST_2: co (30)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

ST_2: phi_mul (31)  [1/1] 0.00ns
.loopexit:1  %phi_mul = phi i13 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

ST_2: next_mul (32)  [1/1] 2.34ns
.loopexit:2  %next_mul = add i13 %phi_mul, 86

ST_2: co_cast7 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:3  %co_cast7 = zext i6 %co to i32

ST_2: co_cast7_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:4  %co_cast7_cast = zext i6 %co to i9

ST_2: tmp_42 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:5  %tmp_42 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl2_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.loopexit:6  %p_shl2_cast = zext i8 %tmp_42 to i9

ST_2: tmp_43 (37)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
.loopexit:7  %tmp_43 = sub i9 %p_shl2_cast, %co_cast7_cast

ST_2: tmp_52_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.loopexit:8  %tmp_52_cast = sext i9 %tmp_43 to i10

ST_2: tmp_44 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:9  %tmp_44 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:10  %p_shl_cast = zext i9 %tmp_44 to i10

ST_2: tmp_45 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:11  %tmp_45 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:12  %p_shl1_cast = zext i7 %tmp_45 to i10

ST_2: tmp_46 (43)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:13  %tmp_46 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond5 (44)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:14  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (45)  [1/1] 0.00ns
.loopexit:15  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_2 (46)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:16  %co_2 = add i6 %co, 1

ST_2: StgValue_30 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:17  br i1 %exitcond5, label %4, label %.preheader70.preheader

ST_2: bias_V_addr (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:795
.preheader70.preheader:0  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast7

ST_2: tmp_47 (50)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:786
.preheader70.preheader:1  %tmp_47 = icmp ult i6 %co, 24

ST_2: tmp_48 (51)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:786
.preheader70.preheader:2  %tmp_48 = add i6 %co, -24

ST_2: arrayNo (52)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:786
.preheader70.preheader:3  %arrayNo = select i1 %tmp_47, i6 %co, i6 %tmp_48

ST_2: arrayNo_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.preheader70.preheader:4  %arrayNo_cast = zext i6 %arrayNo to i32

ST_2: tmp_39 (54)  [1/1] 0.00ns
.preheader70.preheader:5  %tmp_39 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %phi_mul, i32 11, i32 12)

ST_2: tmp_40 (55)  [1/1] 0.00ns
.preheader70.preheader:6  %tmp_40 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_39, i3 0)

ST_2: p_shl3_cast (56)  [1/1] 0.00ns
.preheader70.preheader:7  %p_shl3_cast = zext i5 %tmp_40 to i10

ST_2: tmp_41 (57)  [1/1] 0.00ns
.preheader70.preheader:8  %tmp_41 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_39, i1 false)

ST_2: p_shl4_cast (58)  [1/1] 0.00ns
.preheader70.preheader:9  %p_shl4_cast = zext i3 %tmp_41 to i10

ST_2: tmp_49 (59)  [1/1] 2.33ns
.preheader70.preheader:10  %tmp_49 = add i10 %p_shl3_cast, %p_shl4_cast

ST_2: StgValue_42 (60)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:787
.preheader70.preheader:11  br label %.preheader70

ST_2: StgValue_43 (194)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:825
:0  ret void


 <State 3>: 4.66ns
ST_3: h (62)  [1/1] 0.00ns
.preheader70:0  %h = phi i4 [ %h_2, %3 ], [ 1, %.preheader70.preheader ]

ST_3: h_cast6_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:1  %h_cast6_cast = zext i4 %h to i10

ST_3: tmp_50 (64)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:2  %tmp_50 = add i10 %h_cast6_cast, %tmp_46

ST_3: tmp_51 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:3  %tmp_51 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_50, i3 0)

ST_3: p_shl5_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:4  %p_shl5_cast = zext i13 %tmp_51 to i14

ST_3: tmp_52 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:5  %tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_50, i1 false)

ST_3: p_shl6_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:6  %p_shl6_cast = zext i11 %tmp_52 to i14

ST_3: tmp_53 (69)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:7  %tmp_53 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond6 (70)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:787
.preheader70:8  %exitcond6 = icmp eq i4 %h, -7

ST_3: empty_37 (71)  [1/1] 0.00ns
.preheader70:9  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_54 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:787
.preheader70:10  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader69.preheader

ST_3: StgValue_55 (74)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69.preheader:0  br label %.preheader69

ST_3: StgValue_56 (192)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (76)  [1/1] 0.00ns
.preheader69:0  %w = phi i4 [ %w_2, %2 ], [ 1, %.preheader69.preheader ]

ST_4: w_cast5_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69:1  %w_cast5_cast = zext i4 %w to i14

ST_4: tmp_54 (78)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69:2  %tmp_54 = add i14 %tmp_53, %w_cast5_cast

ST_4: tmp_67_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69:3  %tmp_67_cast = zext i14 %tmp_54 to i32

ST_4: output_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69:4  %output_V_addr = getelementptr [4800 x i8]* %output_V, i32 0, i32 %tmp_67_cast

ST_4: exitcond7 (81)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:788
.preheader69:5  %exitcond7 = icmp eq i4 %w, -7

ST_4: empty_38 (82)  [1/1] 0.00ns
.preheader69:6  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_64 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:788
.preheader69:7  br i1 %exitcond7, label %3, label %.preheader68.preheader

ST_4: StgValue_65 (85)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader68.preheader:0  br label %.preheader68

ST_4: h_2 (189)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:787
:0  %h_2 = add i4 %h, 1

ST_4: StgValue_67 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:787
:1  br label %.preheader70


 <State 5>: 4.64ns
ST_5: p_s (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader68:0  %p_s = phi i8 [ %p_09_1, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

ST_5: m (88)  [1/1] 0.00ns
.preheader68:1  %m = phi i2 [ %m_2, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

ST_5: m_cast4_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader68:2  %m_cast4_cast = zext i2 %m to i10

ST_5: tmp_55 (90)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader68:3  %tmp_55 = add i10 %m_cast4_cast, %tmp_52_cast

ST_5: tmp_56 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792 (grouped into LUT with out node tmp_57)
.preheader68:4  %tmp_56 = shl i10 %tmp_55, 2

ST_5: tmp_57 (92)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792 (out node of the LUT)
.preheader68:5  %tmp_57 = sub i10 %tmp_56, %tmp_55

ST_5: exitcond8 (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:790
.preheader68:6  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_39 (94)  [1/1] 0.00ns
.preheader68:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_2 (95)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:790
.preheader68:8  %m_2 = add i2 1, %m

ST_5: StgValue_77 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:790
.preheader68:9  br i1 %exitcond8, label %2, label %.preheader.preheader

ST_5: tmp1 (98)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:0  %tmp1 = add i2 -1, %m

ST_5: tmp1_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i4

ST_5: tmp_s (100)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:2  %tmp_s = add i4 %tmp1_cast, %h

ST_5: bias_V_load (183)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:795
:0  %bias_V_load = load i8* %bias_V_addr, align 1


 <State 6>: 4.63ns
ST_6: tmp_cast_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:3  %tmp_cast_cast = zext i4 %tmp_s to i10

ST_6: tmp_58 (102)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:4  %tmp_58 = add i10 %tmp_cast_cast, %tmp_49

ST_6: tmp_59 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:5  %tmp_59 = trunc i10 %tmp_58 to i6

ST_6: p_shl8_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:6  %p_shl8_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_59, i3 0)

ST_6: tmp_60 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:7  %tmp_60 = trunc i10 %tmp_58 to i8

ST_6: p_shl9_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:8  %p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_60, i1 false)

ST_6: tmp_61 (107)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:9  %tmp_61 = add i9 %p_shl8_cast, %p_shl9_cast

ST_6: StgValue_89 (108)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:791
.preheader.preheader:10  br label %.preheader


 <State 7>: 6.85ns
ST_7: p_09_1 (110)  [1/1] 0.00ns
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

ST_7: n (111)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_2, %1 ], [ 0, %.preheader.preheader ]

ST_7: n_cast3_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader:2  %n_cast3_cast = zext i2 %n to i10

ST_7: tmp_62 (113)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader:3  %tmp_62 = add i10 %tmp_57, %n_cast3_cast

ST_7: tmp_75_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader:4  %tmp_75_cast = zext i10 %tmp_62 to i32

ST_7: weight_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader:5  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i32 0, i32 %tmp_75_cast

ST_7: exitcond (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:791
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_7: empty_40 (117)  [1/1] 0.00ns
.preheader:7  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_2 (118)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:791
.preheader:8  %n_2 = add i2 %n, 1

ST_7: StgValue_99 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:791
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

ST_7: tmp2 (121)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:792
:0  %tmp2 = add i2 %n, -1

ST_7: tmp2_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_7: tmp_2 (123)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:792
:2  %tmp_2 = add i4 %w, %tmp2_cast

ST_7: tmp_2_cast_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:3  %tmp_2_cast_cast = zext i4 %tmp_2 to i9

ST_7: tmp_63 (125)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
:4  %tmp_63 = add i9 %tmp_61, %tmp_2_cast_cast

ST_7: weight_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_106 (181)  [1/1] 0.00ns
.preheader68.loopexit:0  br label %.preheader68


 <State 8>: 3.25ns
ST_8: tmp_76_cast (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:5  %tmp_76_cast = zext i9 %tmp_63 to i32

ST_8: buffer1_1_48_8x8_p_V (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:6  %buffer1_1_48_8x8_p_V = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_1 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:7  %buffer1_1_48_8x8_p_V_1 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_2 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:8  %buffer1_1_48_8x8_p_V_2 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_3 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:9  %buffer1_1_48_8x8_p_V_3 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_4 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:10  %buffer1_1_48_8x8_p_V_4 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_5 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:11  %buffer1_1_48_8x8_p_V_5 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_6 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:12  %buffer1_1_48_8x8_p_V_6 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_7 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:13  %buffer1_1_48_8x8_p_V_7 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_8 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:14  %buffer1_1_48_8x8_p_V_8 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_9 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:15  %buffer1_1_48_8x8_p_V_9 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_10 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:16  %buffer1_1_48_8x8_p_V_10 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_11 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:17  %buffer1_1_48_8x8_p_V_11 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_12 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:18  %buffer1_1_48_8x8_p_V_12 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_13 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:19  %buffer1_1_48_8x8_p_V_13 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_14 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:20  %buffer1_1_48_8x8_p_V_14 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_15 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:21  %buffer1_1_48_8x8_p_V_15 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_16 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:22  %buffer1_1_48_8x8_p_V_16 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_17 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:23  %buffer1_1_48_8x8_p_V_17 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_18 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:24  %buffer1_1_48_8x8_p_V_18 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_19 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:25  %buffer1_1_48_8x8_p_V_19 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_20 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:26  %buffer1_1_48_8x8_p_V_20 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_21 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:27  %buffer1_1_48_8x8_p_V_21 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_22 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:28  %buffer1_1_48_8x8_p_V_22 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_23 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:29  %buffer1_1_48_8x8_p_V_23 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_76_cast

ST_8: weight_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_48_8x8_p_V_24 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:31  %buffer1_1_48_8x8_p_V_24 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

ST_8: buffer1_1_48_8x8_p_V_25 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:32  %buffer1_1_48_8x8_p_V_25 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

ST_8: buffer1_1_48_8x8_p_V_26 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:33  %buffer1_1_48_8x8_p_V_26 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

ST_8: buffer1_1_48_8x8_p_V_27 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:34  %buffer1_1_48_8x8_p_V_27 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

ST_8: buffer1_1_48_8x8_p_V_28 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:35  %buffer1_1_48_8x8_p_V_28 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

ST_8: buffer1_1_48_8x8_p_V_29 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:36  %buffer1_1_48_8x8_p_V_29 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

ST_8: buffer1_1_48_8x8_p_V_30 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:37  %buffer1_1_48_8x8_p_V_30 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

ST_8: buffer1_1_48_8x8_p_V_31 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:38  %buffer1_1_48_8x8_p_V_31 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

ST_8: buffer1_1_48_8x8_p_V_32 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:39  %buffer1_1_48_8x8_p_V_32 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

ST_8: buffer1_1_48_8x8_p_V_33 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:40  %buffer1_1_48_8x8_p_V_33 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

ST_8: buffer1_1_48_8x8_p_V_34 (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:41  %buffer1_1_48_8x8_p_V_34 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_8: buffer1_1_48_8x8_p_V_35 (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:42  %buffer1_1_48_8x8_p_V_35 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

ST_8: buffer1_1_48_8x8_p_V_36 (164)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:43  %buffer1_1_48_8x8_p_V_36 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

ST_8: buffer1_1_48_8x8_p_V_37 (165)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:44  %buffer1_1_48_8x8_p_V_37 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

ST_8: buffer1_1_48_8x8_p_V_38 (166)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:45  %buffer1_1_48_8x8_p_V_38 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

ST_8: buffer1_1_48_8x8_p_V_39 (167)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:46  %buffer1_1_48_8x8_p_V_39 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

ST_8: buffer1_1_48_8x8_p_V_40 (168)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:47  %buffer1_1_48_8x8_p_V_40 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

ST_8: buffer1_1_48_8x8_p_V_41 (169)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:48  %buffer1_1_48_8x8_p_V_41 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

ST_8: buffer1_1_48_8x8_p_V_42 (170)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:49  %buffer1_1_48_8x8_p_V_42 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

ST_8: buffer1_1_48_8x8_p_V_43 (171)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:50  %buffer1_1_48_8x8_p_V_43 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

ST_8: buffer1_1_48_8x8_p_V_44 (172)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:51  %buffer1_1_48_8x8_p_V_44 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

ST_8: buffer1_1_48_8x8_p_V_45 (173)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:52  %buffer1_1_48_8x8_p_V_45 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

ST_8: buffer1_1_48_8x8_p_V_46 (174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:53  %buffer1_1_48_8x8_p_V_46 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

ST_8: buffer1_1_48_8x8_p_V_47 (175)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:54  %buffer1_1_48_8x8_p_V_47 = load i8* %buffer1_1_48_8x8_p_V_4, align 1


 <State 9>: 6.46ns
ST_9: buffer1_1_48_8x8_p_V_24 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:31  %buffer1_1_48_8x8_p_V_24 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

ST_9: buffer1_1_48_8x8_p_V_25 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:32  %buffer1_1_48_8x8_p_V_25 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

ST_9: buffer1_1_48_8x8_p_V_26 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:33  %buffer1_1_48_8x8_p_V_26 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

ST_9: buffer1_1_48_8x8_p_V_27 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:34  %buffer1_1_48_8x8_p_V_27 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

ST_9: buffer1_1_48_8x8_p_V_28 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:35  %buffer1_1_48_8x8_p_V_28 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

ST_9: buffer1_1_48_8x8_p_V_29 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:36  %buffer1_1_48_8x8_p_V_29 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

ST_9: buffer1_1_48_8x8_p_V_30 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:37  %buffer1_1_48_8x8_p_V_30 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

ST_9: buffer1_1_48_8x8_p_V_31 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:38  %buffer1_1_48_8x8_p_V_31 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

ST_9: buffer1_1_48_8x8_p_V_32 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:39  %buffer1_1_48_8x8_p_V_32 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

ST_9: buffer1_1_48_8x8_p_V_33 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:40  %buffer1_1_48_8x8_p_V_33 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

ST_9: buffer1_1_48_8x8_p_V_34 (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:41  %buffer1_1_48_8x8_p_V_34 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_9: buffer1_1_48_8x8_p_V_35 (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:42  %buffer1_1_48_8x8_p_V_35 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

ST_9: buffer1_1_48_8x8_p_V_36 (164)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:43  %buffer1_1_48_8x8_p_V_36 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

ST_9: buffer1_1_48_8x8_p_V_37 (165)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:44  %buffer1_1_48_8x8_p_V_37 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

ST_9: buffer1_1_48_8x8_p_V_38 (166)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:45  %buffer1_1_48_8x8_p_V_38 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

ST_9: buffer1_1_48_8x8_p_V_39 (167)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:46  %buffer1_1_48_8x8_p_V_39 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

ST_9: buffer1_1_48_8x8_p_V_40 (168)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:47  %buffer1_1_48_8x8_p_V_40 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

ST_9: buffer1_1_48_8x8_p_V_41 (169)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:48  %buffer1_1_48_8x8_p_V_41 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

ST_9: buffer1_1_48_8x8_p_V_42 (170)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:49  %buffer1_1_48_8x8_p_V_42 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

ST_9: buffer1_1_48_8x8_p_V_43 (171)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:50  %buffer1_1_48_8x8_p_V_43 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

ST_9: buffer1_1_48_8x8_p_V_44 (172)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:51  %buffer1_1_48_8x8_p_V_44 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

ST_9: buffer1_1_48_8x8_p_V_45 (173)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:52  %buffer1_1_48_8x8_p_V_45 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

ST_9: buffer1_1_48_8x8_p_V_46 (174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:53  %buffer1_1_48_8x8_p_V_46 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

ST_9: buffer1_1_48_8x8_p_V_47 (175)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:54  %buffer1_1_48_8x8_p_V_47 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

ST_9: tmp (176)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:792
:55  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %buffer1_1_48_8x8_p_V_24, i8 %buffer1_1_48_8x8_p_V_25, i8 %buffer1_1_48_8x8_p_V_26, i8 %buffer1_1_48_8x8_p_V_27, i8 %buffer1_1_48_8x8_p_V_28, i8 %buffer1_1_48_8x8_p_V_29, i8 %buffer1_1_48_8x8_p_V_30, i8 %buffer1_1_48_8x8_p_V_31, i8 %buffer1_1_48_8x8_p_V_32, i8 %buffer1_1_48_8x8_p_V_33, i8 %buffer1_1_48_8x8_p_V_34, i8 %buffer1_1_48_8x8_p_V_35, i8 %buffer1_1_48_8x8_p_V_36, i8 %buffer1_1_48_8x8_p_V_37, i8 %buffer1_1_48_8x8_p_V_38, i8 %buffer1_1_48_8x8_p_V_39, i8 %buffer1_1_48_8x8_p_V_40, i8 %buffer1_1_48_8x8_p_V_41, i8 %buffer1_1_48_8x8_p_V_42, i8 %buffer1_1_48_8x8_p_V_43, i8 %buffer1_1_48_8x8_p_V_44, i8 %buffer1_1_48_8x8_p_V_45, i8 %buffer1_1_48_8x8_p_V_46, i8 %buffer1_1_48_8x8_p_V_47, i32 %arrayNo_cast)


 <State 10>: 6.38ns
ST_10: tmp_3 (177)  [1/1] 3.36ns  loc: acceleartor_hls_padding/components.cpp:792
:56  %tmp_3 = mul i8 %tmp, %weight_V_load

ST_10: sum_V (178)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:792
:57  %sum_V = add i8 %p_09_1, %tmp_3

ST_10: StgValue_184 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:791
:58  br label %.preheader


 <State 11>: 7.89ns
ST_11: bias_V_load (183)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:795
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_11: result_V (184)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:795
:1  %result_V = add i8 %bias_V_load, %p_s

ST_11: StgValue_187 (185)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:796
:2  store i8 %result_V, i8* %output_V_addr, align 1

ST_11: w_2 (186)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:788
:3  %w_2 = add i4 %w, 1

ST_11: StgValue_189 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:788
:4  br label %.preheader69



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:786) [30]  (1.59 ns)

 <State 2>: 5.95ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:786) [30]  (0 ns)
	'icmp' operation ('tmp_47', acceleartor_hls_padding/components.cpp:786) [50]  (3.88 ns)
	'select' operation ('arrayNo', acceleartor_hls_padding/components.cpp:786) [52]  (2.07 ns)

 <State 3>: 4.66ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:787) [62]  (0 ns)
	'add' operation ('tmp_50', acceleartor_hls_padding/components.cpp:796) [64]  (2.32 ns)
	'add' operation ('tmp_53', acceleartor_hls_padding/components.cpp:796) [69]  (2.34 ns)

 <State 4>: 3.1ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:788) [76]  (0 ns)
	'icmp' operation ('exitcond7', acceleartor_hls_padding/components.cpp:788) [81]  (3.1 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:790) [88]  (0 ns)
	'add' operation ('tmp_55', acceleartor_hls_padding/components.cpp:792) [90]  (2.32 ns)
	'sub' operation ('tmp_57', acceleartor_hls_padding/components.cpp:792) [92]  (2.32 ns)

 <State 6>: 4.63ns
The critical path consists of the following:
	'add' operation ('tmp_58', acceleartor_hls_padding/components.cpp:792) [102]  (2.31 ns)
	'add' operation ('tmp_61', acceleartor_hls_padding/components.cpp:792) [107]  (2.32 ns)

 <State 7>: 6.85ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:791) [111]  (0 ns)
	'add' operation ('tmp2', acceleartor_hls_padding/components.cpp:792) [121]  (2.17 ns)
	'add' operation ('tmp_2', acceleartor_hls_padding/components.cpp:792) [123]  (2.35 ns)
	'add' operation ('tmp_63', acceleartor_hls_padding/components.cpp:792) [125]  (2.32 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buffer1_1_48_8x8_p_V_15', acceleartor_hls_padding/components.cpp:792) [142]  (0 ns)
	'load' operation ('buffer1_1_48_8x8_p_V_40', acceleartor_hls_padding/components.cpp:792) on array 'buffer1_1_48_8x8_p_V_16' [168]  (3.25 ns)

 <State 9>: 6.46ns
The critical path consists of the following:
	'load' operation ('buffer1_1_48_8x8_p_V_24', acceleartor_hls_padding/components.cpp:792) on array 'buffer1_1_48_8x8_p_V_24' [152]  (3.25 ns)
	'mux' operation ('tmp', acceleartor_hls_padding/components.cpp:792) [176]  (3.2 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_3', acceleartor_hls_padding/components.cpp:792) [177]  (3.36 ns)
	'add' operation ('sum.V', acceleartor_hls_padding/components.cpp:792) [178]  (3.02 ns)

 <State 11>: 7.89ns
The critical path consists of the following:
	'load' operation ('bias_V_load', acceleartor_hls_padding/components.cpp:795) on array 'bias_V' [183]  (2.32 ns)
	'add' operation ('result.V', acceleartor_hls_padding/components.cpp:795) [184]  (2.32 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:796) of variable 'result.V', acceleartor_hls_padding/components.cpp:795 on array 'output_V' [185]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
