# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=1
HOSTNAME=ip-172-31-6-181.us-west-2.compute.internal
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS=DEVICE=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm TARGET=hw_emu
HISTSIZE=1000
SSH_CLIENT=73.50.72.225 58613 22
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2019.2/tps/lnx64
HDK_SHELL_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
HDI_PROCESSOR=x86_64
HDK_SHELL_DESIGN_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design
SYNTH_COMMON=/opt/Xilinx/Vitis/2019.2/scripts/rt/data
SSH_TTY=/dev/pts/0
RDI_JAVA_VERSION=9.0.4
RT_TCL_PATH=/opt/Xilinx/Vitis/2019.2/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2019.2/bin
RDI_OPT_EXT=.o
MAKEOVERRIDES=${-*-command-variables-*-}
USER=centos
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/Vitis/2019.2/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
AWS_PLATFORM=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/opt/Xilinx/Vitis/2019.2/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o
RELEASE_VER=2019.2
PATH=/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2019.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2019.2/bin:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/bin:/opt/Xilinx/Vivado/2019.2/bin:/home/centos/src/project_data/aws-fpga/shared/bin/scripts:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/srv/git/centos-git-common:/home/centos/.local/bin:/home/centos/bin:/opt/xilinx/xrt/bin
MAIL=/var/spool/mail/centos
XILINX_VITIS=/opt/Xilinx/Vitis/2019.2
HDK_DIR=/home/centos/src/project_data/aws-fpga/hdk
SDK_DIR=/home/centos/src/project_data/aws-fpga/sdk
PWD=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
_LMFILES_=/usr/share/Modules/modulefiles/vitis
SDACCEL_DIR=/home/centos/src/project_data/aws-fpga/SDAccel
AWS_PLATFORM_201920_1=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm
LANG=en_US.UTF-8
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2019.2
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDK_COMMON_DIR=/home/centos/src/project_data/aws-fpga/hdk/common
HDI_APPROOT=/opt/Xilinx/Vitis/2019.2
LOADEDMODULES=vitis
XILINX_HLS=/opt/Xilinx/Vivado/2019.2
VITIS_DIR=/home/centos/src/project_data/aws-fpga/Vitis
XILINX_VIVADO=/opt/Xilinx/Vivado/2019.2
XILINX_SDK=/opt/Xilinx/Vitis/2019.2
HISTCONTROL=ignoredups
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2019.2/tps/isl
HOME=/home/centos
SHLVL=3
RDI_BASEROOT=/opt/Xilinx/Vitis
DEVICE=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm
RDI_APPROOT=/opt/Xilinx/Vitis/2019.2
TARGET=hw_emu
LOGNAME=centos
PYTHONPATH=/home/centos/src/project_data/aws-fpga/shared/lib:/home/centos/src/project_data/aws-fpga/shared/bin/scripts:/opt/Xilinx/Vitis/2019.2/bin:/opt/Xilinx/Vivado/2019.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/srv/git/centos-git-common:/home/centos/.local/bin:/home/centos/bin
RDI_JAVA_PLATFORM=
SSH_CONNECTION=73.50.72.225 58613 172.31.6.181 22
RDI_BINROOT=/opt/Xilinx/Vitis/2019.2/bin
VIVADO_TOOL_VER=2019.2
MODULESHOME=/usr/share/Modules
LESSOPEN=||/usr/bin/lesspipe.sh %s
XILINX_ENABLE_SCOUT_HLS=0
RDI_PROG=/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1000
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2019.2
AWS_FPGA_REPO_DIR=/home/centos/src/project_data/aws-fpga
HDIPRELDPATH=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2019.2
RDI_DATADIR=/opt/Xilinx/Vitis/2019.2/data
RDI_INSTALLROOT=/opt/Xilinx
BASH_FUNC_allow_non_root()=() {  [ ! -z ${AWS_FPGA_ALLOW_NON_ROOT} ]
}
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=36247
XILINX_CD_SESSION=8fd5d4ed-6583-44ee-9d8a-5e0e46f7c37f
XILINX_RS_PORT=40152
XILINX_RS_SESSION=f85ca81e-cb18-4067-86d7-3da89e33be90


V++ command line :
------------------------------------------
/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw_emu --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps -g --temp_dir ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 -l -obuild_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/matmul.xclbin _x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/matmul.xo _x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/matmul_partition.xo 
  Options from -O    :  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"
  Options from *.ini : 
  Options from Hw Platform : --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} 

Target platform : /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 29 Apr 2020 19:05:40
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 29 Apr 2020 19:05:40
output: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.xml
------------------------------------------
step: running system_link
timestamp: 29 Apr 2020 19:05:40
cmd: system_link --xo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/matmul.xo --xo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/matmul_partition.xo -keep --xpfm /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --target emu --output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int --temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 29 Apr 2020 19:05:53
cmd: cf2sw -sdsl /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/sdsl.dat -rtd /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/cf2sw.rtd -xclbin /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xclbin_orig.xml -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 29 Apr 2020 19:05:54
cmd: rtd2SystemDiagram --rtdJsonFileName /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/cf2sw.rtd --diagramJsonFileName /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/systemDiagramModel.json --platformFilePath /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2700185 --generatedByTimeStamp Thu Oct 24 18:45:48 MDT 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw_emu --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps -g --temp_dir ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 -l -obuild_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/matmul.xclbin _x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/matmul.xo _x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/matmul_partition.xo  --generatedByXclbinName matmul --kernelInfoDataFileName /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/kernel_info.dat
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 29 Apr 2020 19:05:56
cmd: vpl -t hw_emu -f /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm -g -s --output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int --log_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/logs/link --report_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link --config /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/vplConfig.ini -k /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link --emulation_mode debug_waveform --no-info --tlog_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/.tlog/v++_link_matmul --iprepo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/ip_repo/xilinx_com_hls_matmul_partition_1_0 --iprepo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0 --messageDb /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/run_link/vpl.pb /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/dr.bd.tcl
cmd: [advanced]
param=compiler.lockFlowCritSlackThreshold=0
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
misc=BinaryName=matmul
[connectivity]
[vivado]
param=hd.routingContainmentAreaExpansion=true
param=hd.supportClockNetCrossDiffReconfigurablePartitions=1
param=bitstream.enablePR=4123
param=physynth.ultraRAMOptOutput=false
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
param=synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 29 Apr 2020 19:06:03
   -----------------------
   VPL internal step: source .local/hw_platform/emu/dynamic_pre_sys_link.tcl
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:467
   timestamp: 29 April 2020 19:06:13
   -----------------------
   VPL internal step: create_project -part xcvu9p-flgb2104-2-i -force prj prj
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:346
   timestamp: 29 April 2020 19:06:13
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1127
   timestamp: 29 April 2020 19:06:13
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/emu/pfm_dynamic/pfm_dynamic.bd 
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:876
   timestamp: 29 April 2020 19:06:26
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/pfm_dynamic/pfm_dynamic.bd
   File: vpl.tcl:113
   timestamp: 29 April 2020 19:06:35
   -----------------------
   VPL internal step: report locked IPs
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1569
   timestamp: 29 April 2020 19:06:40
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:118
   timestamp: 29 April 2020 19:06:40
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:126
   timestamp: 29 April 2020 19:06:42
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/slr_floorplan.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1336
   timestamp: 29 April 2020 19:06:42
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_synth_aws.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1336
   timestamp: 29 April 2020 19:06:42
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_clocks_aws.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1336
   timestamp: 29 April 2020 19:06:42
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_ddr.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1336
   timestamp: 29 April 2020 19:06:42
   -----------------------
   VPL internal step: updating kernel clocks
   File: vpl.tcl:130
   timestamp: 29 April 2020 19:06:42
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:150
   timestamp: 29 April 2020 19:06:42
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:157
   timestamp: 29 April 2020 19:06:49
   -----------------------
   VPL internal step: source .local/hw_platform/emu/dynamic_post_sys_link.tcl
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:946
   timestamp: 29 April 2020 19:06:49
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:167
   timestamp: 29 April 2020 19:06:50
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:171
   timestamp: 29 April 2020 19:06:50
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1008
   timestamp: 29 April 2020 19:07:15
   -----------------------
   VPL internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1176
   timestamp: 29 April 2020 19:07:17
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files emu.bd ]]
   File: vpl.tcl:218
   timestamp: 29 April 2020 19:07:24
   -----------------------
   VPL internal step: hw_emu_common_util::generate_simulation_scripts_and_compile
   File: vpl.tcl:226
   timestamp: 29 April 2020 19:07:36
   -----------------------
   VPL internal step: creating output/_kernel_inst_paths.dat
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/vivado/vpl/.local/ocl_util.tcl:1358
   timestamp: 29 April 2020 19:16:58
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 29 Apr 2020 19:16:59
cmd: rtdgen
------------------------------------------
step: calling consolidator
timestamp: 29 Apr 2020 19:16:59
launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int
cmd: /opt/Xilinx/Vitis/2019.2/bin/xrflink -f /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/consolidated.cf --hls /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul_partition/matmul_partition/debug/matmul_partition.xrf
V++ internal step status: success
------------------------------------------
step: calling consolidator
timestamp: 29 Apr 2020 19:16:59
launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int
cmd: /opt/Xilinx/Vitis/2019.2/bin/xrflink -f /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/consolidated.cf --hls /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul/matmul/debug/matmul.xrf
V++ internal step status: success
------------------------------------------
V++ internal step: generating dwarf symbols
timestamp: 29 Apr 2020 19:16:59
   launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul_partition
   cmd: /opt/Xilinx/Vitis/2019.2/bin/xcpp -c -g -fPIC /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul_partition/matmul_partition/cpu_sources/matmul_partition.cpp -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul_partition/matmul_partition/cpu_sources/matmul_partition.cpp.o -I/opt/Xilinx/Vivado/2019.2/bin/../include -I/opt/Xilinx/Vitis/2019.2/bin/../include -g -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src -g
   V++ internal step status: success
   launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul_partition
   cmd: /opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul_partition/matmul_partition/cpu_sources/matmul_partition.cpp.o.a /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul_partition/matmul_partition/cpu_sources/matmul_partition.cpp.o
   V++ internal step status: success
   launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul
   cmd: /opt/Xilinx/Vitis/2019.2/bin/xcpp -c -g -fPIC /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul/matmul/cpu_sources/matmul.cpp -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul/matmul/cpu_sources/matmul.cpp.o -I/opt/Xilinx/Vivado/2019.2/bin/../include -I/opt/Xilinx/Vitis/2019.2/bin/../include -g -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src -g
   V++ internal step status: success
   launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul
   cmd: /opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul/matmul/cpu_sources/matmul.cpp.o.a /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul/matmul/cpu_sources/matmul.cpp.o
   V++ internal step status: success
   ------------------------------------------
   V++ internal step: running g++ to generate .so
   timestamp: 29 Apr 2020 19:16:59
   launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int
   cmd: /opt/Xilinx/Vitis/2019.2/bin/xcpp -Wall -shared -Wl,-whole-archive,-soname,matmul.so -o matmul.so /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul_partition/matmul_partition/cpu_sources/matmul_partition.cpp.o.a /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/matmul/matmul/cpu_sources/matmul.cpp.o.a -Wl,--no-whole-archive
   V++ internal step status: success
------------------------------------------
step: calling consolidator
timestamp: 29 Apr 2020 19:16:59
launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int
cmd: /opt/Xilinx/Vitis/2019.2/bin/xrflink -f /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/consolidated.cf --DWARF /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.so
V++ internal step status: success
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 29 Apr 2020 19:16:59
cmd: cf2sw -a /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/address_map.xml -sdsl /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/sdsl.dat -xclbin /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xclbin_orig.xml -rtd /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.rtd -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.xml
V++ internal step status: success
------------------------------------------
V++ internal step: writing gdb simulation directory to system emulation file
timestamp: 29 Apr 2020 19:17:01
------------------------------------------
V++ internal step: generating waveform config (wcfg) file
timestamp: 29 Apr 2020 19:17:03
------------------------------------------
V++ internal step: generating data mining script
timestamp: 29 Apr 2020 19:17:03
------------------------------------------
V++ internal step: appending waveform simulation directory to system emulation file
timestamp: 29 Apr 2020 19:17:03
------------------------------------------
step: calling consolidator
timestamp: 29 Apr 2020 19:17:06
launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int
cmd: /opt/Xilinx/Vitis/2019.2/bin/xrflink -f /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/consolidated.cf --kernel /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.xml
V++ internal step status: success
------------------------------------------
step: calling consolidator
timestamp: 29 Apr 2020 19:17:06
launch dir: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int
cmd: /opt/Xilinx/Vitis/2019.2/bin/xrflink -f /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/consolidated.cf --hierarchy /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/_kernel_inst_paths.dat
V++ internal step status: success
------------------------------------------
step: running rtd2_system_diagram to update system diagram with slr and base address info.
timestamp: 29 Apr 2020 19:17:06
cmd: rtd2SystemDiagram --rtdJsonFileName /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.rtd --diagramJsonFileName /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/systemDiagramModel.json --diagramWithAddressesAndSlrsJsonFileName /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/systemDiagramModelSlrBaseAddress.json
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 29 Apr 2020 19:17:08
cmd: xclbinutil --key-value SYS:mode:hw_emu --add-section DEBUG_DATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/behav.xse --force --add-section :JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.rtd --append-section :JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.xml --add-section SYSTEM_METADATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_1 --output /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.xcp
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 29 Apr 2020 19:17:08
cmd: xclbinutil --quiet --info /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.xclbin.info --input /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/matmul.xcp
xclbinutilinfo status: success
------------------------------------------
hw emulation completed
timestamp: 29 Apr 2020 19:17:08
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 29 Apr 2020 19:17:08
output: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link/system_estimate_matmul.xtxt
