
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035155                       # Number of seconds simulated
sim_ticks                                 35155200429                       # Number of ticks simulated
final_tick                               563203661100                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153851                       # Simulator instruction rate (inst/s)
host_op_rate                                   194040                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2453952                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887428                       # Number of bytes of host memory used
host_seconds                                 14325.95                       # Real time elapsed on the host
sim_insts                                  2204062235                       # Number of instructions simulated
sim_ops                                    2779808088                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       983680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       806016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1793536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1019776                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1019776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6297                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14012                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7967                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7967                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27981066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22927362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51017658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50974                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29007828                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29007828                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29007828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27981066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22927362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               80025486                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84305038                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31102868                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25355594                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076803                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13055411                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12151110                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351535                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91859                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31114854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170892037                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31102868                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15502645                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37960046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11042436                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5279228                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15358310                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1005682                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83294200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.542842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.294406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45334154     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510581      3.01%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4699117      5.64%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4664287      5.60%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905893      3.49%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2303957      2.77%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1444861      1.73%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361016      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18070334     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83294200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368932                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.027068                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32441137                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5222251                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36466032                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224989                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8939783                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5262632                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205067281                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8939783                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34796079                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         980278                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1013814                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34290884                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3273354                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197763561                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1361235                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277664851                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922651650                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922651650                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105960282                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35198                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9115598                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18308630                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116932                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3253863                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186411027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148470135                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290954                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63045543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192903127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83294200                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782479                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897259                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28490010     34.20%     34.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18103585     21.73%     55.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11992537     14.40%     70.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7845850      9.42%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8260594      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3995757      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3153625      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       716921      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       735321      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83294200                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924381     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177841     13.93%     86.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174511     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124194104     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994983      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358516      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7905626      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148470135                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.761106                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276733                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381802157                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249490720                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145070849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149746868                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       464242                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7115195                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258400                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8939783                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         504364                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88669                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186444844                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18308630                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349442                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453174                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146495960                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13700417                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1974175                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21419420                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773619                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7719003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.737689                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145112513                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145070849                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92475293                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265398745                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.720785                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348439                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63315878                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101922                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74354417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655980                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.149846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28148775     37.86%     37.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20858816     28.05%     65.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8665491     11.65%     77.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4319687      5.81%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4312778      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1740713      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1751140      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937096      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3619921      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74354417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3619921                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257179790                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381836224                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1010838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.843050                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.843050                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.186169                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.186169                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658077812                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201517195                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188345727                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84305019                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31740039                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25895976                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2115704                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13459821                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12520544                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3282725                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93131                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32881879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172425973                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31740039                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15803269                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37387851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11045202                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4835611                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16005849                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84017381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.538135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46629530     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3050474      3.63%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4602096      5.48%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3185057      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2238585      2.66%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2186679      2.60%     73.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1316360      1.57%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2817080      3.35%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17991520     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84017381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376491                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.045263                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33819710                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5066654                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35697868                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       521379                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8911768                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5346931                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206508747                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1254                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8911768                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35697378                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         495824                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1852761                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34303075                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2756568                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200382790                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1156952                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       936341                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280983120                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    932796120                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    932796120                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173138621                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107844403                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36179                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17264                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8193412                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18383654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9410743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111733                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3060872                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186810770                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149233039                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       295398                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62255599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190565554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84017381                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776216                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29975610     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16736343     19.92%     55.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12305523     14.65%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8080268      9.62%     79.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8088007      9.63%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3929631      4.68%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3459687      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       651955      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       790357      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84017381                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         813464     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161823     14.16%     85.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       167572     14.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124836508     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1884595      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17201      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14664647      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7830088      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149233039                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770156                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1142859                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007658                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383921716                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249101221                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145116053                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150375898                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       468848                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7132972                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2256180                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8911768                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         257066                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48816                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186845241                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       641923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18383654                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9410743                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17263                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41382                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          387                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1287639                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2440634                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146498438                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13707480                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2734601                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21350715                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20830151                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7643235                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737719                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145178479                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145116053                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94031375                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        267172431                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721322                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351950                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100668358                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124088338                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62757033                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2132757                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75105613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652185                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28669421     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21530365     28.67%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8133073     10.83%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4556326      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3870562      5.15%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1728231      2.30%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1657180      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1127274      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3833181      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75105613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100668358                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124088338                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18405232                       # Number of memory references committed
system.switch_cpus1.commit.loads             11250675                       # Number of loads committed
system.switch_cpus1.commit.membars              17202                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18003976                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111711448                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2566542                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3833181                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258117803                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          382608266                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 287638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100668358                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124088338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100668358                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837453                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837453                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194097                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194097                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657952852                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201837226                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189821092                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34404                       # number of misc regfile writes
system.l2.replacements                          14014                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           540579                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22206                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.343826                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            95.950029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.615115                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2623.638170                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.100357                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2053.656437                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1993.598425                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1413.441467                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011713                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000685                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.320268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000745                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.250690                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.243359                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.172539                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        31173                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26972                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   58145                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17353                       # number of Writeback hits
system.l2.Writeback_hits::total                 17353                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        31173                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26972                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58145                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        31173                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26972                       # number of overall hits
system.l2.overall_hits::total                   58145                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7685                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6297                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14012                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6297                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14012                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7685                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6297                       # number of overall misses
system.l2.overall_misses::total                 14012                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       657030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    435490963                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       798850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    347590541                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       784537384                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       657030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    435490963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       798850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    347590541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        784537384                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       657030                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    435490963                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       798850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    347590541                       # number of overall miss cycles
system.l2.overall_miss_latency::total       784537384                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72157                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17353                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17353                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38858                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33269                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72157                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38858                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33269                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72157                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.197771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.189275                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.194188                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.197771                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.189275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.194188                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.197771                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.189275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.194188                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46930.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56667.659466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49928.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55199.387168                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55990.392806                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46930.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56667.659466                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49928.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55199.387168                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55990.392806                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46930.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56667.659466                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49928.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55199.387168                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55990.392806                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7967                       # number of writebacks
system.l2.writebacks::total                      7967                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7685                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6297                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14012                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14012                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       577374                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    391067359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       705617                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    311169059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    703519409                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       577374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    391067359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       705617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    311169059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    703519409                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       577374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    391067359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       705617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    311169059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    703519409                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.197771                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.189275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.194188                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.197771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.189275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.197771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.189275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194188                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        41241                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50887.099414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44101.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49415.445291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50208.350628                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        41241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50887.099414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44101.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49415.445291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50208.350628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        41241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50887.099414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44101.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49415.445291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50208.350628                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996368                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015365943                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193014.995680                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996368                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15358294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15358294                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15358294                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15358294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15358294                       # number of overall hits
system.cpu0.icache.overall_hits::total       15358294                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       807527                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       807527                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       807527                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       807527                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       807527                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       807527                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15358310                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15358310                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15358310                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15358310                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15358310                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15358310                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50470.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50470.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50470.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50470.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50470.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50470.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       674040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       674040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       674040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       674040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       674040                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       674040                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48145.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48145.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48145.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48145.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48145.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48145.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38858                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169194201                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39114                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.668584                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597631                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402369                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904678                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095322                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10452325                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10452325                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17510102                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17510102                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17510102                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17510102                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100666                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100666                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100666                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100666                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100666                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100666                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3414701802                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3414701802                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3414701802                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3414701802                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3414701802                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3414701802                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10552991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10552991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17610768                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17610768                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17610768                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17610768                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009539                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005716                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005716                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005716                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005716                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33921.103471                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33921.103471                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33921.103471                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33921.103471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33921.103471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33921.103471                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8519                       # number of writebacks
system.cpu0.dcache.writebacks::total             8519                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61808                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61808                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61808                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61808                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61808                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61808                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38858                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38858                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38858                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    647798823                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    647798823                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    647798823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    647798823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    647798823                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    647798823                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16670.925498                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16670.925498                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16670.925498                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16670.925498                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16670.925498                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16670.925498                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996060                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019407355                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206509.426407                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996060                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16005829                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16005829                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16005829                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16005829                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16005829                       # number of overall hits
system.cpu1.icache.overall_hits::total       16005829                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       995999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       995999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       995999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       995999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       995999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       995999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16005849                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16005849                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16005849                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16005849                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16005849                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16005849                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49799.950000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49799.950000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49799.950000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49799.950000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49799.950000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49799.950000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       816652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       816652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       816652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       816652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       816652                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       816652                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51040.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51040.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51040.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51040.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51040.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51040.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33269                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164277642                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33525                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4900.153378                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.715155                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.284845                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901231                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098769                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10432579                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10432579                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7120153                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7120153                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17236                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17236                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17202                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17552732                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17552732                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17552732                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17552732                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67161                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67161                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67161                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67161                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67161                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67161                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1878512117                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1878512117                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1878512117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1878512117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1878512117                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1878512117                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10499740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10499740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7120153                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7120153                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17202                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17202                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17619893                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17619893                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17619893                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17619893                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006396                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006396                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003812                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27970.282113                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27970.282113                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27970.282113                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27970.282113                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27970.282113                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27970.282113                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8834                       # number of writebacks
system.cpu1.dcache.writebacks::total             8834                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33892                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33892                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33892                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33269                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33269                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33269                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33269                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33269                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33269                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    567074676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    567074676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    567074676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    567074676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    567074676                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    567074676                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17045.137395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17045.137395                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17045.137395                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17045.137395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17045.137395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17045.137395                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
