verilog xil_defaultlib  \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/jesd204_phy_0_gt_gthe4_channel_wrapper.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/jesd204_phy_0_gt_gtwizard_gthe4.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/jesd204_phy_0_gt_gtwizard_top.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/jesd204_phy_0_gt.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_block.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_sync_block.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_support.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_gt_common_wrapper.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/gtwizard_ultrascale_v1_7_gthe4_common.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_gt_common.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_reset_control.v" \
"../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
