m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Boody/CompArch/ComputerArchitecture/Project
Ealu
Z1 w1681859512
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 938
Z7 dC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project
Z8 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ALU.vhd
Z9 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ALU.vhd
l0
L7 1
VC4^JoX[F]=[LfGc;0]Dcl0
!s100 mfL9YOMWS7C21cH^8FkE:0
Z10 OV;C;2020.1;71
33
Z11 !s110 1681942436
!i10b 1
Z12 !s108 1681942436.000000
Z13 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ALU.vhd|
Z14 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ALU.vhd|
!i113 1
Z15 o-work work -2008 -explicit
Z16 tExplicit 1 CvgOpt 0
Aaludesign
R2
R3
R4
R5
R6
DEx4 work 3 alu 0 22 C4^JoX[F]=[LfGc;0]Dcl0
!i122 938
l20
L16 90
Va3g`ZR56W_IkB[n?<8k:K1
!s100 9;F<@;lZV1LB3L0=k>V9B2
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Econtrolunit
R1
R2
R5
R6
!i122 927
R7
Z17 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/controlUnit.vhd
Z18 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/controlUnit.vhd
l0
L6 1
VZJKkYjOSUOQEmYZG8JR4U1
!s100 46hPmRNVdZ^lghUS<92EF3
R10
33
Z19 !s110 1681942435
!i10b 1
Z20 !s108 1681942435.000000
Z21 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/controlUnit.vhd|
Z22 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/controlUnit.vhd|
!i113 1
R15
R16
Acontrolunitdesign
R2
R5
R6
Z23 DEx4 work 11 controlunit 0 22 ZJKkYjOSUOQEmYZG8JR4U1
!i122 927
l30
L21 78
V>`hofkG_V?7HHEYlCCC[21
!s100 cQ=@94lLI3bc6]aJNM5I=0
R10
33
R19
!i10b 1
R20
R21
R22
!i113 1
R15
R16
Econtrolunit_tb
Z24 w1681743425
R5
R6
!i122 928
R7
Z25 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ControlUnit_TB.vhd
Z26 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ControlUnit_TB.vhd
l0
L5 1
V5h>32LX00DTzZO^K=?6890
!s100 m?lEo3YaYP1W=VDMnolYg2
R10
33
R19
!i10b 1
R20
Z27 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ControlUnit_TB.vhd|
Z28 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ControlUnit_TB.vhd|
!i113 1
R15
R16
Atb
R5
R6
DEx4 work 14 controlunit_tb 0 22 5h>32LX00DTzZO^K=?6890
!i122 928
l30
L8 196
V1Tik=;d`[FX^Pizb]nD2o3
!s100 >>UMdU^O<7Wz^i75SZL`W1
R10
33
R19
!i10b 1
R20
R27
R28
!i113 1
R15
R16
Edatamem
Z29 w1681941509
R2
R5
R6
!i122 931
R7
Z30 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/dataMem.vhd
Z31 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/dataMem.vhd
l0
L5 1
VdN2[A^@3FLi2:;ah`@W^V0
!s100 di5PKjf51?hG3i_H^2AU]2
R10
33
R19
!i10b 1
R20
Z32 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/dataMem.vhd|
Z33 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/dataMem.vhd|
!i113 1
R15
R16
Adatamemdesign
R2
R5
R6
DEx4 work 7 datamem 0 22 dN2[A^@3FLi2:;ah`@W^V0
!i122 931
l26
L22 33
VVYFF9U_GU_YCZjz1b1^a`3
!s100 <e9Qh01>gWe^g:;WhoSBn2
R10
33
R19
!i10b 1
R20
R32
R33
!i113 1
R15
R16
Edecodingstage
Z34 w1681877164
R2
R5
R6
!i122 930
R7
Z35 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/DecodingStage.vhd
Z36 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/DecodingStage.vhd
l0
L5 1
VEd=HEAVbTD?>Hcc@@S<EW2
!s100 Q96gCgL;nnkLBVZ?h9IeT0
R10
33
R19
!i10b 1
R20
Z37 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/DecodingStage.vhd|
Z38 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/DecodingStage.vhd|
!i113 1
R15
R16
Adecoding
Z39 DEx4 work 10 regfilemem 0 22 J[9EhVI`<1zg[?zP2060K1
R23
R2
R5
R6
Z40 DEx4 work 13 decodingstage 0 22 Ed=HEAVbTD?>Hcc@@S<EW2
!i122 930
l25
L23 8
Vj3b@iloSJM:WblKOc>RPl0
!s100 cCGGSXcW@aSkSe9NgYkXm2
R10
33
R19
!i10b 1
R20
R37
R38
!i113 1
R15
R16
Eex_mem1_buffer
Z41 w1681876186
R2
R3
R4
R5
R6
!i122 932
R7
Z42 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
Z43 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
l0
L7 1
VnaML4WkkzR3bcY;CL5lG10
!s100 Pg0QVHQIl7X?CRZB9VT<i0
R10
33
R11
!i10b 1
R20
Z44 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
Z45 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
!i113 1
R15
R16
Aex_mem1_bufferdesign
R2
R3
R4
R5
R6
Z46 DEx4 work 14 ex_mem1_buffer 0 22 naML4WkkzR3bcY;CL5lG10
!i122 932
l37
L22 36
V2oS3]mV3<joFo6keanLMm0
!s100 P6SeFI18A@9Of<G@SNA2Q1
R10
33
R11
!i10b 1
R20
R44
R45
!i113 1
R15
R16
Eexecutionstage
Z47 w1681872573
R2
R3
R4
R5
R6
!i122 933
R7
Z48 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/executionStage.vhd
Z49 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/executionStage.vhd
l0
L7 1
VMmiI55B0;[TZh>31??NeQ3
!s100 KHQa<7[_:T:S4F[5c=JJl3
R10
33
R11
!i10b 1
R12
Z50 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/executionStage.vhd|
Z51 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/executionStage.vhd|
!i113 1
R15
R16
Aexecutionstagedesign
R2
R3
R4
R5
R6
Z52 DEx4 work 14 executionstage 0 22 MmiI55B0;[TZh>31??NeQ3
!i122 933
l51
L19 44
Vg;4e56?l<LBW_N_gB:lg[1
!s100 EcEl3I;^nKF_;XDi[>JVE2
R10
33
R11
!i10b 1
R12
R50
R51
!i113 1
R15
R16
Efetchstage
R29
R2
R3
R4
R5
R6
!i122 934
R7
Z53 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/fetchStage.vhd
Z54 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/fetchStage.vhd
l0
L7 1
V:VNnKcYRfJgRGVW[RTG;<0
!s100 iJS6Rh_ODDV45=P@^XEW;0
R10
33
R11
!i10b 1
R12
Z55 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/fetchStage.vhd|
Z56 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/fetchStage.vhd|
!i113 1
R15
R16
Afetchstagedesign
R2
R3
R4
R5
R6
Z57 DEx4 work 10 fetchstage 0 22 :VNnKcYRfJgRGVW[RTG;<0
!i122 934
l40
L15 36
V21g2ZOiK_DMQTYne]liKO2
!s100 Jond@L`3QXUn=:::gRhWb0
R10
33
R11
!i10b 1
R12
R55
R56
!i113 1
R15
R16
Eflagcontrolunit
Z58 w1681811973
R2
R3
R4
R5
R6
!i122 935
R7
Z59 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/flagControlUnit.vhd
Z60 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/flagControlUnit.vhd
l0
L7 1
VL9Q2L^2^fDB`UQ1T;c;6V0
!s100 E?A<Y34]bc:`8GD9MNCI90
R10
33
R11
!i10b 1
R12
Z61 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/flagControlUnit.vhd|
Z62 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/flagControlUnit.vhd|
!i113 1
R15
R16
Aflagcontrolunitdesign
R2
R3
R4
R5
R6
DEx4 work 15 flagcontrolunit 0 22 L9Q2L^2^fDB`UQ1T;c;6V0
!i122 935
l16
L15 19
VbXzUXNW_h_Y:H99R<KCVi0
!s100 gnnl_P3AO?4f935DAJ@0]0
R10
33
R11
!i10b 1
R12
R61
R62
!i113 1
R15
R16
Eid_ex_buffer
Z63 w1681861056
R2
R3
R4
R5
R6
!i122 936
R7
Z64 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ID_EX_buffer.vhd
Z65 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ID_EX_buffer.vhd
l0
L7 1
VgC0j;k]CP_L2mgJCE4>HS0
!s100 a40^^DBKb<Xj8WVG<lSW;2
R10
33
R11
!i10b 1
R12
Z66 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ID_EX_buffer.vhd|
Z67 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ID_EX_buffer.vhd|
!i113 1
R15
R16
Aid_ex_bufferdesign
R2
R3
R4
R5
R6
Z68 DEx4 work 12 id_ex_buffer 0 22 gC0j;k]CP_L2mgJCE4>HS0
!i122 936
l41
L26 41
V;AE_ZS>9GKd_gk;MK`ZRZ0
!s100 0e6i=iz0S:I7Qf2ii[CN12
R10
33
R11
!i10b 1
R12
R66
R67
!i113 1
R15
R16
Eif_id_buffer
Z69 w1681876136
R2
R3
R4
R5
R6
!i122 939
R7
Z70 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/IF_ID_Buffer.vhd
Z71 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/IF_ID_Buffer.vhd
l0
L7 1
VZ;>[;1M3i`CPSRz2X8AFM1
!s100 d^6FkP]7]j6bKAhcYCOoM0
R10
33
Z72 !s110 1681942437
!i10b 1
R12
Z73 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
Z74 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
!i113 1
R15
R16
Aif_id_bufferdesign
R2
R3
R4
R5
R6
Z75 DEx4 work 12 if_id_buffer 0 22 Z;>[;1M3i`CPSRz2X8AFM1
!i122 939
l35
L20 28
Vd4fg9n<=>Shm@5lbS:B<?0
!s100 fPl[:kRDC1iPglz^JAD>30
R10
33
R72
!i10b 1
R12
R73
R74
!i113 1
R15
R16
Einstructioncache
R1
R2
R5
R6
!i122 924
R7
Z76 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/instructionCache.vhd
Z77 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/instructionCache.vhd
l0
L5 1
Vg_]H^z:m8H3C9f<PoLjAQ2
!s100 FCRa6AoQ:`X;h9=K8nnJ[1
R10
33
Z78 !s110 1681942434
!i10b 1
Z79 !s108 1681942434.000000
Z80 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/instructionCache.vhd|
Z81 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/instructionCache.vhd|
!i113 1
R15
R16
Ainstructioncache_design
R2
R5
R6
DEx4 work 16 instructioncache 0 22 g_]H^z:m8H3C9f<PoLjAQ2
!i122 924
l20
L15 20
VH?YI1HPNjYoA<Z^`5SMO>1
!s100 ^i;Y7ZRfJ;3g?<VQ[]jXY1
R10
33
R78
!i10b 1
R79
R80
R81
!i113 1
R15
R16
Ememorystage
Z82 w1681942427
R2
R3
R4
R5
R6
!i122 937
R7
Z83 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd
Z84 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
VfJhW^<ool1RF2W8FV<2cU2
!s100 k@EWQBFb>@[cIkhlT4G[f2
R10
33
R11
!i10b 1
R12
Z85 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd|
Z86 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
R15
R16
Amemorystagedesign
R2
R3
R4
R5
R6
Z87 DEx4 work 11 memorystage 0 22 fJhW^<ool1RF2W8FV<2cU2
!i122 937
l77
L43 60
VA>3oI3YQM>F9DJ2BPgP:@1
!s100 f?4:;X0LiW27HfWBX8o<T2
R10
33
R11
!i10b 1
R12
R85
R86
!i113 1
R15
R16
Emy_ndff
Z88 w1681677810
R5
R6
!i122 925
R7
Z89 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd
Z90 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd
l0
L5 1
V]T:7DA>@ZL1HQmiZe6:543
!s100 a<l3KZF3co3bJ6mVPomZP1
R10
33
R19
!i10b 1
R79
Z91 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
Z92 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
!i113 1
R15
R16
Aa_my_ndff
R5
R6
DEx4 work 7 my_ndff 0 22 ]T:7DA>@ZL1HQmiZe6:543
!i122 925
l14
L13 13
VgRnf=;W>B=e]B_TkIo^lQ0
!s100 70]nkXAEPk[>EQS1k2VK23
R10
33
R19
!i10b 1
R79
R91
R92
!i113 1
R15
R16
Epc
Z93 w1681941598
R2
R5
R6
!i122 923
R7
Z94 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
Z95 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
l0
L5 1
VWF@;CiRgTm]:<@ncD8FZl3
!s100 N`BAT578LdKDSN108:nho2
R10
33
R78
!i10b 1
R79
Z96 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
Z97 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
!i113 1
R15
R16
Apc_design
R2
R5
R6
DEx4 work 2 pc 0 22 WF@;CiRgTm]:<@ncD8FZl3
!i122 923
l14
L13 20
Vi^PM8ABDJ_6Sm89B:NznT2
!s100 CXl0Ri_k]:401o>l[SZL`2
R10
33
R78
!i10b 1
R79
R96
R97
!i113 1
R15
R16
Eprocessor
R29
R2
R5
R6
!i122 940
R7
Z98 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
Z99 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
l0
L6 1
VcaoPIVmEYF@hFk^>aR9<40
!s100 5XooW95CJgn?>^Vo0WX`O3
R10
33
R72
!i10b 1
Z100 !s108 1681942437.000000
Z101 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
Z102 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
!i113 1
R15
R16
Aprocessor_design
Z103 DEx4 work 14 writebackstage 0 22 o^1[SHkKnoTPcYS73CC8c2
R87
R46
R52
R68
R40
R75
R3
R4
R57
R2
R5
R6
DEx4 work 9 processor 0 22 caoPIVmEYF@hFk^>aR9<40
!i122 940
l55
L15 64
VoZ?<Z<??b;J3?b1J_]m@>1
!s100 ^PT`cQdohZC?CT80JEkI`2
R10
33
R72
!i10b 1
R100
R101
R102
!i113 1
R15
R16
Eregfile
Z104 w1677934418
R5
R6
!i122 7
R0
Z105 8D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
Z106 FD:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
l0
L4 1
V7NWHjOO;J52E9WV9Y3g<Q0
!s100 l>Pi2]bzY1og05J29QUCK2
R10
33
Z107 !s110 1681648922
!i10b 1
Z108 !s108 1681648922.000000
Z109 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
Z110 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
!i113 1
R15
R16
Aregfiledesign
R5
R6
DEx4 work 7 regfile 0 22 7NWHjOO;J52E9WV9Y3g<Q0
!i122 7
l40
L16 39
V2g[3L5N4ca50h8kfXX_9b0
!s100 70Zha7SjTEl_Cj4jIZZkG1
R10
33
R107
!i10b 1
R108
R109
R110
!i113 1
R15
R16
Eregfilemem
Z111 w1681813133
R2
R5
R6
!i122 926
R7
Z112 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
Z113 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
l0
L5 1
VJ[9EhVI`<1zg[?zP2060K1
!s100 M4`PjnPo>L5:0bbJ6ej4c2
R10
33
R19
!i10b 1
R20
Z114 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
Z115 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
!i113 1
R15
R16
Aregfilememdesign
R2
R5
R6
R39
!i122 926
l25
L20 25
VoVAWj:Pm=JK]8_LMC_2@Y3
!s100 mNa<69lOXRgkD<]MT;k?H0
R10
33
R19
!i10b 1
R20
R114
R115
!i113 1
R15
R16
Ewritebackmux
Z116 w1681874017
R2
R5
R6
!i122 929
R7
Z117 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd
Z118 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd
l0
L5 1
V0z];HVFF<_9P1oM7MfZfD3
!s100 f9J=QmfUF4EERC7X]MmL^1
R10
33
R19
!i10b 1
R20
Z119 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
Z120 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
!i113 1
R15
R16
Amymux
R2
R5
R6
DEx4 work 12 writebackmux 0 22 0z];HVFF<_9P1oM7MfZfD3
!i122 929
l16
L15 4
V=?ZX]8MkEnM3nXHZf7U=Y3
!s100 ][H?eh]TYa27ZeA_NGl0a1
R10
33
R19
!i10b 1
R20
R119
R120
!i113 1
R15
R16
Ewritebackstage
Z121 w1681930541
R2
R5
R6
!i122 941
R7
Z122 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
Z123 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
l0
L5 1
Vo^1[SHkKnoTPcYS73CC8c2
!s100 ggX@Hk8>Ih4aAi[zIOk_g2
R10
33
R72
!i10b 1
R100
Z124 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
Z125 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
!i113 1
R15
R16
Amywritebackstage
R2
R5
R6
R103
!i122 941
l18
Z126 L17 10
Z127 V;OYlhjh^B_HnFZVR9Xazf2
Z128 !s100 :KJ_VIc34``VQnAk9Z=Ao3
R10
33
R72
!i10b 1
R100
R124
R125
!i113 1
R15
R16
