Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 27 20:15:33 2025
| Host         : Stefi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     83          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (293)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (293)
--------------------------------------------------
 There are 293 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  305          inf        0.000                      0                  305           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           305 Endpoints
Min Delay           305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.718ns  (logic 6.305ns (35.583%)  route 11.414ns (64.417%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=17, routed)          1.378     1.834    InstructionFetch_inst/PC_reg_rep[1]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.958 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6/O
                         net (fo=1, routed)           0.433     2.392    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.891     4.406    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRC0
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.559 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=6, routed)           1.155     5.715    InstructionDecode_inst/RegisterFile_inst/RD2[4]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.331     6.046 r  InstructionDecode_inst/RegisterFile_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.046    ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_34[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.593 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.112     7.704    InstructionFetch_inst/data2[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.302     8.006 r  InstructionFetch_inst/reg_file_reg_r1_0_7_6_11_i_12/O
                         net (fo=1, routed)           0.938     8.944    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11_2
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.124     9.068 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2/O
                         net (fo=3, routed)           0.817     9.885    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.009 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.642    10.652    InstructionFetch_inst/cathodes_OBUF[2]_inst_i_1_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.776 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.240    12.015    InstructionFetch_inst/SSD_inst/outM1__31[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.152    12.167 r  InstructionFetch_inst/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807    13.975    cathodes_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    17.718 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.718    cathodes[3]
    V8                                                                r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.573ns  (logic 6.292ns (35.805%)  route 11.281ns (64.195%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=17, routed)          1.378     1.834    InstructionFetch_inst/PC_reg_rep[1]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.958 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6/O
                         net (fo=1, routed)           0.433     2.392    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.891     4.406    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRC0
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.559 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=6, routed)           1.155     5.715    InstructionDecode_inst/RegisterFile_inst/RD2[4]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.331     6.046 r  InstructionDecode_inst/RegisterFile_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.046    ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_34[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.593 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.112     7.704    InstructionFetch_inst/data2[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.302     8.006 r  InstructionFetch_inst/reg_file_reg_r1_0_7_6_11_i_12/O
                         net (fo=1, routed)           0.938     8.944    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11_2
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.124     9.068 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2/O
                         net (fo=3, routed)           0.817     9.885    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.009 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.642    10.652    InstructionFetch_inst/cathodes_OBUF[2]_inst_i_1_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.776 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.241    12.016    InstructionFetch_inst/SSD_inst/outM1__31[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.152    12.168 r  InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674    13.842    cathodes_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    17.573 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.573    cathodes[1]
    W6                                                                r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.509ns  (logic 6.131ns (35.018%)  route 11.378ns (64.982%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[2]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[2]/Q
                         net (fo=17, routed)          1.354     1.810    InstructionFetch_inst/PC_reg_rep[2]
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.934 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_5/O
                         net (fo=1, routed)           0.665     2.599    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_5_n_0
    SLICE_X61Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.723 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.547     5.271    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/ADDRA1
    SLICE_X60Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.395 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMA_D1/O
                         net (fo=6, routed)           0.859     6.254    InstructionDecode_inst/RegisterFile_inst/RD2[13]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.378 r  InstructionDecode_inst/RegisterFile_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.378    ExecutionUnit_inst/reg_file_reg_r1_0_7_12_15_i_10[1]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.018 r  ExecutionUnit_inst/result0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.567     7.585    InstructionFetch_inst/data2[15]
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.306     7.891 r  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_16/O
                         net (fo=1, routed)           0.801     8.691    InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_16_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.815 r  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=3, routed)           0.584     9.399    InstructionFetch_inst/PC_reg[7]_0[2]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.523 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.122    10.646    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.770 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021    11.791    InstructionFetch_inst/SSD_inst/outM1__31[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.154    11.945 r  InstructionFetch_inst/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.857    13.802    cathodes_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    17.509 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.509    cathodes[5]
    V5                                                                r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.457ns  (logic 6.044ns (34.620%)  route 11.414ns (65.380%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=17, routed)          1.378     1.834    InstructionFetch_inst/PC_reg_rep[1]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.958 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6/O
                         net (fo=1, routed)           0.433     2.392    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.891     4.406    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRC0
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.559 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=6, routed)           1.155     5.715    InstructionDecode_inst/RegisterFile_inst/RD2[4]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.331     6.046 r  InstructionDecode_inst/RegisterFile_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.046    ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_34[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.593 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.112     7.704    InstructionFetch_inst/data2[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.302     8.006 r  InstructionFetch_inst/reg_file_reg_r1_0_7_6_11_i_12/O
                         net (fo=1, routed)           0.938     8.944    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11_2
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.124     9.068 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2/O
                         net (fo=3, routed)           0.817     9.885    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.009 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.642    10.652    InstructionFetch_inst/cathodes_OBUF[2]_inst_i_1_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.776 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.241    12.016    InstructionFetch_inst/SSD_inst/outM1__31[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.140 r  InstructionFetch_inst/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807    13.947    cathodes_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.457 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.457    cathodes[0]
    W7                                                                r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.266ns  (logic 6.015ns (34.840%)  route 11.250ns (65.160%))
  Logic Levels:           14  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[2]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[2]/Q
                         net (fo=17, routed)          1.354     1.810    InstructionFetch_inst/PC_reg_rep[2]
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.934 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_5/O
                         net (fo=1, routed)           0.665     2.599    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_5_n_0
    SLICE_X61Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.723 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.725     4.448    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/ADDRA1
    SLICE_X60Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     4.572 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMA_D1/O
                         net (fo=6, routed)           1.620     6.192    InstructionDecode_inst/RegisterFile_inst/RD2[7]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.316 r  InstructionDecode_inst/RegisterFile_inst/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     6.316    ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_36[3]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  ExecutionUnit_inst/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.717    ExecutionUnit_inst/result0_inferred__3/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.831 r  ExecutionUnit_inst/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.831    ExecutionUnit_inst/result0_inferred__3/i__carry__1_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.053 r  ExecutionUnit_inst/result0_inferred__3/i__carry__2/O[0]
                         net (fo=1, routed)           0.809     7.862    InstructionDecode_inst/RegisterFile_inst/data6[0]
    SLICE_X59Y29         LUT5 (Prop_lut5_I3_O)        0.299     8.161 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15_i_12/O
                         net (fo=1, routed)           0.298     8.459    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15_i_12_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.583 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15_i_2/O
                         net (fo=3, routed)           0.816     9.399    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15_i_2_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.523 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.820    10.343    InstructionFetch_inst/cathodes_OBUF[2]_inst_i_1_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.467 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.221    11.688    InstructionFetch_inst/SSD_inst/outM1__31[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.812 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922    13.734    cathodes_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.266 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.266    cathodes[6]
    U7                                                                r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.200ns  (logic 6.068ns (35.281%)  route 11.131ns (64.719%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=17, routed)          1.378     1.834    InstructionFetch_inst/PC_reg_rep[1]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.958 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6/O
                         net (fo=1, routed)           0.433     2.392    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.891     4.406    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRC0
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.559 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=6, routed)           1.155     5.715    InstructionDecode_inst/RegisterFile_inst/RD2[4]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.331     6.046 r  InstructionDecode_inst/RegisterFile_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.046    ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_34[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.593 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.112     7.704    InstructionFetch_inst/data2[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.302     8.006 r  InstructionFetch_inst/reg_file_reg_r1_0_7_6_11_i_12/O
                         net (fo=1, routed)           0.938     8.944    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11_2
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.124     9.068 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2/O
                         net (fo=3, routed)           0.817     9.885    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.009 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.642    10.652    InstructionFetch_inst/cathodes_OBUF[2]_inst_i_1_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.776 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.240    12.015    InstructionFetch_inst/SSD_inst/outM1__31[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.139 r  InstructionFetch_inst/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525    13.664    cathodes_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.200 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.200    cathodes[2]
    U8                                                                r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.149ns  (logic 5.914ns (34.485%)  route 11.235ns (65.515%))
  Logic Levels:           12  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[2]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[2]/Q
                         net (fo=17, routed)          1.354     1.810    InstructionFetch_inst/PC_reg_rep[2]
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.934 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_5/O
                         net (fo=1, routed)           0.665     2.599    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_5_n_0
    SLICE_X61Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.723 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.547     5.271    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/ADDRA1
    SLICE_X60Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.395 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMA_D1/O
                         net (fo=6, routed)           0.859     6.254    InstructionDecode_inst/RegisterFile_inst/RD2[13]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.378 r  InstructionDecode_inst/RegisterFile_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.378    ExecutionUnit_inst/reg_file_reg_r1_0_7_12_15_i_10[1]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.018 f  ExecutionUnit_inst/result0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.567     7.585    InstructionFetch_inst/data2[15]
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.306     7.891 f  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_16/O
                         net (fo=1, routed)           0.801     8.691    InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_16_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.815 f  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=3, routed)           0.584     9.399    InstructionFetch_inst/PC_reg[7]_0[2]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.523 f  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.122    10.646    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.770 f  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021    11.791    InstructionFetch_inst/SSD_inst/outM1__31[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124    11.915 r  InstructionFetch_inst/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714    13.629    cathodes_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.149 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.149    cathodes[4]
    U5                                                                r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.083ns  (logic 2.161ns (21.432%)  route 7.922ns (78.568%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=17, routed)          1.378     1.834    InstructionFetch_inst/PC_reg_rep[1]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.958 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6/O
                         net (fo=1, routed)           0.433     2.392    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.891     4.406    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRC0
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.559 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=6, routed)           1.155     5.715    InstructionDecode_inst/RegisterFile_inst/RD2[4]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.331     6.046 r  InstructionDecode_inst/RegisterFile_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.046    ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_34[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.593 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.112     7.704    InstructionFetch_inst/data2[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.302     8.006 r  InstructionFetch_inst/reg_file_reg_r1_0_7_6_11_i_12/O
                         net (fo=1, routed)           0.938     8.944    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11_2
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.124     9.068 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2/O
                         net (fo=3, routed)           1.015    10.083    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/DIA0
    SLICE_X60Y25         RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 2.463ns (24.647%)  route 7.530ns (75.353%))
  Logic Levels:           9  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=17, routed)          1.378     1.834    InstructionFetch_inst/PC_reg_rep[1]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.958 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6/O
                         net (fo=1, routed)           0.433     2.392    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.891     4.406    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRC0
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.559 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=6, routed)           1.155     5.715    InstructionDecode_inst/RegisterFile_inst/RD2[4]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.331     6.046 r  InstructionDecode_inst/RegisterFile_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.046    ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_34[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.578 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.578    ExecutionUnit_inst/result0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.891 r  ExecutionUnit_inst/result0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.995     7.886    InstructionFetch_inst/data2[11]
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.306     8.192 r  InstructionFetch_inst/reg_file_reg_r1_0_7_6_11_i_24/O
                         net (fo=1, routed)           0.670     8.862    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_8
    SLICE_X59Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.986 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=3, routed)           1.007     9.993    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/DIC1
    SLICE_X60Y25         RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 2.161ns (21.793%)  route 7.755ns (78.207%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=17, routed)          1.378     1.834    InstructionFetch_inst/PC_reg_rep[1]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.958 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6/O
                         net (fo=1, routed)           0.433     2.392    InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_6_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.891     4.406    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRC0
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.559 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=6, routed)           1.155     5.715    InstructionDecode_inst/RegisterFile_inst/RD2[4]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.331     6.046 r  InstructionDecode_inst/RegisterFile_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.046    ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_34[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.593 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.112     7.704    InstructionFetch_inst/data2[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.302     8.006 r  InstructionFetch_inst/reg_file_reg_r1_0_7_6_11_i_12/O
                         net (fo=1, routed)           0.938     8.944    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11_2
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.124     9.068 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11_i_2/O
                         net (fo=3, routed)           0.848     9.916    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11/DIA0
    SLICE_X60Y26         RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpg_inst/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  mpg_inst/Q1_reg/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/Q1_reg/Q
                         net (fo=1, routed)           0.121     0.262    mpg_inst/Q1
    SLICE_X58Y17         FDRE                                         r  mpg_inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/en1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[0]/C
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.108     0.249    mpg_inst/SSD_inst/outCount_reg[0]
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  mpg_inst/en1_reg_i_1/O
                         net (fo=2, routed)           0.000     0.294    mpg_inst/eqOp
    SLICE_X62Y17         LDCE                                         r  mpg_inst/en1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/en1_reg/G
                            (positive level-sensitive latch)
  Destination:            mpg_inst/Q1_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.158ns (47.068%)  route 0.178ns (52.932%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         LDCE                         0.000     0.000 r  mpg_inst/en1_reg/G
    SLICE_X62Y17         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mpg_inst/en1_reg/Q
                         net (fo=1, routed)           0.178     0.336    mpg_inst/en1
    SLICE_X58Y16         FDRE                                         r  mpg_inst/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[11]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SSD_inst/outCount_reg[11]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[8]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  mpg_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[3]/C
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SSD_inst/outCount_reg[3]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[0]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  mpg_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[7]/C
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SSD_inst/outCount_reg[7]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[4]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  mpg_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[12]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    mpg_inst/SSD_inst/outCount_reg[12]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mpg_inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mpg_inst/cnt_reg[12]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  mpg_inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[4]/C
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    mpg_inst/SSD_inst/outCount_reg[4]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mpg_inst/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mpg_inst/cnt_reg[4]_i_1_n_7
    SLICE_X63Y18         FDRE                                         r  mpg_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[8]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    mpg_inst/SSD_inst/outCount_reg[8]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mpg_inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mpg_inst/cnt_reg[8]_i_1_n_7
    SLICE_X63Y19         FDRE                                         r  mpg_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[10]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    mpg_inst/SSD_inst/outCount_reg[10]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  mpg_inst/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    mpg_inst/cnt_reg[8]_i_1_n_5
    SLICE_X63Y19         FDRE                                         r  mpg_inst/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------





