// Seed: 1535000806
module module_0 (
    input wire id_0
    , id_3,
    input wor  id_1
);
  assign id_3 = id_3;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input logic id_1,
    input wor id_2,
    output logic id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6
    , id_28,
    output supply0 id_7,
    input wire id_8,
    output wand id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    output uwire id_16,
    output uwire id_17,
    input supply1 id_18,
    output tri id_19,
    output wor id_20,
    output tri1 id_21,
    output tri id_22,
    input wand id_23,
    output supply1 id_24,
    output wand id_25,
    output wire id_26
);
  final begin : LABEL_0
    id_3 <= id_1;
  end
  module_0 modCall_1 (
      id_8,
      id_13
  );
endmodule
