// Seed: 2277433281
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4
);
  logic id_5 = 1'h0;
endmodule
