Command: /home/amiyak2/fa23_ece411_amiyak2/mp1/cacheline_adaptor/sim/./simv -l simualtion.log
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Sep  4 13:50 2023
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
Starting Read Tests
Read Tests Complete
Starting Write Tests
Write Tests Complete
$finish called from file "/home/amiyak2/mp1/cacheline_adaptor/hvl/testbench.sv", line 197.
$finish at simulation time              2779500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 27795000 ps
CPU Time:      0.230 seconds;       Data structure size:   0.0Mb
Mon Sep  4 13:50:39 2023
