// Seed: 1740277370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_14 :
  assert property (@(1 or posedge 1 or 1) -1)
    `define pp_15 0
  else if ({id_7, id_7, `pp_15} * -1)
    if (1)
      if (1) id_6 = id_7 ==? -1;
      else if (id_5 == 1'b0 == -1) if ({1'b0{id_4}}) $display(id_14, 1'b0);
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  assign id_5 = "";
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_9,
      id_9,
      id_9,
      id_6,
      id_2,
      id_7,
      id_3,
      id_9,
      id_9,
      id_6
  );
  assign id_2 = 1 && 1;
  assign id_3 = -1 & id_1;
  wire id_10;
  id_11(
      .id_0(id_2 - -1)
  );
  wire id_12;
  assign id_3 = 1;
endmodule
