// Seed: 4023532682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = (1);
  wire id_5, id_6;
  generate
    supply0 id_7;
    wire id_8;
  endgenerate
  id_9 :
  assert property (@(negedge 1 == 1) 1)
  else;
  tri1 id_10 = 1;
  assign id_9 = id_7;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  tri0 id_2 = id_1;
  wor  id_3;
  assign id_3 = 1;
  initial begin
    if (1) begin
      $display(id_2, id_3);
    end else id_1 = id_2;
  end
  wire id_4;
  assign id_2 = 1;
  wire id_5 = 1;
  wire id_6;
  buf (id_1, id_3);
  module_0(
      id_3, id_1, id_3, id_2
  );
  wire id_7;
  wire id_8;
endmodule
