<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/pcpu.rs`."><title>pcpu.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="arm_vcpu" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../../static.files/src-script-63605ae7.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">arm_vcpu/</div>pcpu.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">use </span>core::{cell::OnceCell, marker::PhantomData};
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a><span class="kw">use </span>aarch64_cpu::registers::<span class="kw-2">*</span>;
<a href=#4 id=4 data-nosnippet>4</a><span class="kw">use </span>axerrno::AxResult;
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">use </span>axvcpu::{AxArchPerCpu, AxVCpuHal};
<a href=#6 id=6 data-nosnippet>6</a><span class="kw">use </span>tock_registers::interfaces::ReadWriteable;
<a href=#7 id=7 data-nosnippet>7</a>
<a href=#8 id=8 data-nosnippet>8</a><span class="doccomment">/// Per-CPU data. A pointer to this struct is loaded into TP when a CPU starts. This structure
<a href=#9 id=9 data-nosnippet>9</a></span><span class="attr">#[repr(C)]
<a href=#10 id=10 data-nosnippet>10</a>#[repr(align(<span class="number">4096</span>))]
<a href=#11 id=11 data-nosnippet>11</a></span><span class="kw">pub struct </span>Aarch64PerCpu&lt;H: AxVCpuHal&gt; {
<a href=#12 id=12 data-nosnippet>12</a>    <span class="doccomment">/// per cpu id
<a href=#13 id=13 data-nosnippet>13</a>    </span><span class="kw">pub </span>cpu_id: usize,
<a href=#14 id=14 data-nosnippet>14</a>    _phantom: PhantomData&lt;H&gt;,
<a href=#15 id=15 data-nosnippet>15</a>}
<a href=#16 id=16 data-nosnippet>16</a>
<a href=#17 id=17 data-nosnippet>17</a><span class="attr">#[percpu::def_percpu]
<a href=#18 id=18 data-nosnippet>18</a></span><span class="kw">static </span>ORI_EXCEPTION_VECTOR_BASE: usize = <span class="number">0</span>;
<a href=#19 id=19 data-nosnippet>19</a>
<a href=#20 id=20 data-nosnippet>20</a><span class="doccomment">/// IRQ handler registered by underlying host OS during per-cpu initialization,
<a href=#21 id=21 data-nosnippet>21</a>/// for dispatching IRQs to the host OS.
<a href=#22 id=22 data-nosnippet>22</a>///
<a href=#23 id=23 data-nosnippet>23</a>/// Set `IRQ_HANDLER` as per-cpu variable to avoid the need of `OnceLock`.
<a href=#24 id=24 data-nosnippet>24</a></span><span class="attr">#[percpu::def_percpu]
<a href=#25 id=25 data-nosnippet>25</a></span><span class="kw">pub static </span>IRQ_HANDLER: OnceCell&lt;<span class="kw-2">&amp;</span>(<span class="kw">dyn </span>Fn() + Send + Sync)&gt; = OnceCell::new();
<a href=#26 id=26 data-nosnippet>26</a>
<a href=#27 id=27 data-nosnippet>27</a><span class="kw">unsafe extern </span><span class="string">"C" </span>{
<a href=#28 id=28 data-nosnippet>28</a>    <span class="kw">fn </span>exception_vector_base_vcpu();
<a href=#29 id=29 data-nosnippet>29</a>}
<a href=#30 id=30 data-nosnippet>30</a>
<a href=#31 id=31 data-nosnippet>31</a><span class="kw">impl</span>&lt;H: AxVCpuHal&gt; AxArchPerCpu <span class="kw">for </span>Aarch64PerCpu&lt;H&gt; {
<a href=#32 id=32 data-nosnippet>32</a>    <span class="kw">fn </span>new(cpu_id: usize) -&gt; AxResult&lt;<span class="self">Self</span>&gt; {
<a href=#33 id=33 data-nosnippet>33</a>        <span class="comment">// Register IRQ handler for this CPU.
<a href=#34 id=34 data-nosnippet>34</a>        </span><span class="kw">let _ </span>= <span class="kw">unsafe </span>{ IRQ_HANDLER.current_ref_mut_raw() }
<a href=#35 id=35 data-nosnippet>35</a>            .set(<span class="kw-2">&amp;</span>|| H::irq_hanlder())
<a href=#36 id=36 data-nosnippet>36</a>            .map(|<span class="kw">_</span>| {});
<a href=#37 id=37 data-nosnippet>37</a>
<a href=#38 id=38 data-nosnippet>38</a>        <span class="prelude-val">Ok</span>(<span class="self">Self </span>{
<a href=#39 id=39 data-nosnippet>39</a>            cpu_id,
<a href=#40 id=40 data-nosnippet>40</a>            _phantom: PhantomData,
<a href=#41 id=41 data-nosnippet>41</a>        })
<a href=#42 id=42 data-nosnippet>42</a>    }
<a href=#43 id=43 data-nosnippet>43</a>
<a href=#44 id=44 data-nosnippet>44</a>    <span class="kw">fn </span>is_enabled(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#45 id=45 data-nosnippet>45</a>        HCR_EL2.is_set(HCR_EL2::VM)
<a href=#46 id=46 data-nosnippet>46</a>    }
<a href=#47 id=47 data-nosnippet>47</a>
<a href=#48 id=48 data-nosnippet>48</a>    <span class="kw">fn </span>hardware_enable(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; AxResult {
<a href=#49 id=49 data-nosnippet>49</a>        <span class="comment">// First we save origin `exception_vector_base`.
<a href=#50 id=50 data-nosnippet>50</a>        // Safety:
<a href=#51 id=51 data-nosnippet>51</a>        // Todo: take care of `preemption`
<a href=#52 id=52 data-nosnippet>52</a>        </span><span class="kw">unsafe </span>{ ORI_EXCEPTION_VECTOR_BASE.write_current_raw(VBAR_EL2.get() <span class="kw">as </span>usize) }
<a href=#53 id=53 data-nosnippet>53</a>
<a href=#54 id=54 data-nosnippet>54</a>        <span class="comment">// Set current `VBAR_EL2` to `exception_vector_base_vcpu`
<a href=#55 id=55 data-nosnippet>55</a>        // defined in this crate.
<a href=#56 id=56 data-nosnippet>56</a>        </span>VBAR_EL2.set(exception_vector_base_vcpu <span class="kw">as </span>usize <span class="kw">as _</span>);
<a href=#57 id=57 data-nosnippet>57</a>
<a href=#58 id=58 data-nosnippet>58</a>        HCR_EL2.modify(
<a href=#59 id=59 data-nosnippet>59</a>            HCR_EL2::VM::Enable
<a href=#60 id=60 data-nosnippet>60</a>                + HCR_EL2::RW::EL1IsAarch64
<a href=#61 id=61 data-nosnippet>61</a>                + HCR_EL2::IMO::EnableVirtualIRQ
<a href=#62 id=62 data-nosnippet>62</a>                + HCR_EL2::FMO::EnableVirtualFIQ
<a href=#63 id=63 data-nosnippet>63</a>                + HCR_EL2::TSC::EnableTrapEl1SmcToEl2,
<a href=#64 id=64 data-nosnippet>64</a>        );
<a href=#65 id=65 data-nosnippet>65</a>
<a href=#66 id=66 data-nosnippet>66</a>        <span class="comment">// Note that `ICH_HCR_EL2` is not the same as `HCR_EL2`.
<a href=#67 id=67 data-nosnippet>67</a>        //
<a href=#68 id=68 data-nosnippet>68</a>        // `ICH_HCR_EL2[0]` controls the virtual CPU interface operation.
<a href=#69 id=69 data-nosnippet>69</a>        //
<a href=#70 id=70 data-nosnippet>70</a>        // We leave it for the virtual GIC implementations to decide whether to enable it or not.
<a href=#71 id=71 data-nosnippet>71</a>        //
<a href=#72 id=72 data-nosnippet>72</a>        // unsafe {
<a href=#73 id=73 data-nosnippet>73</a>        //     core::arch::asm! {
<a href=#74 id=74 data-nosnippet>74</a>        //         "msr ich_hcr_el2, {value:x}",
<a href=#75 id=75 data-nosnippet>75</a>        //         value = in(reg) 0,
<a href=#76 id=76 data-nosnippet>76</a>        //     }
<a href=#77 id=77 data-nosnippet>77</a>        // }
<a href=#78 id=78 data-nosnippet>78</a>
<a href=#79 id=79 data-nosnippet>79</a>        </span><span class="prelude-val">Ok</span>(())
<a href=#80 id=80 data-nosnippet>80</a>    }
<a href=#81 id=81 data-nosnippet>81</a>
<a href=#82 id=82 data-nosnippet>82</a>    <span class="kw">fn </span>hardware_disable(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; AxResult {
<a href=#83 id=83 data-nosnippet>83</a>        <span class="comment">// Reset `VBAR_EL2` into previous value.
<a href=#84 id=84 data-nosnippet>84</a>        // Safety:
<a href=#85 id=85 data-nosnippet>85</a>        // Todo: take care of `preemption`
<a href=#86 id=86 data-nosnippet>86</a>        </span>VBAR_EL2.set(<span class="kw">unsafe </span>{ ORI_EXCEPTION_VECTOR_BASE.read_current_raw() } <span class="kw">as _</span>);
<a href=#87 id=87 data-nosnippet>87</a>
<a href=#88 id=88 data-nosnippet>88</a>        HCR_EL2.set(HCR_EL2::VM::Disable.into());
<a href=#89 id=89 data-nosnippet>89</a>        <span class="prelude-val">Ok</span>(())
<a href=#90 id=90 data-nosnippet>90</a>    }
<a href=#91 id=91 data-nosnippet>91</a>}</code></pre></div></section></main></body></html>