# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 23:53:35 on Nov 13,2021
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.4.0-90-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.memory2c
# Loading __work.rf
# Loading __work.bitReg16
# Loading __work.fulladder16
# Loading __work.fulladder4
# Loading __work.fulladder1
# Loading __work.alu_control
# Loading __work.unpipeline_alu
# Loading __work.shifter
# Loading __work.signXtend40
# Loading __work.signXtend70
# Loading __work.signXtend100
# Loading __work.zeroXtend40
# Loading __work.zeroXtend70
# Loading __work.zeroXtend100
# Loading __work.dff
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (16) for port 'writeregsel'. The port definition is at: rf.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/RegisterFile File: proc.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'Cout'. The port definition is at: fulladder16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/PCAdd2 File: proc.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'Cout'. The port definition is at: fulladder16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/JumpAdd File: proc.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'Cout'. The port definition is at: fulladder16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/BranchAdd File: proc.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'Cout'. The port definition is at: fulladder16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/aluUnit/fullsub File: unpipeline_alu.v Line: 22
# log -howmany -rec /* 
# 1529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 23:53:35 on Nov 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
