Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/aaadfd/pppj/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot IF_stage_tb_behav xil_defaultlib.IF_stage_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'address' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/IF_stage.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_stage
Compiling module xil_defaultlib.IF_stage_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IF_stage_tb_behav
