Running: /home/cadmgr/xilinx/ISE/14.7/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/psd28/psd/ass3-master/impl/profir_tb_isim_par.exe -prj /home/psd28/psd/ass3-master/impl/profir_tb_par.prj work.profir_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/psd28/psd/ass3-master/impl/../src/verilog-rtl/memory8bank.v" into library work
Analyzing Verilog file "/home/psd28/psd/ass3-master/impl/netgen/par/profir_timesim.v" into library work
Analyzing Verilog file "/home/psd28/psd/ass3-master/impl/../src/verilog-tb/profir_tb.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 138128 KB
Fuse CPU Usage: 1510 ms
Compiling module memory8bank
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUF
Compiling module X_DSP48E1(ACASCREG=0,ADREG=0,ALU...
Compiling module X_DSP48E1(ACASCREG=0,ADREG=0,ALU...
Compiling module X_CKBUF
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_LUT5(INIT=32'b1100110011001100...
Compiling module X_LUT6(INIT=64'b1010101010101010...
Compiling module X_ONE
Compiling module profir
Compiling module profir_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 2706 Verilog Units
Built simulation executable /home/psd28/psd/ass3-master/impl/profir_tb_isim_par.exe
Fuse Memory Usage: 728204 KB
Fuse CPU Usage: 5870 ms
GCC CPU Usage: 10230 ms
