--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 28 21:45:25 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     cont_mod16
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            44 items scored, 20 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             cnt_i0_i2_138_139_reset  (from clk_c +)
   Destination:    FD1S3AX    D              cnt_i0_i4_132_133_reset  (to clk_c +)

   Delay:                   6.624ns  (15.5% logic, 84.5% route), 5 logic levels.

 Constraint Details:

      6.624ns data_path cnt_i0_i2_138_139_reset to cnt_i0_i4_132_133_reset violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.449ns

 Path Details: cnt_i0_i2_138_139_reset to cnt_i0_i4_132_133_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_i0_i2_138_139_reset (from clk_c)
Route         1   e 1.020                                  n206
LUT4        ---     0.166              A to Z              i140_3_lut
Route         3   e 1.239                                  led_c_1
LUT4        ---     0.166              D to Z              i1_2_lut_rep_11_4_lut
Route         2   e 1.158                                  n317
LUT4        ---     0.166              D to Z              controle_c_bdd_4_lut
Route         1   e 1.020                                  n316
LUT4        ---     0.166              D to Z              cnt_i1_i4_4_lut
Route         2   e 1.158                                  n5
                  --------
                    6.624  (15.5% logic, 84.5% route), 5 logic levels.


Error:  The following path violates requirements by 1.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             cnt_i0_i2_138_139_reset  (from clk_c +)
   Destination:    FD1S3BX    D              cnt_i0_i4_132_133_set  (to clk_c +)

   Delay:                   6.624ns  (15.5% logic, 84.5% route), 5 logic levels.

 Constraint Details:

      6.624ns data_path cnt_i0_i2_138_139_reset to cnt_i0_i4_132_133_set violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.449ns

 Path Details: cnt_i0_i2_138_139_reset to cnt_i0_i4_132_133_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_i0_i2_138_139_reset (from clk_c)
Route         1   e 1.020                                  n206
LUT4        ---     0.166              A to Z              i140_3_lut
Route         3   e 1.239                                  led_c_1
LUT4        ---     0.166              D to Z              i1_2_lut_rep_11_4_lut
Route         2   e 1.158                                  n317
LUT4        ---     0.166              D to Z              controle_c_bdd_4_lut
Route         1   e 1.020                                  n316
LUT4        ---     0.166              D to Z              cnt_i1_i4_4_lut
Route         2   e 1.158                                  n5
                  --------
                    6.624  (15.5% logic, 84.5% route), 5 logic levels.


Error:  The following path violates requirements by 1.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             cnt_i0_i2_138_139_set  (from clk_c +)
   Destination:    FD1S3AX    D              cnt_i0_i4_132_133_reset  (to clk_c +)

   Delay:                   6.624ns  (15.5% logic, 84.5% route), 5 logic levels.

 Constraint Details:

      6.624ns data_path cnt_i0_i2_138_139_set to cnt_i0_i4_132_133_reset violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.449ns

 Path Details: cnt_i0_i2_138_139_set to cnt_i0_i4_132_133_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_i0_i2_138_139_set (from clk_c)
Route         1   e 1.020                                  n205
LUT4        ---     0.166              B to Z              i140_3_lut
Route         3   e 1.239                                  led_c_1
LUT4        ---     0.166              D to Z              i1_2_lut_rep_11_4_lut
Route         2   e 1.158                                  n317
LUT4        ---     0.166              D to Z              controle_c_bdd_4_lut
Route         1   e 1.020                                  n316
LUT4        ---     0.166              D to Z              cnt_i1_i4_4_lut
Route         2   e 1.158                                  n5
                  --------
                    6.624  (15.5% logic, 84.5% route), 5 logic levels.

Warning: 6.449 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     6.449 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n5                                      |       2|      16|     80.00%
                                        |        |        |
n316                                    |       1|      16|     80.00%
                                        |        |        |
n317                                    |       2|      12|     60.00%
                                        |        |        |
led_c_1                                 |       3|       8|     40.00%
                                        |        |        |
led_c_2                                 |       3|       4|     20.00%
                                        |        |        |
led_c_3                                 |       3|       4|     20.00%
                                        |        |        |
n6                                      |       2|       4|     20.00%
                                        |        |        |
n205                                    |       1|       4|     20.00%
                                        |        |        |
n206                                    |       1|       4|     20.00%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 20  Score: 8976

Constraints cover  44 paths, 19 nets, and 37 connections (55.2% coverage)


Peak memory: 111845376 bytes, TRCE: 57344 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
