=====
SETUP
0.568
17.141
17.709
u_v9958/u_command/ff_screen_mode_6_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.584
8.037
u_v9958/u_command/w_next_sx[0]_1_s
8.972
9.542
u_v9958/u_command/w_next_sx[1]_1_s
9.542
9.578
u_v9958/u_command/w_next_sx[2]_1_s
9.578
9.613
u_v9958/u_command/w_next_sx[3]_1_s
9.613
9.648
u_v9958/u_command/w_next_sx[4]_1_s
9.648
9.683
u_v9958/u_command/w_next_sx[5]_1_s
9.683
9.718
u_v9958/u_command/w_next_sx[6]_1_s
9.718
9.754
u_v9958/u_command/w_next_sx[7]_1_s
9.754
9.789
u_v9958/u_command/w_next_sx[8]_1_s
9.789
9.824
u_v9958/u_command/w_next_sx[9]_1_s
9.824
10.294
u_v9958/u_command/n567_s8
10.861
11.378
u_v9958/u_command/n567_s4
11.868
12.321
u_v9958/u_command/n3936_s14
13.294
13.849
u_v9958/u_command/n3941_s13
14.536
15.053
u_v9958/u_command/n3936_s21
15.470
16.019
u_v9958/u_command/n3936_s13
16.020
16.590
u_v9958/u_command/n3936_s10
16.592
17.141
u_v9958/u_command/ff_state_5_s1
17.141
=====
SETUP
0.658
17.051
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_6_s0
17.051
=====
SETUP
0.671
17.038
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_2_s0
17.038
=====
SETUP
0.788
16.921
17.709
u_v9958/u_command/ff_cache_vram_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n28_s0
7.847
8.417
u_v9958/u_command/u_cache/n29_s0
8.417
8.453
u_v9958/u_command/u_cache/n30_s0
8.453
8.488
u_v9958/u_command/u_cache/n31_s0
8.488
8.523
u_v9958/u_command/u_cache/n32_s0
8.523
8.558
u_v9958/u_command/u_cache/n33_s0
8.558
8.593
u_v9958/u_command/u_cache/n34_s0
8.593
8.629
u_v9958/u_command/u_cache/n35_s0
8.629
8.664
u_v9958/u_command/u_cache/n36_s0
8.664
8.699
u_v9958/u_command/u_cache/n37_s0
8.699
8.734
u_v9958/u_command/u_cache/n1387_s1
10.529
10.900
u_v9958/u_command/u_cache/ff_cache0_address_16_s10
11.448
12.003
u_v9958/u_command/u_cache/ff_cache3_address_17_s9
12.967
13.484
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s15
13.901
14.456
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s9
14.853
15.370
u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s5
15.807
16.377
u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s0
16.921
=====
SETUP
0.821
16.888
17.709
u_v9958/u_command/ff_screen_mode_6_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.584
8.037
u_v9958/u_command/w_next_sx[0]_1_s
8.972
9.542
u_v9958/u_command/w_next_sx[1]_1_s
9.542
9.578
u_v9958/u_command/w_next_sx[2]_1_s
9.578
9.613
u_v9958/u_command/w_next_sx[3]_1_s
9.613
9.648
u_v9958/u_command/w_next_sx[4]_1_s
9.648
9.683
u_v9958/u_command/w_next_sx[5]_1_s
9.683
9.718
u_v9958/u_command/w_next_sx[6]_1_s
9.718
9.754
u_v9958/u_command/w_next_sx[7]_1_s
9.754
9.789
u_v9958/u_command/w_next_sx[8]_1_s
9.789
9.824
u_v9958/u_command/w_next_sx[9]_1_s
9.824
10.294
u_v9958/u_command/n567_s8
10.861
11.378
u_v9958/u_command/n567_s4
11.868
12.321
u_v9958/u_command/n3936_s14
13.294
13.849
u_v9958/u_command/n3941_s13
14.536
15.053
u_v9958/u_command/n3941_s10
15.575
16.092
u_v9958/u_command/n3941_s7
16.339
16.888
u_v9958/u_command/ff_state_0_s1
16.888
=====
SETUP
0.846
16.863
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_5_s0
16.863
=====
SETUP
0.868
16.841
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_3_s0
16.841
=====
SETUP
0.868
16.841
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_11_s0
16.841
=====
SETUP
0.868
16.841
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_13_s0
16.841
=====
SETUP
0.887
16.822
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_4_s0
16.822
=====
SETUP
0.887
16.822
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_12_s0
16.822
=====
SETUP
0.887
16.822
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_15_s0
16.822
=====
SETUP
0.890
16.819
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0
16.819
=====
SETUP
0.890
16.819
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_8_s0
16.819
=====
SETUP
0.890
16.819
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_14_s0
16.819
=====
SETUP
0.957
16.752
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0
16.752
=====
SETUP
0.957
16.752
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0
16.752
=====
SETUP
0.963
16.746
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_9_s0
16.746
=====
SETUP
1.018
16.691
17.709
u_v9958/u_command/ff_cache_vram_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n28_s0
7.847
8.417
u_v9958/u_command/u_cache/n29_s0
8.417
8.453
u_v9958/u_command/u_cache/n30_s0
8.453
8.488
u_v9958/u_command/u_cache/n31_s0
8.488
8.523
u_v9958/u_command/u_cache/n32_s0
8.523
8.558
u_v9958/u_command/u_cache/n33_s0
8.558
8.593
u_v9958/u_command/u_cache/n34_s0
8.593
8.629
u_v9958/u_command/u_cache/n35_s0
8.629
8.664
u_v9958/u_command/u_cache/n36_s0
8.664
8.699
u_v9958/u_command/u_cache/n37_s0
8.699
8.734
u_v9958/u_command/u_cache/n1387_s1
10.529
10.900
u_v9958/u_command/u_cache/ff_cache0_address_16_s10
11.448
12.003
u_v9958/u_command/u_cache/ff_cache3_address_17_s9
12.967
13.484
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s15
13.901
14.456
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s9
14.853
15.402
u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s5
15.581
16.151
u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s0
16.691
=====
SETUP
1.045
16.663
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_wdata_31_s5
14.366
14.819
u_v9958/u_command/u_cache/ff_vram_wdata_31_s4
15.066
15.636
u_v9958/u_command/u_cache/ff_vram_wdata_19_s0
16.663
=====
SETUP
1.051
16.658
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_7_s0
16.658
=====
SETUP
1.058
16.651
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_16_s0
16.651
=====
SETUP
1.059
16.650
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.388
14.905
u_v9958/u_command/u_cache/ff_vram_valid_s6
15.310
15.681
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.690
16.239
u_v9958/u_command/u_cache/ff_vram_address_10_s0
16.650
=====
SETUP
1.073
16.635
17.709
u_v9958/u_command/ff_cache_vram_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n28_s0
7.847
8.417
u_v9958/u_command/u_cache/n29_s0
8.417
8.453
u_v9958/u_command/u_cache/n30_s0
8.453
8.488
u_v9958/u_command/u_cache/n31_s0
8.488
8.523
u_v9958/u_command/u_cache/n32_s0
8.523
8.558
u_v9958/u_command/u_cache/n33_s0
8.558
8.593
u_v9958/u_command/u_cache/n34_s0
8.593
8.629
u_v9958/u_command/u_cache/n35_s0
8.629
8.664
u_v9958/u_command/u_cache/n36_s0
8.664
8.699
u_v9958/u_command/u_cache/n37_s0
8.699
8.734
u_v9958/u_command/u_cache/n1387_s1
10.529
10.900
u_v9958/u_command/u_cache/ff_cache0_address_16_s10
11.448
12.003
u_v9958/u_command/u_cache/ff_cache1_address_17_s7
12.868
13.239
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
13.414
13.876
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s9
13.877
14.248
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s7
15.214
15.676
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0
16.635
=====
SETUP
1.075
16.634
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n41_s0
7.560
8.130
u_v9958/u_command/u_cache/n42_s0
8.130
8.165
u_v9958/u_command/u_cache/n43_s0
8.165
8.201
u_v9958/u_command/u_cache/n44_s0
8.201
8.236
u_v9958/u_command/u_cache/n45_s0
8.236
8.271
u_v9958/u_command/u_cache/n46_s0
8.271
8.306
u_v9958/u_command/u_cache/n47_s0
8.306
8.341
u_v9958/u_command/u_cache/n48_s0
8.341
8.377
u_v9958/u_command/u_cache/n49_s0
8.377
8.412
u_v9958/u_command/u_cache/n50_s0
8.412
8.447
u_v9958/u_command/u_cache/n51_s0
8.447
8.482
u_v9958/u_command/u_cache/n52_s0
8.482
8.517
u_v9958/u_command/u_cache/n53_s0
8.517
8.553
u_v9958/u_command/u_cache/n54_s0
8.553
8.588
u_v9958/u_command/u_cache/n55_s0
8.588
8.623
u_v9958/u_command/u_cache/w_cache2_hit_s0
10.570
11.125
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.841
12.396
u_v9958/u_command/u_cache/ff_cache3_address_17_s10
13.178
13.695
u_v9958/u_command/u_cache/ff_vram_wdata_31_s5
14.366
14.819
u_v9958/u_command/u_cache/ff_vram_wdata_31_s4
15.066
15.636
u_v9958/u_command/u_cache/ff_vram_wdata_29_s0
16.634
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_b_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.205
5.798
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.798
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.673
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.818
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_14_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_11_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_3_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_2_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_1_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_0_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_30_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_12_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_7_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55
5.669
