0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/Joshi/VerilogProjects/dual_port_RAM/dual_port_RAM.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/Joshi/VerilogProjects/dual_port_RAM/dual_port_RAM.srcs/sim_1/new/dual_port_RAM_tb.v,1767051101,verilog,,,,dual_port_RAM_tb,,,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/Joshi/VerilogProjects/dual_port_RAM/dual_port_RAM.srcs/sources_1/new/dual_port_RAM.v,1767050822,verilog,,C:/Users/Joshi/VerilogProjects/dual_port_RAM/dual_port_RAM.srcs/sim_1/new/dual_port_RAM_tb.v,,dual_port_RAM,,,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
