strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc76a1d0>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc76a0d0>",
		fillcolor=cadetblue,
		label="24:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc76a0d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:CA" -> "24:BS"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc6e3e50>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc6e3e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc6e38d0>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc68e590>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc68e590>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc6fdd50>",
		fillcolor=cadetblue,
		label="18:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc6fdd50>]",
		style=filled,
		typ=BlockingSubstitution];
	"18:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fbdbc7753d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fbdbc775e50>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdc01651d0>",
		fillcolor=cadetblue,
		label="22:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdc01651d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"22:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc6e6490>",
		fillcolor=cadetblue,
		label="20:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc6e6490>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc6f7090>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc696790>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc696790>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc68e510>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc6f13d0>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc6f13d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"16:CA" -> "16:BS"	[cond="[]",
		lineno=None];
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc706590>",
		fillcolor=cadetblue,
		label="26:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdbc706590>]",
		style=filled,
		typ=BlockingSubstitution];
	"26:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7fbdbc76add0>",
		fillcolor=lightgray,
		label="8:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"8:CX" -> "24:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CX" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CX" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CX" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc6e6f90>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "22:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"18:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc6fd710>",
		fillcolor=lightcyan,
		label="18:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "18:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc6e3d50>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc6e6890>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "20:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbdbc76ae90>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "26:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"22:CA" -> "22:BS"	[cond="[]",
		lineno=None];
	"18:CA" -> "18:BS"	[cond="[]",
		lineno=None];
	"24:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"20:CA" -> "20:BS"	[cond="[]",
		lineno=None];
	"16:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"26:CA" -> "26:BS"	[cond="[]",
		lineno=None];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL" -> "8:CX"	[cond="[]",
		lineno=None];
}
