Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ca3b6f4fdfe9437b86feb5b6aaa9d78b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_Processor_behav xil_defaultlib.tb_RISC_V_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'ZERO' [D:/Habib/4th Sem/CA Lab/CA-Proj/1.Single Cycle/srcs/RISC_V_Processor.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/1.Single Cycle/srcs/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/1.Single Cycle/srcs/ALU_64_bit.v" Line 1. Module ALU_64_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/1.Single Cycle/srcs/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/1.Single Cycle/srcs/ALU_64_bit.v" Line 1. Module ALU_64_bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Immediate_Generator
Compiling module xil_defaultlib.Branch_Unit
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb_RISC_V_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_Processor_behav
