{"vcs1":{"timestamp_begin":1739192569.109075425, "rt":0.26, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739192569.453520122, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739192569.783206018, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739192568.880579471}
{"VCS_COMP_START_TIME": 1739192568.880579471}
{"VCS_COMP_END_TIME": 1739192569.998993133}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150348}}
