;redcode
;assert 1
	SPL 0, <-92
	CMP -207, <-130
	MOV -1, <-30
	MOV 57, <-20
	DJN -1, @-20
	SUB @-157, <106
	JMN <1, @2
	SUB -12, @10
	SUB -12, @10
	SUB @-127, <106
	SLT 721, 10
	SLT 721, 10
	CMP 61, 28
	CMP 61, 28
	MOV -57, <-520
	SPL 500, <-402
	SLT @73, 0
	SLT 500, -402
	SLT 730, -9
	SLT 730, -9
	MOV -57, <-520
	SPL 500, <-416
	JMP <127, 109
	JMP @270, @0
	SUB @121, 103
	SUB @127, <6
	MOV 57, <-20
	SUB @121, 103
	MOV @-1, <-33
	JMP <127, #6
	JMP <127, #6
	SUB @121, 103
	SUB @121, 103
	SUB @-127, <106
	SUB @121, 103
	JMP 57, @-20
	MOV 57, <-20
	JMP 572, #200
	CMP -207, <-130
	JMP 57, @-20
	MOV -57, <-520
	SUB @127, <6
	JMP @572, #700
	SUB @127, <6
	JMP @572, #700
	JMP @572, #700
	JMP @572, #700
	CMP -207, <-130
	CMP -207, <-130
	CMP -207, <-130
	SUB @-127, <106
	MOV 57, <-20
	SUB -12, @10
	SUB @-127, <106
